TimeQuest Timing Analyzer report for prueba2
Fri May 24 16:34:23 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'divisor:decoder|state'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'divisor:decoder|state'
 15. Slow Model Minimum Pulse Width: 'divisor:decoder|state'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'divisor:decoder|state'
 27. Fast Model Setup: 'clk'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'divisor:decoder|state'
 30. Fast Model Minimum Pulse Width: 'divisor:decoder|state'
 31. Fast Model Minimum Pulse Width: 'clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; prueba2                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                       ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; Clock Name            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                   ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; clk                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                   ;
; divisor:decoder|state ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:decoder|state } ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+


+-------------------------------------------------------------+
; Slow Model Fmax Summary                                     ;
+------------+-----------------+-----------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name            ; Note ;
+------------+-----------------+-----------------------+------+
; 113.13 MHz ; 113.13 MHz      ; divisor:decoder|state ;      ;
+------------+-----------------+-----------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------+
; Slow Model Setup Summary                       ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; divisor:decoder|state ; -7.839 ; -318.375      ;
; clk                   ; 2.116  ; 0.000         ;
+-----------------------+--------+---------------+


+------------------------------------------------+
; Slow Model Hold Summary                        ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; clk                   ; -1.864 ; -1.864        ;
; divisor:decoder|state ; 1.581  ; 0.000         ;
+-----------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------+
; Slow Model Minimum Pulse Width Summary         ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; divisor:decoder|state ; -2.064 ; -315.680      ;
; clk                   ; -1.631 ; -2.853        ;
+-----------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -7.839 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[31]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 8.765      ;
; -7.759 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[30]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 8.685      ;
; -7.679 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[29]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 8.605      ;
; -7.599 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[28]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 8.525      ;
; -7.519 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[27]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 8.445      ;
; -7.439 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[26]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 8.365      ;
; -7.359 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[25]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 8.285      ;
; -7.279 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[24]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 8.205      ;
; -7.105 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[23]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 8.031      ;
; -7.025 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[22]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 7.951      ;
; -6.945 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[21]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 7.871      ;
; -6.865 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[20]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 7.791      ;
; -6.785 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[19]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 7.711      ;
; -6.705 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[18]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 7.631      ;
; -6.625 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[17]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 7.551      ;
; -6.545 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[16]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 7.471      ;
; -6.386 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 7.310      ;
; -6.306 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 7.230      ;
; -6.226 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 7.150      ;
; -6.146 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 7.070      ;
; -6.066 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 6.990      ;
; -5.986 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 6.910      ;
; -5.906 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 6.830      ;
; -5.826 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 6.750      ;
; -5.652 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 6.576      ;
; -5.572 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 6.496      ;
; -5.492 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 6.416      ;
; -5.412 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 6.336      ;
; -5.332 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 6.256      ;
; -5.252 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 6.176      ;
; -4.815 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 5.739      ;
; -3.404 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.120     ; 4.322      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a3~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Registro:regAluOut|temp[20]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 3.111      ;
; -1.867 ; Registro:regAluOut|temp[27]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.902      ;
; -1.743 ; Registro:regAluOut|temp[24]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.778      ;
; -1.742 ; Registro:regAluOut|temp[18]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.777      ;
; -1.589 ; Registro:regAluOut|temp[26]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.624      ;
; -1.577 ; Registro:regAluOut|temp[25]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.612      ;
; -1.576 ; Registro:regAluOut|temp[23]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.611      ;
; -1.576 ; Registro:regAluOut|temp[19]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.611      ;
; -1.571 ; Registro:regAluOut|temp[31]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.606      ;
; -1.560 ; Registro:regAluOut|temp[22]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.595      ;
; -1.548 ; Registro:regAluOut|temp[28]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.583      ;
; -1.547 ; Registro:regAluOut|temp[21]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.582      ;
; -1.541 ; Registro:regAluOut|temp[30]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.576      ;
; -1.541 ; Registro:regAluOut|temp[17]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.576      ;
; -1.535 ; Registro:regAluOut|temp[29]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.570      ;
; -1.502 ; Registro:regAluOut|temp[16]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.075      ; 2.537      ;
; -1.478 ; Registro:regAluOut|temp[4]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.515      ;
; -1.477 ; Registro:regAluOut|temp[7]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.514      ;
; -1.473 ; Registro:regAluOut|temp[9]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.510      ;
; -1.456 ; Registro:regAluOut|temp[15]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.493      ;
; -1.454 ; Registro:regAluOut|temp[2]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.491      ;
; -1.429 ; Registro:regAluOut|temp[11]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.466      ;
; -1.420 ; Registro:regAluOut|temp[8]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.457      ;
; -1.418 ; Registro:regAluOut|temp[13]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.455      ;
; -1.412 ; Registro:regAluOut|temp[14]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.449      ;
; -1.234 ; Registro:regAluOut|temp[10]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.271      ;
; -1.233 ; Registro:regAluOut|temp[6]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.270      ;
; -1.208 ; Registro:regAluOut|temp[12]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.245      ;
; -1.188 ; Registro:regAluOut|temp[3]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.225      ;
; -1.176 ; Registro:regAluOut|temp[5]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.213      ;
; -1.074 ; Registro:regAluOut|temp[1]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.077      ; 2.111      ;
; -0.871 ; Registro:regAluOut|temp[0]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.083      ; 1.914      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                              ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; 2.116 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.500        ; 2.032      ; 0.731      ;
; 2.616 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 1.000        ; 2.032      ; 0.731      ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -1.864 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.000        ; 2.032      ; 0.731      ;
; -1.364 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; -0.500       ; 2.032      ; 0.731      ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 1.581 ; Registro:regAluOut|temp[0]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.083      ; 1.914      ;
; 1.784 ; Registro:regAluOut|temp[1]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.111      ;
; 1.886 ; Registro:regAluOut|temp[5]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.213      ;
; 1.898 ; Registro:regAluOut|temp[3]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.225      ;
; 1.918 ; Registro:regAluOut|temp[12]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.245      ;
; 1.943 ; Registro:regAluOut|temp[6]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.270      ;
; 1.944 ; Registro:regAluOut|temp[10]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.271      ;
; 2.122 ; Registro:regAluOut|temp[14]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.449      ;
; 2.128 ; Registro:regAluOut|temp[13]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.455      ;
; 2.130 ; Registro:regAluOut|temp[8]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.457      ;
; 2.139 ; Registro:regAluOut|temp[11]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.466      ;
; 2.164 ; Registro:regAluOut|temp[2]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.491      ;
; 2.166 ; Registro:regAluOut|temp[15]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.493      ;
; 2.183 ; Registro:regAluOut|temp[9]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.510      ;
; 2.187 ; Registro:regAluOut|temp[7]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.514      ;
; 2.188 ; Registro:regAluOut|temp[4]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.077      ; 2.515      ;
; 2.212 ; Registro:regAluOut|temp[16]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.537      ;
; 2.245 ; Registro:regAluOut|temp[29]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.570      ;
; 2.251 ; Registro:regAluOut|temp[30]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.576      ;
; 2.251 ; Registro:regAluOut|temp[17]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.576      ;
; 2.257 ; Registro:regAluOut|temp[21]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.582      ;
; 2.258 ; Registro:regAluOut|temp[28]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.583      ;
; 2.270 ; Registro:regAluOut|temp[22]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.595      ;
; 2.281 ; Registro:regAluOut|temp[31]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.606      ;
; 2.286 ; Registro:regAluOut|temp[23]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.611      ;
; 2.286 ; Registro:regAluOut|temp[19]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.611      ;
; 2.287 ; Registro:regAluOut|temp[25]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.612      ;
; 2.299 ; Registro:regAluOut|temp[26]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.624      ;
; 2.452 ; Registro:regAluOut|temp[18]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.777      ;
; 2.453 ; Registro:regAluOut|temp[24]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.778      ;
; 2.577 ; Registro:regAluOut|temp[27]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 2.902      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a3~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; Registro:regAluOut|temp[20]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.075      ; 3.111      ;
; 4.156 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.120     ; 4.322      ;
; 4.530 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 4.702      ;
; 4.536 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 4.708      ;
; 4.543 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 4.715      ;
; 4.560 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 4.732      ;
; 4.563 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 4.735      ;
; 4.564 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 4.736      ;
; 4.588 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 4.760      ;
; 4.609 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 4.781      ;
; 4.630 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 4.802      ;
; 4.829 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[31]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.003      ;
; 4.856 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 5.028      ;
; 4.857 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[17]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.031      ;
; 4.859 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[21]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.033      ;
; 4.863 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[24]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.037      ;
; 4.865 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[16]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.039      ;
; 4.873 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[22]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.047      ;
; 4.874 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[18]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.048      ;
; 4.876 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 5.048      ;
; 4.910 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 5.082      ;
; 5.040 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 5.212      ;
; 5.156 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[29]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.330      ;
; 5.163 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[20]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.337      ;
; 5.165 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[19]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.339      ;
; 5.208 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[30]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.382      ;
; 5.215 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[25]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.389      ;
; 5.217 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[26]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.391      ;
; 5.224 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[28]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.398      ;
; 5.239 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[23]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.413      ;
; 5.243 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[27]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.417      ;
; 5.519 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 5.691      ;
; 5.567 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 5.739      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divisor:decoder|state'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; divisor:decoder|state ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; divisor:decoder|state ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; decoder|state|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; decoder|state|clk     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 2.712 ; 2.712 ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 3.849 ; 3.849 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 5.416 ; 5.416 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 5.281 ; 5.281 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 5.416 ; 5.416 ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 1.112 ; 1.112 ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; -1.759 ; -1.759 ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; -0.551 ; -0.551 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; -0.650 ; -0.650 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; -0.650 ; -0.650 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; -1.157 ; -1.157 ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; -0.822 ; -0.822 ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 8.828 ; 8.828 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 7.979 ; 7.979 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 8.593 ; 8.593 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 7.776 ; 7.776 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 7.721 ; 7.721 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 7.745 ; 7.745 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 8.013 ; 8.013 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 8.828 ; 8.828 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 7.789 ; 7.789 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 8.571 ; 8.571 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 7.776 ; 7.776 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 8.219 ; 8.219 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 8.484 ; 8.484 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 7.574 ; 7.574 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 7.961 ; 7.961 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 7.647 ; 7.647 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 7.481 ; 7.481 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[16] ; divisor:decoder|state ; 6.631 ; 6.631 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[17] ; divisor:decoder|state ; 7.028 ; 7.028 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[18] ; divisor:decoder|state ; 6.348 ; 6.348 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[19] ; divisor:decoder|state ; 7.068 ; 7.068 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[20] ; divisor:decoder|state ; 6.612 ; 6.612 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[21] ; divisor:decoder|state ; 6.341 ; 6.341 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[22] ; divisor:decoder|state ; 6.654 ; 6.654 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[23] ; divisor:decoder|state ; 6.366 ; 6.366 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[24] ; divisor:decoder|state ; 6.580 ; 6.580 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[25] ; divisor:decoder|state ; 6.915 ; 6.915 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[26] ; divisor:decoder|state ; 6.683 ; 6.683 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[27] ; divisor:decoder|state ; 6.891 ; 6.891 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[28] ; divisor:decoder|state ; 6.637 ; 6.637 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[29] ; divisor:decoder|state ; 6.666 ; 6.666 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[30] ; divisor:decoder|state ; 6.671 ; 6.671 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[31] ; divisor:decoder|state ; 6.905 ; 6.905 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 6.341 ; 6.341 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 7.979 ; 7.979 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 8.593 ; 8.593 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 7.776 ; 7.776 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 7.721 ; 7.721 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 7.745 ; 7.745 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 8.013 ; 8.013 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 8.828 ; 8.828 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 7.789 ; 7.789 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 8.571 ; 8.571 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 7.776 ; 7.776 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 8.219 ; 8.219 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 8.484 ; 8.484 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 7.574 ; 7.574 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 7.961 ; 7.961 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 7.647 ; 7.647 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 7.481 ; 7.481 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[16] ; divisor:decoder|state ; 6.631 ; 6.631 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[17] ; divisor:decoder|state ; 7.028 ; 7.028 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[18] ; divisor:decoder|state ; 6.348 ; 6.348 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[19] ; divisor:decoder|state ; 7.068 ; 7.068 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[20] ; divisor:decoder|state ; 6.612 ; 6.612 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[21] ; divisor:decoder|state ; 6.341 ; 6.341 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[22] ; divisor:decoder|state ; 6.654 ; 6.654 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[23] ; divisor:decoder|state ; 6.366 ; 6.366 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[24] ; divisor:decoder|state ; 6.580 ; 6.580 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[25] ; divisor:decoder|state ; 6.915 ; 6.915 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[26] ; divisor:decoder|state ; 6.683 ; 6.683 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[27] ; divisor:decoder|state ; 6.891 ; 6.891 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[28] ; divisor:decoder|state ; 6.637 ; 6.637 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[29] ; divisor:decoder|state ; 6.666 ; 6.666 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[30] ; divisor:decoder|state ; 6.671 ; 6.671 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[31] ; divisor:decoder|state ; 6.905 ; 6.905 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------+
; Fast Model Setup Summary                       ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; divisor:decoder|state ; -3.173 ; -127.776      ;
; clk                   ; 1.343  ; 0.000         ;
+-----------------------+--------+---------------+


+------------------------------------------------+
; Fast Model Hold Summary                        ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; clk                   ; -0.963 ; -0.963        ;
; divisor:decoder|state ; 0.531  ; 0.000         ;
+-----------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------+
; Fast Model Minimum Pulse Width Summary         ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; divisor:decoder|state ; -1.627 ; -250.018      ;
; clk                   ; -1.380 ; -2.380        ;
+-----------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -3.173 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[31]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 4.136      ;
; -3.138 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[30]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 4.101      ;
; -3.103 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[29]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 4.066      ;
; -3.068 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[28]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 4.031      ;
; -3.033 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[27]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.996      ;
; -2.998 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[26]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.961      ;
; -2.963 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[25]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.926      ;
; -2.928 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[24]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.891      ;
; -2.834 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[23]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.797      ;
; -2.799 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[22]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.762      ;
; -2.764 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[21]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.727      ;
; -2.729 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[20]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.692      ;
; -2.694 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[19]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.657      ;
; -2.659 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[18]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.622      ;
; -2.624 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[17]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.587      ;
; -2.589 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[16]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.552      ;
; -2.504 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 3.465      ;
; -2.469 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 3.430      ;
; -2.434 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 3.395      ;
; -2.399 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 3.360      ;
; -2.364 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 3.325      ;
; -2.329 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 3.290      ;
; -2.294 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 3.255      ;
; -2.259 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 3.220      ;
; -2.165 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 3.126      ;
; -2.130 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 3.091      ;
; -2.095 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 3.056      ;
; -2.060 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 3.021      ;
; -2.025 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 2.986      ;
; -1.990 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 2.951      ;
; -1.852 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.071     ; 2.813      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a3~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.358 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.075     ; 2.315      ;
; -0.130 ; Registro:regAluOut|temp[20]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.193      ;
; -0.067 ; Registro:regAluOut|temp[27]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.130      ;
; -0.020 ; Registro:regAluOut|temp[18]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.083      ;
; -0.011 ; Registro:regAluOut|temp[24]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.074      ;
; -0.005 ; Registro:regAluOut|temp[19]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.068      ;
; 0.011  ; Registro:regAluOut|temp[26]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.052      ;
; 0.018  ; Registro:regAluOut|temp[23]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.045      ;
; 0.020  ; Registro:regAluOut|temp[25]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.043      ;
; 0.025  ; Registro:regAluOut|temp[31]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.038      ;
; 0.028  ; Registro:regAluOut|temp[22]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.035      ;
; 0.035  ; Registro:regAluOut|temp[28]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.028      ;
; 0.035  ; Registro:regAluOut|temp[17]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.028      ;
; 0.037  ; Registro:regAluOut|temp[21]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.026      ;
; 0.038  ; Registro:regAluOut|temp[29]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.025      ;
; 0.040  ; Registro:regAluOut|temp[30]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.023      ;
; 0.054  ; Registro:regAluOut|temp[16]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.064      ; 1.009      ;
; 0.068  ; Registro:regAluOut|temp[9]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.997      ;
; 0.068  ; Registro:regAluOut|temp[4]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.997      ;
; 0.081  ; Registro:regAluOut|temp[2]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.984      ;
; 0.088  ; Registro:regAluOut|temp[7]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.977      ;
; 0.091  ; Registro:regAluOut|temp[15]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.974      ;
; 0.106  ; Registro:regAluOut|temp[11]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.959      ;
; 0.109  ; Registro:regAluOut|temp[8]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.956      ;
; 0.110  ; Registro:regAluOut|temp[13]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.955      ;
; 0.115  ; Registro:regAluOut|temp[14]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.950      ;
; 0.127  ; Registro:regAluOut|temp[6]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.938      ;
; 0.153  ; Registro:regAluOut|temp[10]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.912      ;
; 0.164  ; Registro:regAluOut|temp[12]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.901      ;
; 0.178  ; Registro:regAluOut|temp[3]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.887      ;
; 0.182  ; Registro:regAluOut|temp[5]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.883      ;
; 0.231  ; Registro:regAluOut|temp[1]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.066      ; 0.834      ;
; 0.330  ; Registro:regAluOut|temp[0]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; 0.070      ; 0.739      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                              ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; 1.343 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.500        ; 1.037      ; 0.367      ;
; 1.843 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 1.000        ; 1.037      ; 0.367      ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -0.963 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.000        ; 1.037      ; 0.367      ;
; -0.463 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; -0.500       ; 1.037      ; 0.367      ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.531 ; Registro:regAluOut|temp[0]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.070      ; 0.739      ;
; 0.630 ; Registro:regAluOut|temp[1]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.834      ;
; 0.679 ; Registro:regAluOut|temp[5]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.883      ;
; 0.683 ; Registro:regAluOut|temp[3]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.887      ;
; 0.697 ; Registro:regAluOut|temp[12]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.901      ;
; 0.708 ; Registro:regAluOut|temp[10]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.912      ;
; 0.734 ; Registro:regAluOut|temp[6]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.938      ;
; 0.746 ; Registro:regAluOut|temp[14]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.950      ;
; 0.751 ; Registro:regAluOut|temp[13]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.955      ;
; 0.752 ; Registro:regAluOut|temp[8]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.956      ;
; 0.755 ; Registro:regAluOut|temp[11]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.959      ;
; 0.770 ; Registro:regAluOut|temp[15]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.974      ;
; 0.773 ; Registro:regAluOut|temp[7]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.977      ;
; 0.780 ; Registro:regAluOut|temp[2]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.984      ;
; 0.793 ; Registro:regAluOut|temp[9]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.997      ;
; 0.793 ; Registro:regAluOut|temp[4]                                                                                     ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.066      ; 0.997      ;
; 0.807 ; Registro:regAluOut|temp[16]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.009      ;
; 0.821 ; Registro:regAluOut|temp[30]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.023      ;
; 0.823 ; Registro:regAluOut|temp[29]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.025      ;
; 0.824 ; Registro:regAluOut|temp[21]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.026      ;
; 0.826 ; Registro:regAluOut|temp[28]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.028      ;
; 0.826 ; Registro:regAluOut|temp[17]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.028      ;
; 0.833 ; Registro:regAluOut|temp[22]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.035      ;
; 0.836 ; Registro:regAluOut|temp[31]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.038      ;
; 0.841 ; Registro:regAluOut|temp[25]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.043      ;
; 0.843 ; Registro:regAluOut|temp[23]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.045      ;
; 0.850 ; Registro:regAluOut|temp[26]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.052      ;
; 0.866 ; Registro:regAluOut|temp[19]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.068      ;
; 0.872 ; Registro:regAluOut|temp[24]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.074      ;
; 0.881 ; Registro:regAluOut|temp[18]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.083      ;
; 0.928 ; Registro:regAluOut|temp[27]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.130      ;
; 0.991 ; Registro:regAluOut|temp[20]                                                                                    ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; 0.064      ; 1.193      ;
; 2.238 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.075     ; 2.315      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a3~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.360 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.441      ;
; 2.362 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.443      ;
; 2.363 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.444      ;
; 2.368 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.449      ;
; 2.368 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.449      ;
; 2.369 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.450      ;
; 2.371 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.452      ;
; 2.382 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.463      ;
; 2.396 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.477      ;
; 2.469 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[24]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.552      ;
; 2.478 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[16]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.561      ;
; 2.480 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.561      ;
; 2.481 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[31]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.564      ;
; 2.481 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[22]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.564      ;
; 2.481 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[21]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.564      ;
; 2.481 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[18]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.564      ;
; 2.481 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[17]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.564      ;
; 2.493 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.574      ;
; 2.500 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.581      ;
; 2.536 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.617      ;
; 2.590 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[29]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.673      ;
; 2.592 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[20]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.675      ;
; 2.599 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[19]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.682      ;
; 2.608 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[30]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.691      ;
; 2.609 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[25]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.692      ;
; 2.610 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[26]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.693      ;
; 2.615 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[28]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.698      ;
; 2.619 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[23]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.702      ;
; 2.637 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[27]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.720      ;
; 2.727 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.808      ;
; 2.732 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.071     ; 2.813      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divisor:decoder|state'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; divisor:decoder|state ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor:decoder|state ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; decoder|state|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; decoder|state|clk     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 0.668 ; 0.668 ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 1.187 ; 1.187 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 1.772 ; 1.772 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 1.746 ; 1.746 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 1.772 ; 1.772 ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 0.002 ; 0.002 ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; -0.279 ; -0.279 ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 0.256  ; 0.256  ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 0.196  ; 0.196  ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 0.196  ; 0.196  ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 0.006  ; 0.006  ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 0.137  ; 0.137  ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 4.373 ; 4.373 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 4.097 ; 4.097 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 4.284 ; 4.284 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 4.033 ; 4.033 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 3.998 ; 3.998 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 4.014 ; 4.014 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 4.086 ; 4.086 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 4.373 ; 4.373 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 4.050 ; 4.050 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 4.304 ; 4.304 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 4.018 ; 4.018 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 4.157 ; 4.157 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 4.251 ; 4.251 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 3.994 ; 3.994 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 4.068 ; 4.068 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 3.948 ; 3.948 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 3.941 ; 3.941 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[16] ; divisor:decoder|state ; 3.568 ; 3.568 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[17] ; divisor:decoder|state ; 3.746 ; 3.746 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[18] ; divisor:decoder|state ; 3.469 ; 3.469 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[19] ; divisor:decoder|state ; 3.769 ; 3.769 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[20] ; divisor:decoder|state ; 3.559 ; 3.559 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[21] ; divisor:decoder|state ; 3.461 ; 3.461 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[22] ; divisor:decoder|state ; 3.589 ; 3.589 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[23] ; divisor:decoder|state ; 3.483 ; 3.483 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[24] ; divisor:decoder|state ; 3.533 ; 3.533 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[25] ; divisor:decoder|state ; 3.682 ; 3.682 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[26] ; divisor:decoder|state ; 3.609 ; 3.609 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[27] ; divisor:decoder|state ; 3.672 ; 3.672 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[28] ; divisor:decoder|state ; 3.573 ; 3.573 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[29] ; divisor:decoder|state ; 3.603 ; 3.603 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[30] ; divisor:decoder|state ; 3.607 ; 3.607 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[31] ; divisor:decoder|state ; 3.680 ; 3.680 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 3.461 ; 3.461 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 4.097 ; 4.097 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 4.284 ; 4.284 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 4.033 ; 4.033 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 3.998 ; 3.998 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 4.014 ; 4.014 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 4.086 ; 4.086 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 4.373 ; 4.373 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 4.050 ; 4.050 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 4.304 ; 4.304 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 4.018 ; 4.018 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 4.157 ; 4.157 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 4.251 ; 4.251 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 3.994 ; 3.994 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 4.068 ; 4.068 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 3.948 ; 3.948 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 3.941 ; 3.941 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[16] ; divisor:decoder|state ; 3.568 ; 3.568 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[17] ; divisor:decoder|state ; 3.746 ; 3.746 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[18] ; divisor:decoder|state ; 3.469 ; 3.469 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[19] ; divisor:decoder|state ; 3.769 ; 3.769 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[20] ; divisor:decoder|state ; 3.559 ; 3.559 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[21] ; divisor:decoder|state ; 3.461 ; 3.461 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[22] ; divisor:decoder|state ; 3.589 ; 3.589 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[23] ; divisor:decoder|state ; 3.483 ; 3.483 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[24] ; divisor:decoder|state ; 3.533 ; 3.533 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[25] ; divisor:decoder|state ; 3.682 ; 3.682 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[26] ; divisor:decoder|state ; 3.609 ; 3.609 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[27] ; divisor:decoder|state ; 3.672 ; 3.672 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[28] ; divisor:decoder|state ; 3.573 ; 3.573 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[29] ; divisor:decoder|state ; 3.603 ; 3.603 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[30] ; divisor:decoder|state ; 3.607 ; 3.607 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[31] ; divisor:decoder|state ; 3.680 ; 3.680 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+---------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                   ;
+------------------------+----------+--------+----------+---------+---------------------+
; Clock                  ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack       ; -7.839   ; -1.864 ; N/A      ; N/A     ; -2.064              ;
;  clk                   ; 1.343    ; -1.864 ; N/A      ; N/A     ; -1.631              ;
;  divisor:decoder|state ; -7.839   ; 0.531  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS        ; -318.375 ; -1.864 ; 0.0      ; 0.0     ; -318.533            ;
;  clk                   ; 0.000    ; -1.864 ; N/A      ; N/A     ; -2.853              ;
;  divisor:decoder|state ; -318.375 ; 0.000  ; N/A      ; N/A     ; -315.680            ;
+------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 2.712 ; 2.712 ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 3.849 ; 3.849 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 5.416 ; 5.416 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 5.281 ; 5.281 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 5.416 ; 5.416 ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 1.112 ; 1.112 ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; -0.279 ; -0.279 ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 0.256  ; 0.256  ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 0.196  ; 0.196  ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 0.196  ; 0.196  ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 0.006  ; 0.006  ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 0.137  ; 0.137  ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 8.828 ; 8.828 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 7.979 ; 7.979 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 8.593 ; 8.593 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 7.776 ; 7.776 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 7.721 ; 7.721 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 7.745 ; 7.745 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 8.013 ; 8.013 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 8.828 ; 8.828 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 7.789 ; 7.789 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 8.571 ; 8.571 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 7.776 ; 7.776 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 8.219 ; 8.219 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 8.484 ; 8.484 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 7.574 ; 7.574 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 7.961 ; 7.961 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 7.647 ; 7.647 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 7.481 ; 7.481 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[16] ; divisor:decoder|state ; 6.631 ; 6.631 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[17] ; divisor:decoder|state ; 7.028 ; 7.028 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[18] ; divisor:decoder|state ; 6.348 ; 6.348 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[19] ; divisor:decoder|state ; 7.068 ; 7.068 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[20] ; divisor:decoder|state ; 6.612 ; 6.612 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[21] ; divisor:decoder|state ; 6.341 ; 6.341 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[22] ; divisor:decoder|state ; 6.654 ; 6.654 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[23] ; divisor:decoder|state ; 6.366 ; 6.366 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[24] ; divisor:decoder|state ; 6.580 ; 6.580 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[25] ; divisor:decoder|state ; 6.915 ; 6.915 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[26] ; divisor:decoder|state ; 6.683 ; 6.683 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[27] ; divisor:decoder|state ; 6.891 ; 6.891 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[28] ; divisor:decoder|state ; 6.637 ; 6.637 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[29] ; divisor:decoder|state ; 6.666 ; 6.666 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[30] ; divisor:decoder|state ; 6.671 ; 6.671 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[31] ; divisor:decoder|state ; 6.905 ; 6.905 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 3.461 ; 3.461 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 4.097 ; 4.097 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 4.284 ; 4.284 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 4.033 ; 4.033 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 3.998 ; 3.998 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 4.014 ; 4.014 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 4.086 ; 4.086 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 4.373 ; 4.373 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 4.050 ; 4.050 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 4.304 ; 4.304 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 4.018 ; 4.018 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 4.157 ; 4.157 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 4.251 ; 4.251 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 3.994 ; 3.994 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 4.068 ; 4.068 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 3.948 ; 3.948 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 3.941 ; 3.941 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[16] ; divisor:decoder|state ; 3.568 ; 3.568 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[17] ; divisor:decoder|state ; 3.746 ; 3.746 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[18] ; divisor:decoder|state ; 3.469 ; 3.469 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[19] ; divisor:decoder|state ; 3.769 ; 3.769 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[20] ; divisor:decoder|state ; 3.559 ; 3.559 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[21] ; divisor:decoder|state ; 3.461 ; 3.461 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[22] ; divisor:decoder|state ; 3.589 ; 3.589 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[23] ; divisor:decoder|state ; 3.483 ; 3.483 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[24] ; divisor:decoder|state ; 3.533 ; 3.533 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[25] ; divisor:decoder|state ; 3.682 ; 3.682 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[26] ; divisor:decoder|state ; 3.609 ; 3.609 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[27] ; divisor:decoder|state ; 3.672 ; 3.672 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[28] ; divisor:decoder|state ; 3.573 ; 3.573 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[29] ; divisor:decoder|state ; 3.603 ; 3.603 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[30] ; divisor:decoder|state ; 3.607 ; 3.607 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[31] ; divisor:decoder|state ; 3.680 ; 3.680 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; divisor:decoder|state ; clk                   ; 1        ; 1        ; 0        ; 0        ;
; divisor:decoder|state ; divisor:decoder|state ; 561      ; 0        ; 0        ; 0        ;
+-----------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; divisor:decoder|state ; clk                   ; 1        ; 1        ; 0        ; 0        ;
; divisor:decoder|state ; divisor:decoder|state ; 561      ; 0        ; 0        ; 0        ;
+-----------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 128   ; 128  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 24 16:34:22 2019
Info: Command: quartus_sta prueba2 -c prueba2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'prueba2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor:decoder|state divisor:decoder|state
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.839
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.839      -318.375 divisor:decoder|state 
    Info (332119):     2.116         0.000 clk 
Info (332146): Worst-case hold slack is -1.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.864        -1.864 clk 
    Info (332119):     1.581         0.000 divisor:decoder|state 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -315.680 divisor:decoder|state 
    Info (332119):    -1.631        -2.853 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.173
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.173      -127.776 divisor:decoder|state 
    Info (332119):     1.343         0.000 clk 
Info (332146): Worst-case hold slack is -0.963
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.963        -0.963 clk 
    Info (332119):     0.531         0.000 divisor:decoder|state 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -250.018 divisor:decoder|state 
    Info (332119):    -1.380        -2.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4555 megabytes
    Info: Processing ended: Fri May 24 16:34:23 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


