// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        data_31_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [6:0] data_0_V_read;
input  [6:0] data_1_V_read;
input  [6:0] data_2_V_read;
input  [6:0] data_3_V_read;
input  [6:0] data_4_V_read;
input  [6:0] data_5_V_read;
input  [6:0] data_6_V_read;
input  [6:0] data_7_V_read;
input  [6:0] data_8_V_read;
input  [6:0] data_9_V_read;
input  [6:0] data_10_V_read;
input  [6:0] data_11_V_read;
input  [6:0] data_12_V_read;
input  [6:0] data_13_V_read;
input  [6:0] data_14_V_read;
input  [6:0] data_15_V_read;
input  [6:0] data_16_V_read;
input  [6:0] data_17_V_read;
input  [6:0] data_18_V_read;
input  [6:0] data_19_V_read;
input  [6:0] data_20_V_read;
input  [6:0] data_21_V_read;
input  [6:0] data_22_V_read;
input  [6:0] data_23_V_read;
input  [6:0] data_24_V_read;
input  [6:0] data_25_V_read;
input  [6:0] data_26_V_read;
input  [6:0] data_27_V_read;
input  [6:0] data_28_V_read;
input  [6:0] data_29_V_read;
input  [6:0] data_30_V_read;
input  [6:0] data_31_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln64_fu_1289_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] w11_V_address0;
reg    w11_V_ce0;
wire   [34:0] w11_V_q0;
reg   [0:0] do_init_reg_345;
reg   [4:0] w_index15_reg_361;
reg   [6:0] data_0_V_read16_rewind_reg_376;
reg   [6:0] data_1_V_read17_rewind_reg_390;
reg   [6:0] data_2_V_read18_rewind_reg_404;
reg   [6:0] data_3_V_read19_rewind_reg_418;
reg   [6:0] data_4_V_read20_rewind_reg_432;
reg   [6:0] data_5_V_read21_rewind_reg_446;
reg   [6:0] data_6_V_read22_rewind_reg_460;
reg   [6:0] data_7_V_read23_rewind_reg_474;
reg   [6:0] data_8_V_read24_rewind_reg_488;
reg   [6:0] data_9_V_read25_rewind_reg_502;
reg   [6:0] data_10_V_read26_rewind_reg_516;
reg   [6:0] data_11_V_read27_rewind_reg_530;
reg   [6:0] data_12_V_read28_rewind_reg_544;
reg   [6:0] data_13_V_read29_rewind_reg_558;
reg   [6:0] data_14_V_read30_rewind_reg_572;
reg   [6:0] data_15_V_read31_rewind_reg_586;
reg   [6:0] data_16_V_read32_rewind_reg_600;
reg   [6:0] data_17_V_read33_rewind_reg_614;
reg   [6:0] data_18_V_read34_rewind_reg_628;
reg   [6:0] data_19_V_read35_rewind_reg_642;
reg   [6:0] data_20_V_read36_rewind_reg_656;
reg   [6:0] data_21_V_read37_rewind_reg_670;
reg   [6:0] data_22_V_read38_rewind_reg_684;
reg   [6:0] data_23_V_read39_rewind_reg_698;
reg   [6:0] data_24_V_read40_rewind_reg_712;
reg   [6:0] data_25_V_read41_rewind_reg_726;
reg   [6:0] data_26_V_read42_rewind_reg_740;
reg   [6:0] data_27_V_read43_rewind_reg_754;
reg   [6:0] data_28_V_read44_rewind_reg_768;
reg   [6:0] data_29_V_read45_rewind_reg_782;
reg   [6:0] data_30_V_read46_rewind_reg_796;
reg   [6:0] data_31_V_read47_rewind_reg_810;
reg   [6:0] data_0_V_read16_phi_reg_824;
reg   [6:0] data_1_V_read17_phi_reg_836;
reg   [6:0] data_2_V_read18_phi_reg_848;
reg   [6:0] data_3_V_read19_phi_reg_860;
reg   [6:0] data_4_V_read20_phi_reg_872;
reg   [6:0] data_5_V_read21_phi_reg_884;
reg   [6:0] data_6_V_read22_phi_reg_896;
reg   [6:0] data_7_V_read23_phi_reg_908;
reg   [6:0] data_8_V_read24_phi_reg_920;
reg   [6:0] data_9_V_read25_phi_reg_932;
reg   [6:0] data_10_V_read26_phi_reg_944;
reg   [6:0] data_11_V_read27_phi_reg_956;
reg   [6:0] data_12_V_read28_phi_reg_968;
reg   [6:0] data_13_V_read29_phi_reg_980;
reg   [6:0] data_14_V_read30_phi_reg_992;
reg   [6:0] data_15_V_read31_phi_reg_1004;
reg   [6:0] data_16_V_read32_phi_reg_1016;
reg   [6:0] data_17_V_read33_phi_reg_1028;
reg   [6:0] data_18_V_read34_phi_reg_1040;
reg   [6:0] data_19_V_read35_phi_reg_1052;
reg   [6:0] data_20_V_read36_phi_reg_1064;
reg   [6:0] data_21_V_read37_phi_reg_1076;
reg   [6:0] data_22_V_read38_phi_reg_1088;
reg   [6:0] data_23_V_read39_phi_reg_1100;
reg   [6:0] data_24_V_read40_phi_reg_1112;
reg   [6:0] data_25_V_read41_phi_reg_1124;
reg   [6:0] data_26_V_read42_phi_reg_1136;
reg   [6:0] data_27_V_read43_phi_reg_1148;
reg   [6:0] data_28_V_read44_phi_reg_1160;
reg   [6:0] data_29_V_read45_phi_reg_1172;
reg   [6:0] data_30_V_read46_phi_reg_1184;
reg   [6:0] data_31_V_read47_phi_reg_1196;
reg   [15:0] res_4_V_write_assign13_reg_1208;
reg   [15:0] res_3_V_write_assign11_reg_1222;
reg   [15:0] res_2_V_write_assign9_reg_1236;
reg   [15:0] res_1_V_write_assign7_reg_1250;
reg   [15:0] res_0_V_write_assign5_reg_1264;
reg   [0:0] ap_phi_mux_do_init_phi_fu_349_p6;
wire   [4:0] w_index_fu_1283_p2;
reg   [4:0] w_index_reg_1756;
reg   [0:0] icmp_ln64_reg_1761;
reg   [0:0] icmp_ln64_reg_1761_pp0_iter1_reg;
wire   [6:0] tmp_18_fu_1295_p34;
reg   [6:0] tmp_18_reg_1765;
wire   [6:0] trunc_ln76_fu_1365_p1;
reg   [6:0] trunc_ln76_reg_1770;
reg   [6:0] tmp_48_reg_1775;
reg   [6:0] tmp_49_reg_1780;
reg   [6:0] tmp_50_reg_1785;
reg   [6:0] tmp_51_reg_1790;
wire   [15:0] acc_0_V_fu_1435_p2;
reg    ap_enable_reg_pp0_iter2;
wire   [15:0] acc_1_V_fu_1464_p2;
wire   [15:0] acc_2_V_fu_1493_p2;
wire   [15:0] acc_3_V_fu_1522_p2;
wire   [15:0] acc_4_V_fu_1551_p2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_w_index15_phi_fu_365_p6;
reg   [6:0] ap_phi_mux_data_0_V_read16_rewind_phi_fu_380_p6;
reg   [6:0] ap_phi_mux_data_1_V_read17_rewind_phi_fu_394_p6;
reg   [6:0] ap_phi_mux_data_2_V_read18_rewind_phi_fu_408_p6;
reg   [6:0] ap_phi_mux_data_3_V_read19_rewind_phi_fu_422_p6;
reg   [6:0] ap_phi_mux_data_4_V_read20_rewind_phi_fu_436_p6;
reg   [6:0] ap_phi_mux_data_5_V_read21_rewind_phi_fu_450_p6;
reg   [6:0] ap_phi_mux_data_6_V_read22_rewind_phi_fu_464_p6;
reg   [6:0] ap_phi_mux_data_7_V_read23_rewind_phi_fu_478_p6;
reg   [6:0] ap_phi_mux_data_8_V_read24_rewind_phi_fu_492_p6;
reg   [6:0] ap_phi_mux_data_9_V_read25_rewind_phi_fu_506_p6;
reg   [6:0] ap_phi_mux_data_10_V_read26_rewind_phi_fu_520_p6;
reg   [6:0] ap_phi_mux_data_11_V_read27_rewind_phi_fu_534_p6;
reg   [6:0] ap_phi_mux_data_12_V_read28_rewind_phi_fu_548_p6;
reg   [6:0] ap_phi_mux_data_13_V_read29_rewind_phi_fu_562_p6;
reg   [6:0] ap_phi_mux_data_14_V_read30_rewind_phi_fu_576_p6;
reg   [6:0] ap_phi_mux_data_15_V_read31_rewind_phi_fu_590_p6;
reg   [6:0] ap_phi_mux_data_16_V_read32_rewind_phi_fu_604_p6;
reg   [6:0] ap_phi_mux_data_17_V_read33_rewind_phi_fu_618_p6;
reg   [6:0] ap_phi_mux_data_18_V_read34_rewind_phi_fu_632_p6;
reg   [6:0] ap_phi_mux_data_19_V_read35_rewind_phi_fu_646_p6;
reg   [6:0] ap_phi_mux_data_20_V_read36_rewind_phi_fu_660_p6;
reg   [6:0] ap_phi_mux_data_21_V_read37_rewind_phi_fu_674_p6;
reg   [6:0] ap_phi_mux_data_22_V_read38_rewind_phi_fu_688_p6;
reg   [6:0] ap_phi_mux_data_23_V_read39_rewind_phi_fu_702_p6;
reg   [6:0] ap_phi_mux_data_24_V_read40_rewind_phi_fu_716_p6;
reg   [6:0] ap_phi_mux_data_25_V_read41_rewind_phi_fu_730_p6;
reg   [6:0] ap_phi_mux_data_26_V_read42_rewind_phi_fu_744_p6;
reg   [6:0] ap_phi_mux_data_27_V_read43_rewind_phi_fu_758_p6;
reg   [6:0] ap_phi_mux_data_28_V_read44_rewind_phi_fu_772_p6;
reg   [6:0] ap_phi_mux_data_29_V_read45_rewind_phi_fu_786_p6;
reg   [6:0] ap_phi_mux_data_30_V_read46_rewind_phi_fu_800_p6;
reg   [6:0] ap_phi_mux_data_31_V_read47_rewind_phi_fu_814_p6;
reg   [6:0] ap_phi_mux_data_0_V_read16_phi_phi_fu_828_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_0_V_read16_phi_reg_824;
reg   [6:0] ap_phi_reg_pp0_iter1_data_0_V_read16_phi_reg_824;
reg   [6:0] ap_phi_mux_data_1_V_read17_phi_phi_fu_840_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_1_V_read17_phi_reg_836;
reg   [6:0] ap_phi_reg_pp0_iter1_data_1_V_read17_phi_reg_836;
reg   [6:0] ap_phi_mux_data_2_V_read18_phi_phi_fu_852_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_2_V_read18_phi_reg_848;
reg   [6:0] ap_phi_reg_pp0_iter1_data_2_V_read18_phi_reg_848;
reg   [6:0] ap_phi_mux_data_3_V_read19_phi_phi_fu_864_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_3_V_read19_phi_reg_860;
reg   [6:0] ap_phi_reg_pp0_iter1_data_3_V_read19_phi_reg_860;
reg   [6:0] ap_phi_mux_data_4_V_read20_phi_phi_fu_876_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_4_V_read20_phi_reg_872;
reg   [6:0] ap_phi_reg_pp0_iter1_data_4_V_read20_phi_reg_872;
reg   [6:0] ap_phi_mux_data_5_V_read21_phi_phi_fu_888_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_5_V_read21_phi_reg_884;
reg   [6:0] ap_phi_reg_pp0_iter1_data_5_V_read21_phi_reg_884;
reg   [6:0] ap_phi_mux_data_6_V_read22_phi_phi_fu_900_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_6_V_read22_phi_reg_896;
reg   [6:0] ap_phi_reg_pp0_iter1_data_6_V_read22_phi_reg_896;
reg   [6:0] ap_phi_mux_data_7_V_read23_phi_phi_fu_912_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_7_V_read23_phi_reg_908;
reg   [6:0] ap_phi_reg_pp0_iter1_data_7_V_read23_phi_reg_908;
reg   [6:0] ap_phi_mux_data_8_V_read24_phi_phi_fu_924_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_8_V_read24_phi_reg_920;
reg   [6:0] ap_phi_reg_pp0_iter1_data_8_V_read24_phi_reg_920;
reg   [6:0] ap_phi_mux_data_9_V_read25_phi_phi_fu_936_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_9_V_read25_phi_reg_932;
reg   [6:0] ap_phi_reg_pp0_iter1_data_9_V_read25_phi_reg_932;
reg   [6:0] ap_phi_mux_data_10_V_read26_phi_phi_fu_948_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_10_V_read26_phi_reg_944;
reg   [6:0] ap_phi_reg_pp0_iter1_data_10_V_read26_phi_reg_944;
reg   [6:0] ap_phi_mux_data_11_V_read27_phi_phi_fu_960_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_11_V_read27_phi_reg_956;
reg   [6:0] ap_phi_reg_pp0_iter1_data_11_V_read27_phi_reg_956;
reg   [6:0] ap_phi_mux_data_12_V_read28_phi_phi_fu_972_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_12_V_read28_phi_reg_968;
reg   [6:0] ap_phi_reg_pp0_iter1_data_12_V_read28_phi_reg_968;
reg   [6:0] ap_phi_mux_data_13_V_read29_phi_phi_fu_984_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_13_V_read29_phi_reg_980;
reg   [6:0] ap_phi_reg_pp0_iter1_data_13_V_read29_phi_reg_980;
reg   [6:0] ap_phi_mux_data_14_V_read30_phi_phi_fu_996_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_14_V_read30_phi_reg_992;
reg   [6:0] ap_phi_reg_pp0_iter1_data_14_V_read30_phi_reg_992;
reg   [6:0] ap_phi_mux_data_15_V_read31_phi_phi_fu_1008_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_15_V_read31_phi_reg_1004;
reg   [6:0] ap_phi_reg_pp0_iter1_data_15_V_read31_phi_reg_1004;
reg   [6:0] ap_phi_mux_data_16_V_read32_phi_phi_fu_1020_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_16_V_read32_phi_reg_1016;
reg   [6:0] ap_phi_reg_pp0_iter1_data_16_V_read32_phi_reg_1016;
reg   [6:0] ap_phi_mux_data_17_V_read33_phi_phi_fu_1032_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_17_V_read33_phi_reg_1028;
reg   [6:0] ap_phi_reg_pp0_iter1_data_17_V_read33_phi_reg_1028;
reg   [6:0] ap_phi_mux_data_18_V_read34_phi_phi_fu_1044_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_18_V_read34_phi_reg_1040;
reg   [6:0] ap_phi_reg_pp0_iter1_data_18_V_read34_phi_reg_1040;
reg   [6:0] ap_phi_mux_data_19_V_read35_phi_phi_fu_1056_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_19_V_read35_phi_reg_1052;
reg   [6:0] ap_phi_reg_pp0_iter1_data_19_V_read35_phi_reg_1052;
reg   [6:0] ap_phi_mux_data_20_V_read36_phi_phi_fu_1068_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_20_V_read36_phi_reg_1064;
reg   [6:0] ap_phi_reg_pp0_iter1_data_20_V_read36_phi_reg_1064;
reg   [6:0] ap_phi_mux_data_21_V_read37_phi_phi_fu_1080_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_21_V_read37_phi_reg_1076;
reg   [6:0] ap_phi_reg_pp0_iter1_data_21_V_read37_phi_reg_1076;
reg   [6:0] ap_phi_mux_data_22_V_read38_phi_phi_fu_1092_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_22_V_read38_phi_reg_1088;
reg   [6:0] ap_phi_reg_pp0_iter1_data_22_V_read38_phi_reg_1088;
reg   [6:0] ap_phi_mux_data_23_V_read39_phi_phi_fu_1104_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_23_V_read39_phi_reg_1100;
reg   [6:0] ap_phi_reg_pp0_iter1_data_23_V_read39_phi_reg_1100;
reg   [6:0] ap_phi_mux_data_24_V_read40_phi_phi_fu_1116_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_24_V_read40_phi_reg_1112;
reg   [6:0] ap_phi_reg_pp0_iter1_data_24_V_read40_phi_reg_1112;
reg   [6:0] ap_phi_mux_data_25_V_read41_phi_phi_fu_1128_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_25_V_read41_phi_reg_1124;
reg   [6:0] ap_phi_reg_pp0_iter1_data_25_V_read41_phi_reg_1124;
reg   [6:0] ap_phi_mux_data_26_V_read42_phi_phi_fu_1140_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_26_V_read42_phi_reg_1136;
reg   [6:0] ap_phi_reg_pp0_iter1_data_26_V_read42_phi_reg_1136;
reg   [6:0] ap_phi_mux_data_27_V_read43_phi_phi_fu_1152_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_27_V_read43_phi_reg_1148;
reg   [6:0] ap_phi_reg_pp0_iter1_data_27_V_read43_phi_reg_1148;
reg   [6:0] ap_phi_mux_data_28_V_read44_phi_phi_fu_1164_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_28_V_read44_phi_reg_1160;
reg   [6:0] ap_phi_reg_pp0_iter1_data_28_V_read44_phi_reg_1160;
reg   [6:0] ap_phi_mux_data_29_V_read45_phi_phi_fu_1176_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_29_V_read45_phi_reg_1172;
reg   [6:0] ap_phi_reg_pp0_iter1_data_29_V_read45_phi_reg_1172;
reg   [6:0] ap_phi_mux_data_30_V_read46_phi_phi_fu_1188_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_30_V_read46_phi_reg_1184;
reg   [6:0] ap_phi_reg_pp0_iter1_data_30_V_read46_phi_reg_1184;
reg   [6:0] ap_phi_mux_data_31_V_read47_phi_phi_fu_1200_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_data_31_V_read47_phi_reg_1196;
reg   [6:0] ap_phi_reg_pp0_iter1_data_31_V_read47_phi_reg_1196;
wire   [63:0] zext_ln76_fu_1278_p1;
wire  signed [6:0] mul_ln1118_fu_1415_p0;
wire  signed [13:0] sext_ln1116_fu_1409_p1;
wire  signed [6:0] mul_ln1118_fu_1415_p1;
wire   [13:0] mul_ln1118_fu_1415_p2;
wire   [11:0] trunc_ln_fu_1421_p4;
wire  signed [15:0] sext_ln708_fu_1431_p1;
wire  signed [6:0] mul_ln1118_51_fu_1444_p0;
wire  signed [6:0] mul_ln1118_51_fu_1444_p1;
wire   [13:0] mul_ln1118_51_fu_1444_p2;
wire   [11:0] trunc_ln708_176_fu_1450_p4;
wire  signed [15:0] sext_ln708_47_fu_1460_p1;
wire  signed [6:0] mul_ln1118_52_fu_1473_p0;
wire  signed [6:0] mul_ln1118_52_fu_1473_p1;
wire   [13:0] mul_ln1118_52_fu_1473_p2;
wire   [11:0] trunc_ln708_177_fu_1479_p4;
wire  signed [15:0] sext_ln708_48_fu_1489_p1;
wire  signed [6:0] mul_ln1118_53_fu_1502_p0;
wire  signed [6:0] mul_ln1118_53_fu_1502_p1;
wire   [13:0] mul_ln1118_53_fu_1502_p2;
wire   [11:0] trunc_ln708_178_fu_1508_p4;
wire  signed [15:0] sext_ln708_49_fu_1518_p1;
wire  signed [6:0] mul_ln1118_54_fu_1531_p0;
wire  signed [6:0] mul_ln1118_54_fu_1531_p1;
wire   [13:0] mul_ln1118_54_fu_1531_p2;
wire   [11:0] trunc_ln708_179_fu_1537_p4;
wire  signed [15:0] sext_ln708_50_fu_1547_p1;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_346;
reg    ap_condition_40;
reg    ap_condition_340;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
end

dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V #(
    .DataWidth( 35 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
w11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w11_V_address0),
    .ce0(w11_V_ce0),
    .q0(w11_V_q0)
);

myproject_axi_mux_325_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 7 ),
    .din5_WIDTH( 7 ),
    .din6_WIDTH( 7 ),
    .din7_WIDTH( 7 ),
    .din8_WIDTH( 7 ),
    .din9_WIDTH( 7 ),
    .din10_WIDTH( 7 ),
    .din11_WIDTH( 7 ),
    .din12_WIDTH( 7 ),
    .din13_WIDTH( 7 ),
    .din14_WIDTH( 7 ),
    .din15_WIDTH( 7 ),
    .din16_WIDTH( 7 ),
    .din17_WIDTH( 7 ),
    .din18_WIDTH( 7 ),
    .din19_WIDTH( 7 ),
    .din20_WIDTH( 7 ),
    .din21_WIDTH( 7 ),
    .din22_WIDTH( 7 ),
    .din23_WIDTH( 7 ),
    .din24_WIDTH( 7 ),
    .din25_WIDTH( 7 ),
    .din26_WIDTH( 7 ),
    .din27_WIDTH( 7 ),
    .din28_WIDTH( 7 ),
    .din29_WIDTH( 7 ),
    .din30_WIDTH( 7 ),
    .din31_WIDTH( 7 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
myproject_axi_mux_325_7_1_1_U655(
    .din0(ap_phi_mux_data_0_V_read16_phi_phi_fu_828_p4),
    .din1(ap_phi_mux_data_1_V_read17_phi_phi_fu_840_p4),
    .din2(ap_phi_mux_data_2_V_read18_phi_phi_fu_852_p4),
    .din3(ap_phi_mux_data_3_V_read19_phi_phi_fu_864_p4),
    .din4(ap_phi_mux_data_4_V_read20_phi_phi_fu_876_p4),
    .din5(ap_phi_mux_data_5_V_read21_phi_phi_fu_888_p4),
    .din6(ap_phi_mux_data_6_V_read22_phi_phi_fu_900_p4),
    .din7(ap_phi_mux_data_7_V_read23_phi_phi_fu_912_p4),
    .din8(ap_phi_mux_data_8_V_read24_phi_phi_fu_924_p4),
    .din9(ap_phi_mux_data_9_V_read25_phi_phi_fu_936_p4),
    .din10(ap_phi_mux_data_10_V_read26_phi_phi_fu_948_p4),
    .din11(ap_phi_mux_data_11_V_read27_phi_phi_fu_960_p4),
    .din12(ap_phi_mux_data_12_V_read28_phi_phi_fu_972_p4),
    .din13(ap_phi_mux_data_13_V_read29_phi_phi_fu_984_p4),
    .din14(ap_phi_mux_data_14_V_read30_phi_phi_fu_996_p4),
    .din15(ap_phi_mux_data_15_V_read31_phi_phi_fu_1008_p4),
    .din16(ap_phi_mux_data_16_V_read32_phi_phi_fu_1020_p4),
    .din17(ap_phi_mux_data_17_V_read33_phi_phi_fu_1032_p4),
    .din18(ap_phi_mux_data_18_V_read34_phi_phi_fu_1044_p4),
    .din19(ap_phi_mux_data_19_V_read35_phi_phi_fu_1056_p4),
    .din20(ap_phi_mux_data_20_V_read36_phi_phi_fu_1068_p4),
    .din21(ap_phi_mux_data_21_V_read37_phi_phi_fu_1080_p4),
    .din22(ap_phi_mux_data_22_V_read38_phi_phi_fu_1092_p4),
    .din23(ap_phi_mux_data_23_V_read39_phi_phi_fu_1104_p4),
    .din24(ap_phi_mux_data_24_V_read40_phi_phi_fu_1116_p4),
    .din25(ap_phi_mux_data_25_V_read41_phi_phi_fu_1128_p4),
    .din26(ap_phi_mux_data_26_V_read42_phi_phi_fu_1140_p4),
    .din27(ap_phi_mux_data_27_V_read43_phi_phi_fu_1152_p4),
    .din28(ap_phi_mux_data_28_V_read44_phi_phi_fu_1164_p4),
    .din29(ap_phi_mux_data_29_V_read45_phi_phi_fu_1176_p4),
    .din30(ap_phi_mux_data_30_V_read46_phi_phi_fu_1188_p4),
    .din31(ap_phi_mux_data_31_V_read47_phi_phi_fu_1200_p4),
    .din32(w_index15_reg_361),
    .dout(tmp_18_fu_1295_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_0_preg <= acc_0_V_fu_1435_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_1_preg <= acc_1_V_fu_1464_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_2_preg <= acc_2_V_fu_1493_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_3_preg <= acc_3_V_fu_1522_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_4_preg <= acc_4_V_fu_1551_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read16_phi_reg_824 <= data_0_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read16_phi_reg_824 <= ap_phi_reg_pp0_iter0_data_0_V_read16_phi_reg_824;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_10_V_read26_phi_reg_944 <= data_10_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_10_V_read26_phi_reg_944 <= ap_phi_reg_pp0_iter0_data_10_V_read26_phi_reg_944;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_11_V_read27_phi_reg_956 <= data_11_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_11_V_read27_phi_reg_956 <= ap_phi_reg_pp0_iter0_data_11_V_read27_phi_reg_956;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_12_V_read28_phi_reg_968 <= data_12_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_12_V_read28_phi_reg_968 <= ap_phi_reg_pp0_iter0_data_12_V_read28_phi_reg_968;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_13_V_read29_phi_reg_980 <= data_13_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_13_V_read29_phi_reg_980 <= ap_phi_reg_pp0_iter0_data_13_V_read29_phi_reg_980;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_14_V_read30_phi_reg_992 <= data_14_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_14_V_read30_phi_reg_992 <= ap_phi_reg_pp0_iter0_data_14_V_read30_phi_reg_992;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_15_V_read31_phi_reg_1004 <= data_15_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_15_V_read31_phi_reg_1004 <= ap_phi_reg_pp0_iter0_data_15_V_read31_phi_reg_1004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_16_V_read32_phi_reg_1016 <= data_16_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_16_V_read32_phi_reg_1016 <= ap_phi_reg_pp0_iter0_data_16_V_read32_phi_reg_1016;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_17_V_read33_phi_reg_1028 <= data_17_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_17_V_read33_phi_reg_1028 <= ap_phi_reg_pp0_iter0_data_17_V_read33_phi_reg_1028;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_18_V_read34_phi_reg_1040 <= data_18_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_18_V_read34_phi_reg_1040 <= ap_phi_reg_pp0_iter0_data_18_V_read34_phi_reg_1040;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_19_V_read35_phi_reg_1052 <= data_19_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_19_V_read35_phi_reg_1052 <= ap_phi_reg_pp0_iter0_data_19_V_read35_phi_reg_1052;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read17_phi_reg_836 <= data_1_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read17_phi_reg_836 <= ap_phi_reg_pp0_iter0_data_1_V_read17_phi_reg_836;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_20_V_read36_phi_reg_1064 <= data_20_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_20_V_read36_phi_reg_1064 <= ap_phi_reg_pp0_iter0_data_20_V_read36_phi_reg_1064;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_21_V_read37_phi_reg_1076 <= data_21_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_21_V_read37_phi_reg_1076 <= ap_phi_reg_pp0_iter0_data_21_V_read37_phi_reg_1076;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_22_V_read38_phi_reg_1088 <= data_22_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_22_V_read38_phi_reg_1088 <= ap_phi_reg_pp0_iter0_data_22_V_read38_phi_reg_1088;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_23_V_read39_phi_reg_1100 <= data_23_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_23_V_read39_phi_reg_1100 <= ap_phi_reg_pp0_iter0_data_23_V_read39_phi_reg_1100;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_24_V_read40_phi_reg_1112 <= data_24_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_24_V_read40_phi_reg_1112 <= ap_phi_reg_pp0_iter0_data_24_V_read40_phi_reg_1112;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_25_V_read41_phi_reg_1124 <= data_25_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_25_V_read41_phi_reg_1124 <= ap_phi_reg_pp0_iter0_data_25_V_read41_phi_reg_1124;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_26_V_read42_phi_reg_1136 <= data_26_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_26_V_read42_phi_reg_1136 <= ap_phi_reg_pp0_iter0_data_26_V_read42_phi_reg_1136;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_27_V_read43_phi_reg_1148 <= data_27_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_27_V_read43_phi_reg_1148 <= ap_phi_reg_pp0_iter0_data_27_V_read43_phi_reg_1148;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_28_V_read44_phi_reg_1160 <= data_28_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_28_V_read44_phi_reg_1160 <= ap_phi_reg_pp0_iter0_data_28_V_read44_phi_reg_1160;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_29_V_read45_phi_reg_1172 <= data_29_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_29_V_read45_phi_reg_1172 <= ap_phi_reg_pp0_iter0_data_29_V_read45_phi_reg_1172;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read18_phi_reg_848 <= data_2_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read18_phi_reg_848 <= ap_phi_reg_pp0_iter0_data_2_V_read18_phi_reg_848;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_30_V_read46_phi_reg_1184 <= data_30_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_30_V_read46_phi_reg_1184 <= ap_phi_reg_pp0_iter0_data_30_V_read46_phi_reg_1184;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_31_V_read47_phi_reg_1196 <= data_31_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_31_V_read47_phi_reg_1196 <= ap_phi_reg_pp0_iter0_data_31_V_read47_phi_reg_1196;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read19_phi_reg_860 <= data_3_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read19_phi_reg_860 <= ap_phi_reg_pp0_iter0_data_3_V_read19_phi_reg_860;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read20_phi_reg_872 <= data_4_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read20_phi_reg_872 <= ap_phi_reg_pp0_iter0_data_4_V_read20_phi_reg_872;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read21_phi_reg_884 <= data_5_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read21_phi_reg_884 <= ap_phi_reg_pp0_iter0_data_5_V_read21_phi_reg_884;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read22_phi_reg_896 <= data_6_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read22_phi_reg_896 <= ap_phi_reg_pp0_iter0_data_6_V_read22_phi_reg_896;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read23_phi_reg_908 <= data_7_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read23_phi_reg_908 <= ap_phi_reg_pp0_iter0_data_7_V_read23_phi_reg_908;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read24_phi_reg_920 <= data_8_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read24_phi_reg_920 <= ap_phi_reg_pp0_iter0_data_8_V_read24_phi_reg_920;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_349_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read25_phi_reg_932 <= data_9_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read25_phi_reg_932 <= ap_phi_reg_pp0_iter0_data_9_V_read25_phi_reg_932;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_0_V_read16_phi_reg_824 <= ap_phi_mux_data_0_V_read16_rewind_phi_fu_380_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_0_V_read16_phi_reg_824 <= ap_phi_reg_pp0_iter1_data_0_V_read16_phi_reg_824;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_10_V_read26_phi_reg_944 <= ap_phi_mux_data_10_V_read26_rewind_phi_fu_520_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_10_V_read26_phi_reg_944 <= ap_phi_reg_pp0_iter1_data_10_V_read26_phi_reg_944;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_11_V_read27_phi_reg_956 <= ap_phi_mux_data_11_V_read27_rewind_phi_fu_534_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_11_V_read27_phi_reg_956 <= ap_phi_reg_pp0_iter1_data_11_V_read27_phi_reg_956;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_12_V_read28_phi_reg_968 <= ap_phi_mux_data_12_V_read28_rewind_phi_fu_548_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_12_V_read28_phi_reg_968 <= ap_phi_reg_pp0_iter1_data_12_V_read28_phi_reg_968;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_13_V_read29_phi_reg_980 <= ap_phi_mux_data_13_V_read29_rewind_phi_fu_562_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_13_V_read29_phi_reg_980 <= ap_phi_reg_pp0_iter1_data_13_V_read29_phi_reg_980;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_14_V_read30_phi_reg_992 <= ap_phi_mux_data_14_V_read30_rewind_phi_fu_576_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_14_V_read30_phi_reg_992 <= ap_phi_reg_pp0_iter1_data_14_V_read30_phi_reg_992;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_15_V_read31_phi_reg_1004 <= ap_phi_mux_data_15_V_read31_rewind_phi_fu_590_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_15_V_read31_phi_reg_1004 <= ap_phi_reg_pp0_iter1_data_15_V_read31_phi_reg_1004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_16_V_read32_phi_reg_1016 <= ap_phi_mux_data_16_V_read32_rewind_phi_fu_604_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_16_V_read32_phi_reg_1016 <= ap_phi_reg_pp0_iter1_data_16_V_read32_phi_reg_1016;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_17_V_read33_phi_reg_1028 <= ap_phi_mux_data_17_V_read33_rewind_phi_fu_618_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_17_V_read33_phi_reg_1028 <= ap_phi_reg_pp0_iter1_data_17_V_read33_phi_reg_1028;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_18_V_read34_phi_reg_1040 <= ap_phi_mux_data_18_V_read34_rewind_phi_fu_632_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_18_V_read34_phi_reg_1040 <= ap_phi_reg_pp0_iter1_data_18_V_read34_phi_reg_1040;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_19_V_read35_phi_reg_1052 <= ap_phi_mux_data_19_V_read35_rewind_phi_fu_646_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_19_V_read35_phi_reg_1052 <= ap_phi_reg_pp0_iter1_data_19_V_read35_phi_reg_1052;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_1_V_read17_phi_reg_836 <= ap_phi_mux_data_1_V_read17_rewind_phi_fu_394_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_1_V_read17_phi_reg_836 <= ap_phi_reg_pp0_iter1_data_1_V_read17_phi_reg_836;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_20_V_read36_phi_reg_1064 <= ap_phi_mux_data_20_V_read36_rewind_phi_fu_660_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_20_V_read36_phi_reg_1064 <= ap_phi_reg_pp0_iter1_data_20_V_read36_phi_reg_1064;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_21_V_read37_phi_reg_1076 <= ap_phi_mux_data_21_V_read37_rewind_phi_fu_674_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_21_V_read37_phi_reg_1076 <= ap_phi_reg_pp0_iter1_data_21_V_read37_phi_reg_1076;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_22_V_read38_phi_reg_1088 <= ap_phi_mux_data_22_V_read38_rewind_phi_fu_688_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_22_V_read38_phi_reg_1088 <= ap_phi_reg_pp0_iter1_data_22_V_read38_phi_reg_1088;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_23_V_read39_phi_reg_1100 <= ap_phi_mux_data_23_V_read39_rewind_phi_fu_702_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_23_V_read39_phi_reg_1100 <= ap_phi_reg_pp0_iter1_data_23_V_read39_phi_reg_1100;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_24_V_read40_phi_reg_1112 <= ap_phi_mux_data_24_V_read40_rewind_phi_fu_716_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_24_V_read40_phi_reg_1112 <= ap_phi_reg_pp0_iter1_data_24_V_read40_phi_reg_1112;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_25_V_read41_phi_reg_1124 <= ap_phi_mux_data_25_V_read41_rewind_phi_fu_730_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_25_V_read41_phi_reg_1124 <= ap_phi_reg_pp0_iter1_data_25_V_read41_phi_reg_1124;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_26_V_read42_phi_reg_1136 <= ap_phi_mux_data_26_V_read42_rewind_phi_fu_744_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_26_V_read42_phi_reg_1136 <= ap_phi_reg_pp0_iter1_data_26_V_read42_phi_reg_1136;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_27_V_read43_phi_reg_1148 <= ap_phi_mux_data_27_V_read43_rewind_phi_fu_758_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_27_V_read43_phi_reg_1148 <= ap_phi_reg_pp0_iter1_data_27_V_read43_phi_reg_1148;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_28_V_read44_phi_reg_1160 <= ap_phi_mux_data_28_V_read44_rewind_phi_fu_772_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_28_V_read44_phi_reg_1160 <= ap_phi_reg_pp0_iter1_data_28_V_read44_phi_reg_1160;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_29_V_read45_phi_reg_1172 <= ap_phi_mux_data_29_V_read45_rewind_phi_fu_786_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_29_V_read45_phi_reg_1172 <= ap_phi_reg_pp0_iter1_data_29_V_read45_phi_reg_1172;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_2_V_read18_phi_reg_848 <= ap_phi_mux_data_2_V_read18_rewind_phi_fu_408_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_2_V_read18_phi_reg_848 <= ap_phi_reg_pp0_iter1_data_2_V_read18_phi_reg_848;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_30_V_read46_phi_reg_1184 <= ap_phi_mux_data_30_V_read46_rewind_phi_fu_800_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_30_V_read46_phi_reg_1184 <= ap_phi_reg_pp0_iter1_data_30_V_read46_phi_reg_1184;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_31_V_read47_phi_reg_1196 <= ap_phi_mux_data_31_V_read47_rewind_phi_fu_814_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_31_V_read47_phi_reg_1196 <= ap_phi_reg_pp0_iter1_data_31_V_read47_phi_reg_1196;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_3_V_read19_phi_reg_860 <= ap_phi_mux_data_3_V_read19_rewind_phi_fu_422_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_3_V_read19_phi_reg_860 <= ap_phi_reg_pp0_iter1_data_3_V_read19_phi_reg_860;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_4_V_read20_phi_reg_872 <= ap_phi_mux_data_4_V_read20_rewind_phi_fu_436_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_4_V_read20_phi_reg_872 <= ap_phi_reg_pp0_iter1_data_4_V_read20_phi_reg_872;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_5_V_read21_phi_reg_884 <= ap_phi_mux_data_5_V_read21_rewind_phi_fu_450_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_5_V_read21_phi_reg_884 <= ap_phi_reg_pp0_iter1_data_5_V_read21_phi_reg_884;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_6_V_read22_phi_reg_896 <= ap_phi_mux_data_6_V_read22_rewind_phi_fu_464_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_6_V_read22_phi_reg_896 <= ap_phi_reg_pp0_iter1_data_6_V_read22_phi_reg_896;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_7_V_read23_phi_reg_908 <= ap_phi_mux_data_7_V_read23_rewind_phi_fu_478_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_7_V_read23_phi_reg_908 <= ap_phi_reg_pp0_iter1_data_7_V_read23_phi_reg_908;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_8_V_read24_phi_reg_920 <= ap_phi_mux_data_8_V_read24_rewind_phi_fu_492_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_8_V_read24_phi_reg_920 <= ap_phi_reg_pp0_iter1_data_8_V_read24_phi_reg_920;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((do_init_reg_345 == 1'd0)) begin
            data_9_V_read25_phi_reg_932 <= ap_phi_mux_data_9_V_read25_rewind_phi_fu_506_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_9_V_read25_phi_reg_932 <= ap_phi_reg_pp0_iter1_data_9_V_read25_phi_reg_932;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_345 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_345 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_0_V_write_assign5_reg_1264 <= acc_0_V_fu_1435_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_0_V_write_assign5_reg_1264 <= 16'd65472;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_1_V_write_assign7_reg_1250 <= acc_1_V_fu_1464_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_1_V_write_assign7_reg_1250 <= 16'd65376;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_2_V_write_assign9_reg_1236 <= acc_2_V_fu_1493_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_2_V_write_assign9_reg_1236 <= 16'd65184;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_3_V_write_assign11_reg_1222 <= acc_3_V_fu_1522_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_3_V_write_assign11_reg_1222 <= 16'd160;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_4_V_write_assign13_reg_1208 <= acc_4_V_fu_1551_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_4_V_write_assign13_reg_1208 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index15_reg_361 <= w_index_reg_1756;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index15_reg_361 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_0_V_read16_rewind_reg_376 <= data_0_V_read16_phi_reg_824;
        data_10_V_read26_rewind_reg_516 <= data_10_V_read26_phi_reg_944;
        data_11_V_read27_rewind_reg_530 <= data_11_V_read27_phi_reg_956;
        data_12_V_read28_rewind_reg_544 <= data_12_V_read28_phi_reg_968;
        data_13_V_read29_rewind_reg_558 <= data_13_V_read29_phi_reg_980;
        data_14_V_read30_rewind_reg_572 <= data_14_V_read30_phi_reg_992;
        data_15_V_read31_rewind_reg_586 <= data_15_V_read31_phi_reg_1004;
        data_16_V_read32_rewind_reg_600 <= data_16_V_read32_phi_reg_1016;
        data_17_V_read33_rewind_reg_614 <= data_17_V_read33_phi_reg_1028;
        data_18_V_read34_rewind_reg_628 <= data_18_V_read34_phi_reg_1040;
        data_19_V_read35_rewind_reg_642 <= data_19_V_read35_phi_reg_1052;
        data_1_V_read17_rewind_reg_390 <= data_1_V_read17_phi_reg_836;
        data_20_V_read36_rewind_reg_656 <= data_20_V_read36_phi_reg_1064;
        data_21_V_read37_rewind_reg_670 <= data_21_V_read37_phi_reg_1076;
        data_22_V_read38_rewind_reg_684 <= data_22_V_read38_phi_reg_1088;
        data_23_V_read39_rewind_reg_698 <= data_23_V_read39_phi_reg_1100;
        data_24_V_read40_rewind_reg_712 <= data_24_V_read40_phi_reg_1112;
        data_25_V_read41_rewind_reg_726 <= data_25_V_read41_phi_reg_1124;
        data_26_V_read42_rewind_reg_740 <= data_26_V_read42_phi_reg_1136;
        data_27_V_read43_rewind_reg_754 <= data_27_V_read43_phi_reg_1148;
        data_28_V_read44_rewind_reg_768 <= data_28_V_read44_phi_reg_1160;
        data_29_V_read45_rewind_reg_782 <= data_29_V_read45_phi_reg_1172;
        data_2_V_read18_rewind_reg_404 <= data_2_V_read18_phi_reg_848;
        data_30_V_read46_rewind_reg_796 <= data_30_V_read46_phi_reg_1184;
        data_31_V_read47_rewind_reg_810 <= data_31_V_read47_phi_reg_1196;
        data_3_V_read19_rewind_reg_418 <= data_3_V_read19_phi_reg_860;
        data_4_V_read20_rewind_reg_432 <= data_4_V_read20_phi_reg_872;
        data_5_V_read21_rewind_reg_446 <= data_5_V_read21_phi_reg_884;
        data_6_V_read22_rewind_reg_460 <= data_6_V_read22_phi_reg_896;
        data_7_V_read23_rewind_reg_474 <= data_7_V_read23_phi_reg_908;
        data_8_V_read24_rewind_reg_488 <= data_8_V_read24_phi_reg_920;
        data_9_V_read25_rewind_reg_502 <= data_9_V_read25_phi_reg_932;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln64_reg_1761 <= icmp_ln64_fu_1289_p2;
        icmp_ln64_reg_1761_pp0_iter1_reg <= icmp_ln64_reg_1761;
        tmp_18_reg_1765 <= tmp_18_fu_1295_p34;
        tmp_48_reg_1775 <= {{w11_V_q0[13:7]}};
        tmp_49_reg_1780 <= {{w11_V_q0[20:14]}};
        tmp_50_reg_1785 <= {{w11_V_q0[27:21]}};
        tmp_51_reg_1790 <= {{w11_V_q0[34:28]}};
        trunc_ln76_reg_1770 <= trunc_ln76_fu_1365_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_1756 <= w_index_fu_1283_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_0_V_read16_phi_phi_fu_828_p4 = ap_phi_mux_data_0_V_read16_rewind_phi_fu_380_p6;
    end else begin
        ap_phi_mux_data_0_V_read16_phi_phi_fu_828_p4 = ap_phi_reg_pp0_iter1_data_0_V_read16_phi_reg_824;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_0_V_read16_rewind_phi_fu_380_p6 = data_0_V_read16_phi_reg_824;
    end else begin
        ap_phi_mux_data_0_V_read16_rewind_phi_fu_380_p6 = data_0_V_read16_rewind_reg_376;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_10_V_read26_phi_phi_fu_948_p4 = ap_phi_mux_data_10_V_read26_rewind_phi_fu_520_p6;
    end else begin
        ap_phi_mux_data_10_V_read26_phi_phi_fu_948_p4 = ap_phi_reg_pp0_iter1_data_10_V_read26_phi_reg_944;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_10_V_read26_rewind_phi_fu_520_p6 = data_10_V_read26_phi_reg_944;
    end else begin
        ap_phi_mux_data_10_V_read26_rewind_phi_fu_520_p6 = data_10_V_read26_rewind_reg_516;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_11_V_read27_phi_phi_fu_960_p4 = ap_phi_mux_data_11_V_read27_rewind_phi_fu_534_p6;
    end else begin
        ap_phi_mux_data_11_V_read27_phi_phi_fu_960_p4 = ap_phi_reg_pp0_iter1_data_11_V_read27_phi_reg_956;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_11_V_read27_rewind_phi_fu_534_p6 = data_11_V_read27_phi_reg_956;
    end else begin
        ap_phi_mux_data_11_V_read27_rewind_phi_fu_534_p6 = data_11_V_read27_rewind_reg_530;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_12_V_read28_phi_phi_fu_972_p4 = ap_phi_mux_data_12_V_read28_rewind_phi_fu_548_p6;
    end else begin
        ap_phi_mux_data_12_V_read28_phi_phi_fu_972_p4 = ap_phi_reg_pp0_iter1_data_12_V_read28_phi_reg_968;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_12_V_read28_rewind_phi_fu_548_p6 = data_12_V_read28_phi_reg_968;
    end else begin
        ap_phi_mux_data_12_V_read28_rewind_phi_fu_548_p6 = data_12_V_read28_rewind_reg_544;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_13_V_read29_phi_phi_fu_984_p4 = ap_phi_mux_data_13_V_read29_rewind_phi_fu_562_p6;
    end else begin
        ap_phi_mux_data_13_V_read29_phi_phi_fu_984_p4 = ap_phi_reg_pp0_iter1_data_13_V_read29_phi_reg_980;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_13_V_read29_rewind_phi_fu_562_p6 = data_13_V_read29_phi_reg_980;
    end else begin
        ap_phi_mux_data_13_V_read29_rewind_phi_fu_562_p6 = data_13_V_read29_rewind_reg_558;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_14_V_read30_phi_phi_fu_996_p4 = ap_phi_mux_data_14_V_read30_rewind_phi_fu_576_p6;
    end else begin
        ap_phi_mux_data_14_V_read30_phi_phi_fu_996_p4 = ap_phi_reg_pp0_iter1_data_14_V_read30_phi_reg_992;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_14_V_read30_rewind_phi_fu_576_p6 = data_14_V_read30_phi_reg_992;
    end else begin
        ap_phi_mux_data_14_V_read30_rewind_phi_fu_576_p6 = data_14_V_read30_rewind_reg_572;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_15_V_read31_phi_phi_fu_1008_p4 = ap_phi_mux_data_15_V_read31_rewind_phi_fu_590_p6;
    end else begin
        ap_phi_mux_data_15_V_read31_phi_phi_fu_1008_p4 = ap_phi_reg_pp0_iter1_data_15_V_read31_phi_reg_1004;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_15_V_read31_rewind_phi_fu_590_p6 = data_15_V_read31_phi_reg_1004;
    end else begin
        ap_phi_mux_data_15_V_read31_rewind_phi_fu_590_p6 = data_15_V_read31_rewind_reg_586;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_16_V_read32_phi_phi_fu_1020_p4 = ap_phi_mux_data_16_V_read32_rewind_phi_fu_604_p6;
    end else begin
        ap_phi_mux_data_16_V_read32_phi_phi_fu_1020_p4 = ap_phi_reg_pp0_iter1_data_16_V_read32_phi_reg_1016;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_16_V_read32_rewind_phi_fu_604_p6 = data_16_V_read32_phi_reg_1016;
    end else begin
        ap_phi_mux_data_16_V_read32_rewind_phi_fu_604_p6 = data_16_V_read32_rewind_reg_600;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_17_V_read33_phi_phi_fu_1032_p4 = ap_phi_mux_data_17_V_read33_rewind_phi_fu_618_p6;
    end else begin
        ap_phi_mux_data_17_V_read33_phi_phi_fu_1032_p4 = ap_phi_reg_pp0_iter1_data_17_V_read33_phi_reg_1028;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_17_V_read33_rewind_phi_fu_618_p6 = data_17_V_read33_phi_reg_1028;
    end else begin
        ap_phi_mux_data_17_V_read33_rewind_phi_fu_618_p6 = data_17_V_read33_rewind_reg_614;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_18_V_read34_phi_phi_fu_1044_p4 = ap_phi_mux_data_18_V_read34_rewind_phi_fu_632_p6;
    end else begin
        ap_phi_mux_data_18_V_read34_phi_phi_fu_1044_p4 = ap_phi_reg_pp0_iter1_data_18_V_read34_phi_reg_1040;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_18_V_read34_rewind_phi_fu_632_p6 = data_18_V_read34_phi_reg_1040;
    end else begin
        ap_phi_mux_data_18_V_read34_rewind_phi_fu_632_p6 = data_18_V_read34_rewind_reg_628;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_19_V_read35_phi_phi_fu_1056_p4 = ap_phi_mux_data_19_V_read35_rewind_phi_fu_646_p6;
    end else begin
        ap_phi_mux_data_19_V_read35_phi_phi_fu_1056_p4 = ap_phi_reg_pp0_iter1_data_19_V_read35_phi_reg_1052;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_19_V_read35_rewind_phi_fu_646_p6 = data_19_V_read35_phi_reg_1052;
    end else begin
        ap_phi_mux_data_19_V_read35_rewind_phi_fu_646_p6 = data_19_V_read35_rewind_reg_642;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_1_V_read17_phi_phi_fu_840_p4 = ap_phi_mux_data_1_V_read17_rewind_phi_fu_394_p6;
    end else begin
        ap_phi_mux_data_1_V_read17_phi_phi_fu_840_p4 = ap_phi_reg_pp0_iter1_data_1_V_read17_phi_reg_836;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_1_V_read17_rewind_phi_fu_394_p6 = data_1_V_read17_phi_reg_836;
    end else begin
        ap_phi_mux_data_1_V_read17_rewind_phi_fu_394_p6 = data_1_V_read17_rewind_reg_390;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_20_V_read36_phi_phi_fu_1068_p4 = ap_phi_mux_data_20_V_read36_rewind_phi_fu_660_p6;
    end else begin
        ap_phi_mux_data_20_V_read36_phi_phi_fu_1068_p4 = ap_phi_reg_pp0_iter1_data_20_V_read36_phi_reg_1064;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_20_V_read36_rewind_phi_fu_660_p6 = data_20_V_read36_phi_reg_1064;
    end else begin
        ap_phi_mux_data_20_V_read36_rewind_phi_fu_660_p6 = data_20_V_read36_rewind_reg_656;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_21_V_read37_phi_phi_fu_1080_p4 = ap_phi_mux_data_21_V_read37_rewind_phi_fu_674_p6;
    end else begin
        ap_phi_mux_data_21_V_read37_phi_phi_fu_1080_p4 = ap_phi_reg_pp0_iter1_data_21_V_read37_phi_reg_1076;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_21_V_read37_rewind_phi_fu_674_p6 = data_21_V_read37_phi_reg_1076;
    end else begin
        ap_phi_mux_data_21_V_read37_rewind_phi_fu_674_p6 = data_21_V_read37_rewind_reg_670;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_22_V_read38_phi_phi_fu_1092_p4 = ap_phi_mux_data_22_V_read38_rewind_phi_fu_688_p6;
    end else begin
        ap_phi_mux_data_22_V_read38_phi_phi_fu_1092_p4 = ap_phi_reg_pp0_iter1_data_22_V_read38_phi_reg_1088;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_22_V_read38_rewind_phi_fu_688_p6 = data_22_V_read38_phi_reg_1088;
    end else begin
        ap_phi_mux_data_22_V_read38_rewind_phi_fu_688_p6 = data_22_V_read38_rewind_reg_684;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_23_V_read39_phi_phi_fu_1104_p4 = ap_phi_mux_data_23_V_read39_rewind_phi_fu_702_p6;
    end else begin
        ap_phi_mux_data_23_V_read39_phi_phi_fu_1104_p4 = ap_phi_reg_pp0_iter1_data_23_V_read39_phi_reg_1100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_23_V_read39_rewind_phi_fu_702_p6 = data_23_V_read39_phi_reg_1100;
    end else begin
        ap_phi_mux_data_23_V_read39_rewind_phi_fu_702_p6 = data_23_V_read39_rewind_reg_698;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_24_V_read40_phi_phi_fu_1116_p4 = ap_phi_mux_data_24_V_read40_rewind_phi_fu_716_p6;
    end else begin
        ap_phi_mux_data_24_V_read40_phi_phi_fu_1116_p4 = ap_phi_reg_pp0_iter1_data_24_V_read40_phi_reg_1112;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_24_V_read40_rewind_phi_fu_716_p6 = data_24_V_read40_phi_reg_1112;
    end else begin
        ap_phi_mux_data_24_V_read40_rewind_phi_fu_716_p6 = data_24_V_read40_rewind_reg_712;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_25_V_read41_phi_phi_fu_1128_p4 = ap_phi_mux_data_25_V_read41_rewind_phi_fu_730_p6;
    end else begin
        ap_phi_mux_data_25_V_read41_phi_phi_fu_1128_p4 = ap_phi_reg_pp0_iter1_data_25_V_read41_phi_reg_1124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_25_V_read41_rewind_phi_fu_730_p6 = data_25_V_read41_phi_reg_1124;
    end else begin
        ap_phi_mux_data_25_V_read41_rewind_phi_fu_730_p6 = data_25_V_read41_rewind_reg_726;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_26_V_read42_phi_phi_fu_1140_p4 = ap_phi_mux_data_26_V_read42_rewind_phi_fu_744_p6;
    end else begin
        ap_phi_mux_data_26_V_read42_phi_phi_fu_1140_p4 = ap_phi_reg_pp0_iter1_data_26_V_read42_phi_reg_1136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_26_V_read42_rewind_phi_fu_744_p6 = data_26_V_read42_phi_reg_1136;
    end else begin
        ap_phi_mux_data_26_V_read42_rewind_phi_fu_744_p6 = data_26_V_read42_rewind_reg_740;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_27_V_read43_phi_phi_fu_1152_p4 = ap_phi_mux_data_27_V_read43_rewind_phi_fu_758_p6;
    end else begin
        ap_phi_mux_data_27_V_read43_phi_phi_fu_1152_p4 = ap_phi_reg_pp0_iter1_data_27_V_read43_phi_reg_1148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_27_V_read43_rewind_phi_fu_758_p6 = data_27_V_read43_phi_reg_1148;
    end else begin
        ap_phi_mux_data_27_V_read43_rewind_phi_fu_758_p6 = data_27_V_read43_rewind_reg_754;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_28_V_read44_phi_phi_fu_1164_p4 = ap_phi_mux_data_28_V_read44_rewind_phi_fu_772_p6;
    end else begin
        ap_phi_mux_data_28_V_read44_phi_phi_fu_1164_p4 = ap_phi_reg_pp0_iter1_data_28_V_read44_phi_reg_1160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_28_V_read44_rewind_phi_fu_772_p6 = data_28_V_read44_phi_reg_1160;
    end else begin
        ap_phi_mux_data_28_V_read44_rewind_phi_fu_772_p6 = data_28_V_read44_rewind_reg_768;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_29_V_read45_phi_phi_fu_1176_p4 = ap_phi_mux_data_29_V_read45_rewind_phi_fu_786_p6;
    end else begin
        ap_phi_mux_data_29_V_read45_phi_phi_fu_1176_p4 = ap_phi_reg_pp0_iter1_data_29_V_read45_phi_reg_1172;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_29_V_read45_rewind_phi_fu_786_p6 = data_29_V_read45_phi_reg_1172;
    end else begin
        ap_phi_mux_data_29_V_read45_rewind_phi_fu_786_p6 = data_29_V_read45_rewind_reg_782;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_2_V_read18_phi_phi_fu_852_p4 = ap_phi_mux_data_2_V_read18_rewind_phi_fu_408_p6;
    end else begin
        ap_phi_mux_data_2_V_read18_phi_phi_fu_852_p4 = ap_phi_reg_pp0_iter1_data_2_V_read18_phi_reg_848;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_2_V_read18_rewind_phi_fu_408_p6 = data_2_V_read18_phi_reg_848;
    end else begin
        ap_phi_mux_data_2_V_read18_rewind_phi_fu_408_p6 = data_2_V_read18_rewind_reg_404;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_30_V_read46_phi_phi_fu_1188_p4 = ap_phi_mux_data_30_V_read46_rewind_phi_fu_800_p6;
    end else begin
        ap_phi_mux_data_30_V_read46_phi_phi_fu_1188_p4 = ap_phi_reg_pp0_iter1_data_30_V_read46_phi_reg_1184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_30_V_read46_rewind_phi_fu_800_p6 = data_30_V_read46_phi_reg_1184;
    end else begin
        ap_phi_mux_data_30_V_read46_rewind_phi_fu_800_p6 = data_30_V_read46_rewind_reg_796;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_31_V_read47_phi_phi_fu_1200_p4 = ap_phi_mux_data_31_V_read47_rewind_phi_fu_814_p6;
    end else begin
        ap_phi_mux_data_31_V_read47_phi_phi_fu_1200_p4 = ap_phi_reg_pp0_iter1_data_31_V_read47_phi_reg_1196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_31_V_read47_rewind_phi_fu_814_p6 = data_31_V_read47_phi_reg_1196;
    end else begin
        ap_phi_mux_data_31_V_read47_rewind_phi_fu_814_p6 = data_31_V_read47_rewind_reg_810;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_3_V_read19_phi_phi_fu_864_p4 = ap_phi_mux_data_3_V_read19_rewind_phi_fu_422_p6;
    end else begin
        ap_phi_mux_data_3_V_read19_phi_phi_fu_864_p4 = ap_phi_reg_pp0_iter1_data_3_V_read19_phi_reg_860;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_3_V_read19_rewind_phi_fu_422_p6 = data_3_V_read19_phi_reg_860;
    end else begin
        ap_phi_mux_data_3_V_read19_rewind_phi_fu_422_p6 = data_3_V_read19_rewind_reg_418;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_4_V_read20_phi_phi_fu_876_p4 = ap_phi_mux_data_4_V_read20_rewind_phi_fu_436_p6;
    end else begin
        ap_phi_mux_data_4_V_read20_phi_phi_fu_876_p4 = ap_phi_reg_pp0_iter1_data_4_V_read20_phi_reg_872;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_4_V_read20_rewind_phi_fu_436_p6 = data_4_V_read20_phi_reg_872;
    end else begin
        ap_phi_mux_data_4_V_read20_rewind_phi_fu_436_p6 = data_4_V_read20_rewind_reg_432;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_5_V_read21_phi_phi_fu_888_p4 = ap_phi_mux_data_5_V_read21_rewind_phi_fu_450_p6;
    end else begin
        ap_phi_mux_data_5_V_read21_phi_phi_fu_888_p4 = ap_phi_reg_pp0_iter1_data_5_V_read21_phi_reg_884;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_5_V_read21_rewind_phi_fu_450_p6 = data_5_V_read21_phi_reg_884;
    end else begin
        ap_phi_mux_data_5_V_read21_rewind_phi_fu_450_p6 = data_5_V_read21_rewind_reg_446;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_6_V_read22_phi_phi_fu_900_p4 = ap_phi_mux_data_6_V_read22_rewind_phi_fu_464_p6;
    end else begin
        ap_phi_mux_data_6_V_read22_phi_phi_fu_900_p4 = ap_phi_reg_pp0_iter1_data_6_V_read22_phi_reg_896;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_6_V_read22_rewind_phi_fu_464_p6 = data_6_V_read22_phi_reg_896;
    end else begin
        ap_phi_mux_data_6_V_read22_rewind_phi_fu_464_p6 = data_6_V_read22_rewind_reg_460;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_7_V_read23_phi_phi_fu_912_p4 = ap_phi_mux_data_7_V_read23_rewind_phi_fu_478_p6;
    end else begin
        ap_phi_mux_data_7_V_read23_phi_phi_fu_912_p4 = ap_phi_reg_pp0_iter1_data_7_V_read23_phi_reg_908;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_7_V_read23_rewind_phi_fu_478_p6 = data_7_V_read23_phi_reg_908;
    end else begin
        ap_phi_mux_data_7_V_read23_rewind_phi_fu_478_p6 = data_7_V_read23_rewind_reg_474;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_8_V_read24_phi_phi_fu_924_p4 = ap_phi_mux_data_8_V_read24_rewind_phi_fu_492_p6;
    end else begin
        ap_phi_mux_data_8_V_read24_phi_phi_fu_924_p4 = ap_phi_reg_pp0_iter1_data_8_V_read24_phi_reg_920;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_8_V_read24_rewind_phi_fu_492_p6 = data_8_V_read24_phi_reg_920;
    end else begin
        ap_phi_mux_data_8_V_read24_rewind_phi_fu_492_p6 = data_8_V_read24_rewind_reg_488;
    end
end

always @ (*) begin
    if ((do_init_reg_345 == 1'd0)) begin
        ap_phi_mux_data_9_V_read25_phi_phi_fu_936_p4 = ap_phi_mux_data_9_V_read25_rewind_phi_fu_506_p6;
    end else begin
        ap_phi_mux_data_9_V_read25_phi_phi_fu_936_p4 = ap_phi_reg_pp0_iter1_data_9_V_read25_phi_reg_932;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_9_V_read25_rewind_phi_fu_506_p6 = data_9_V_read25_phi_reg_932;
    end else begin
        ap_phi_mux_data_9_V_read25_rewind_phi_fu_506_p6 = data_9_V_read25_rewind_reg_502;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((icmp_ln64_reg_1761 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_349_p6 = 1'd1;
        end else if ((icmp_ln64_reg_1761 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_349_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_349_p6 = do_init_reg_345;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_349_p6 = do_init_reg_345;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_346)) begin
        if ((icmp_ln64_reg_1761 == 1'd1)) begin
            ap_phi_mux_w_index15_phi_fu_365_p6 = 5'd0;
        end else if ((icmp_ln64_reg_1761 == 1'd0)) begin
            ap_phi_mux_w_index15_phi_fu_365_p6 = w_index_reg_1756;
        end else begin
            ap_phi_mux_w_index15_phi_fu_365_p6 = w_index15_reg_361;
        end
    end else begin
        ap_phi_mux_w_index15_phi_fu_365_p6 = w_index15_reg_361;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_fu_1289_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_0 = acc_0_V_fu_1435_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_1 = acc_1_V_fu_1464_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_2 = acc_2_V_fu_1493_p2;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_3 = acc_3_V_fu_1522_p2;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln64_reg_1761_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_4 = acc_4_V_fu_1551_p2;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w11_V_ce0 = 1'b1;
    end else begin
        w11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_1435_p2 = ($signed(sext_ln708_fu_1431_p1) + $signed(res_0_V_write_assign5_reg_1264));

assign acc_1_V_fu_1464_p2 = ($signed(sext_ln708_47_fu_1460_p1) + $signed(res_1_V_write_assign7_reg_1250));

assign acc_2_V_fu_1493_p2 = ($signed(sext_ln708_48_fu_1489_p1) + $signed(res_2_V_write_assign9_reg_1236));

assign acc_3_V_fu_1522_p2 = ($signed(sext_ln708_49_fu_1518_p1) + $signed(res_3_V_write_assign11_reg_1222));

assign acc_4_V_fu_1551_p2 = ($signed(sext_ln708_50_fu_1547_p1) + $signed(res_4_V_write_assign13_reg_1208));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_340 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_346 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_40 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_data_0_V_read16_phi_reg_824 = 'bx;

assign ap_phi_reg_pp0_iter0_data_10_V_read26_phi_reg_944 = 'bx;

assign ap_phi_reg_pp0_iter0_data_11_V_read27_phi_reg_956 = 'bx;

assign ap_phi_reg_pp0_iter0_data_12_V_read28_phi_reg_968 = 'bx;

assign ap_phi_reg_pp0_iter0_data_13_V_read29_phi_reg_980 = 'bx;

assign ap_phi_reg_pp0_iter0_data_14_V_read30_phi_reg_992 = 'bx;

assign ap_phi_reg_pp0_iter0_data_15_V_read31_phi_reg_1004 = 'bx;

assign ap_phi_reg_pp0_iter0_data_16_V_read32_phi_reg_1016 = 'bx;

assign ap_phi_reg_pp0_iter0_data_17_V_read33_phi_reg_1028 = 'bx;

assign ap_phi_reg_pp0_iter0_data_18_V_read34_phi_reg_1040 = 'bx;

assign ap_phi_reg_pp0_iter0_data_19_V_read35_phi_reg_1052 = 'bx;

assign ap_phi_reg_pp0_iter0_data_1_V_read17_phi_reg_836 = 'bx;

assign ap_phi_reg_pp0_iter0_data_20_V_read36_phi_reg_1064 = 'bx;

assign ap_phi_reg_pp0_iter0_data_21_V_read37_phi_reg_1076 = 'bx;

assign ap_phi_reg_pp0_iter0_data_22_V_read38_phi_reg_1088 = 'bx;

assign ap_phi_reg_pp0_iter0_data_23_V_read39_phi_reg_1100 = 'bx;

assign ap_phi_reg_pp0_iter0_data_24_V_read40_phi_reg_1112 = 'bx;

assign ap_phi_reg_pp0_iter0_data_25_V_read41_phi_reg_1124 = 'bx;

assign ap_phi_reg_pp0_iter0_data_26_V_read42_phi_reg_1136 = 'bx;

assign ap_phi_reg_pp0_iter0_data_27_V_read43_phi_reg_1148 = 'bx;

assign ap_phi_reg_pp0_iter0_data_28_V_read44_phi_reg_1160 = 'bx;

assign ap_phi_reg_pp0_iter0_data_29_V_read45_phi_reg_1172 = 'bx;

assign ap_phi_reg_pp0_iter0_data_2_V_read18_phi_reg_848 = 'bx;

assign ap_phi_reg_pp0_iter0_data_30_V_read46_phi_reg_1184 = 'bx;

assign ap_phi_reg_pp0_iter0_data_31_V_read47_phi_reg_1196 = 'bx;

assign ap_phi_reg_pp0_iter0_data_3_V_read19_phi_reg_860 = 'bx;

assign ap_phi_reg_pp0_iter0_data_4_V_read20_phi_reg_872 = 'bx;

assign ap_phi_reg_pp0_iter0_data_5_V_read21_phi_reg_884 = 'bx;

assign ap_phi_reg_pp0_iter0_data_6_V_read22_phi_reg_896 = 'bx;

assign ap_phi_reg_pp0_iter0_data_7_V_read23_phi_reg_908 = 'bx;

assign ap_phi_reg_pp0_iter0_data_8_V_read24_phi_reg_920 = 'bx;

assign ap_phi_reg_pp0_iter0_data_9_V_read25_phi_reg_932 = 'bx;

assign icmp_ln64_fu_1289_p2 = ((ap_phi_mux_w_index15_phi_fu_365_p6 == 5'd31) ? 1'b1 : 1'b0);

assign mul_ln1118_51_fu_1444_p0 = sext_ln1116_fu_1409_p1;

assign mul_ln1118_51_fu_1444_p1 = tmp_48_reg_1775;

assign mul_ln1118_51_fu_1444_p2 = ($signed(mul_ln1118_51_fu_1444_p0) * $signed(mul_ln1118_51_fu_1444_p1));

assign mul_ln1118_52_fu_1473_p0 = sext_ln1116_fu_1409_p1;

assign mul_ln1118_52_fu_1473_p1 = tmp_49_reg_1780;

assign mul_ln1118_52_fu_1473_p2 = ($signed(mul_ln1118_52_fu_1473_p0) * $signed(mul_ln1118_52_fu_1473_p1));

assign mul_ln1118_53_fu_1502_p0 = sext_ln1116_fu_1409_p1;

assign mul_ln1118_53_fu_1502_p1 = tmp_50_reg_1785;

assign mul_ln1118_53_fu_1502_p2 = ($signed(mul_ln1118_53_fu_1502_p0) * $signed(mul_ln1118_53_fu_1502_p1));

assign mul_ln1118_54_fu_1531_p0 = sext_ln1116_fu_1409_p1;

assign mul_ln1118_54_fu_1531_p1 = tmp_51_reg_1790;

assign mul_ln1118_54_fu_1531_p2 = ($signed(mul_ln1118_54_fu_1531_p0) * $signed(mul_ln1118_54_fu_1531_p1));

assign mul_ln1118_fu_1415_p0 = sext_ln1116_fu_1409_p1;

assign mul_ln1118_fu_1415_p1 = trunc_ln76_reg_1770;

assign mul_ln1118_fu_1415_p2 = ($signed(mul_ln1118_fu_1415_p0) * $signed(mul_ln1118_fu_1415_p1));

assign sext_ln1116_fu_1409_p1 = $signed(tmp_18_reg_1765);

assign sext_ln708_47_fu_1460_p1 = $signed(trunc_ln708_176_fu_1450_p4);

assign sext_ln708_48_fu_1489_p1 = $signed(trunc_ln708_177_fu_1479_p4);

assign sext_ln708_49_fu_1518_p1 = $signed(trunc_ln708_178_fu_1508_p4);

assign sext_ln708_50_fu_1547_p1 = $signed(trunc_ln708_179_fu_1537_p4);

assign sext_ln708_fu_1431_p1 = $signed(trunc_ln_fu_1421_p4);

assign trunc_ln708_176_fu_1450_p4 = {{mul_ln1118_51_fu_1444_p2[13:2]}};

assign trunc_ln708_177_fu_1479_p4 = {{mul_ln1118_52_fu_1473_p2[13:2]}};

assign trunc_ln708_178_fu_1508_p4 = {{mul_ln1118_53_fu_1502_p2[13:2]}};

assign trunc_ln708_179_fu_1537_p4 = {{mul_ln1118_54_fu_1531_p2[13:2]}};

assign trunc_ln76_fu_1365_p1 = w11_V_q0[6:0];

assign trunc_ln_fu_1421_p4 = {{mul_ln1118_fu_1415_p2[13:2]}};

assign w11_V_address0 = zext_ln76_fu_1278_p1;

assign w_index_fu_1283_p2 = (5'd1 + ap_phi_mux_w_index15_phi_fu_365_p6);

assign zext_ln76_fu_1278_p1 = ap_phi_mux_w_index15_phi_fu_365_p6;

endmodule //dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s
