<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='567' type='157'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='566'>/// Generic float to signed-int conversion</doc>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1665' u='r' c='_ZN4llvm16MachineIRBuilder11buildFPTOSIERKNS_5DstOpERKNS_5SrcOpE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='461' u='r' c='_ZN4llvm12IRTranslator15translateFPToSIERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='638' c='_ZL16getConvRTLibDescjPN4llvm4TypeES1_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='721' c='_ZN4llvm15LegalizerHelper7libcallERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1268' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2041' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3063' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4052' c='_ZN4llvm15LegalizerHelper19fewerElementsVectorERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='955' c='_ZL15selectFPConvOpcjN4llvm3LLTES0_'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='968' c='_ZL15selectFPConvOpcjN4llvm3LLTES0_'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='986' c='_ZL15selectFPConvOpcjN4llvm3LLTES0_'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='999' c='_ZL15selectFPConvOpcjN4llvm3LLTES0_'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3018' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='426' u='r' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc' l='526' c='_ZNK12_GLOBAL__N_136AArch64GenPreLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='509' c='_ZNK4llvm23AArch64RegisterBankInfo10onlyUsesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='695' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='810' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1650' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc' l='536' c='_ZNK12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPreLegalizeGICombiner.inc' l='519' c='_ZNK12_GLOBAL__N_135AMDGPUGenPreLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='190' u='r' c='_ZN4llvm16ARMLegalizerInfoC1ERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='216' u='r' c='_ZN4llvm16ARMLegalizerInfoC1ERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='335' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='637' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='302' u='r' c='_ZN4llvm17MipsLegalizerInfoC1ERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='132' c='_ZL24isFloatingPointOpcodeUsej'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='634' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='241' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo64bitEv'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='210' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='219' u='r' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
