Reading netlist file: "E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\impl\gwsynthesis\VGA_CardGame.vg"
Parsing netlist file "E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\impl\gwsynthesis\VGA_CardGame.vg" completed
Processing netlist completed
Reading constraint file: "E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\src\top.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1117) : Can't calculate clocks' relationship between: "rgb_vs" and "u_clkdiv/CLKOUT.default_gen_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "m4/clk_cnt[3]" and "u_clkdiv/CLKOUT.default_gen_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "u_clkdiv/CLKOUT.default_gen_clk" and "m4/clk_cnt[3]"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'clk_d' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\impl\pnr\VGA_CardGame.power.html" completed
Generate file "E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\impl\pnr\VGA_CardGame.pin.html" completed
Generate file "E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\impl\pnr\VGA_CardGame.rpt.html" completed
Generate file "E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\impl\pnr\VGA_CardGame.rpt.txt" completed
Generate file "E:\FPGA_work\Gowin\TangNano_4k\Game_Mole\impl\pnr\VGA_CardGame.tr.html" completed
Thu May 11 18:29:49 2023

