
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Thu Dec  5 16:13:59 2024

Design Information
------------------

Command line:   map -pdc
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/ProjectPariVo/pinz.pdc -i
     ProjectPariVo_impl_1_syn.udb -o ProjectPariVo_impl_1_map.udb -mp
     ProjectPariVo_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/ProjectPariVo/promote.xml

Design Summary
--------------

   Number of slice registers:  97 out of  5280 (2%)
   Number of I/O registers:      2 out of   117 (2%)
   Number of LUT4s:           110 out of  5280 (2%)
      Number of logic LUT4s:              18
      Number of inserted feedthru LUT4s:  81
      Number of replicated LUT4s:          1
      Number of ripple logic:              5 (10 LUT4s)
   Number of IO sites used:   15 out of 39 (38%)
      Number of IO sites used for general PIO: 15
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 15 out of 36 (42%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 15 out of 39 (38%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  3
      Net scki_c: 31 loads, 31 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
      Net bclk_c: 24 loads, 24 rising, 0 falling (Driver: Pin
     nowitllwork.prescaler_25_30__i2/Q)
      Net sck_c: 41 loads, 39 rising, 2 falling (Driver: Port sck)
   Number of Clock Enables:  5
      Net VCC_net: 1 loads, 0 SLICEs
      Net nowitllwork.n119: 9 loads, 9 SLICEs
      Net nowitllwork.bclk_c_enable_1: 24 loads, 23 SLICEs
      Pin load: 8 loads, 8 SLICEs (Net: load_c)

                                    Page 1





Design Summary (cont)
---------------------
      Net coretest.done_c_N_67: 8 loads, 8 SLICEs
   Number of LSRs:  1
      Net nowitllwork.n124: 14 loads, 14 SLICEs
   Top 10 highest fanout non-clock nets:
      Net nowitllwork.bclk_c_enable_1: 24 loads
      Net nowitllwork.n124: 14 loads
      Net load_c: 10 loads
      Net nowitllwork.n119: 9 loads
      Net coretest.done_c_N_67: 8 loads
      Net eqspi1.wasdone: 8 loads
      Net lrck_c: 4 loads
      Net nowitllwork.bit_state[0]: 3 loads
      Net nowitllwork.bit_state[1]: 3 loads
      Net nowitllwork.bit_state[2]: 3 loads





   Number of warnings:  8
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/ProjectPariVo/pinz.pdc (2) : No
     port matched 'leftMsb6'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/ProjectPariVo/pinz.pdc (12) : No
     port matched 'testSig'.
WARNING <1027013> - map: No port matched 'leftMsb6'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/ProjectPariVo/pinz.pdc (2) :
     Can't resolve object 'leftMsb6' in constraint 'ldc_set_location -site {20}
     [get_ports leftMsb6]'.
WARNING <1027013> - map: No port matched 'testSig'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/ProjectPariVo/pinz.pdc (12) :
     Can't resolve object 'testSig' in constraint 'ldc_set_location -site {11}
     [get_ports testSig]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {20}
     [get_ports leftMsb6]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {11}
     [get_ports testSig]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| load                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| sck                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| din                 | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nreset              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| signal_en           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sigwin1             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| scki                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sigwin2             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sigwin3             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdo                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| lrck                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sigwin0             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| bclk                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block eqspi1/i9_1_lut was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          PIN,NODE scki_c
  DIV Setting:                                  01

ASIC Components
---------------

Instance Name: hf_osc
         Type: HFOSC
Instance Name: nowitllwork/lsreg_i0_i0
         Type: IOLOGIC
Instance Name: eqspi1/eqVals__i1
         Type: IOLOGIC

Constraint Summary
------------------

   Total number of constraints: 18
   Total number of constraints dropped: 2

                                    Page 3





Constraint Summary (cont)
-------------------------
   Dropped constraints are:
     ldc_set_location -site {20} [get_ports leftMsb6]
     ldc_set_location -site {11} [get_ports testSig]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 64 MB
Checksum -- map: d88761be4e72a085c714c5afdc2c76bca4c4de0















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
