{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483033144337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483033144339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 12:39:04 2016 " "Processing started: Thu Dec 29 12:39:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483033144339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1483033144339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clap -c clap --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off clap -c clap --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1483033144340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1483033144739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1483033144739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/top.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483033156128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483033156128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/togglelight.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/togglelight.v" { { "Info" "ISGN_ENTITY_NAME" "1 ToggleLight " "Found entity 1: ToggleLight" {  } { { "../hdl/ToggleLight.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ToggleLight.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483033156130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483033156130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DetermineSuccessiveClapsAmount.v(73) " "Verilog HDL information at DetermineSuccessiveClapsAmount.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/DetermineSuccessiveClapsAmount.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1483033156132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/determinesuccessiveclapsamount.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/determinesuccessiveclapsamount.v" { { "Info" "ISGN_ENTITY_NAME" "1 DetermineSuccessiveClapsAmount " "Found entity 1: DetermineSuccessiveClapsAmount" {  } { { "../hdl/DetermineSuccessiveClapsAmount.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483033156133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483033156133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/determineclap.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/determineclap.v" { { "Info" "ISGN_ENTITY_NAME" "1 DetermineClap " "Found entity 1: DetermineClap" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483033156135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483033156135 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ComputeEnergy.v(88) " "Verilog HDL information at ComputeEnergy.v(88): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1483033156138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/computeenergy.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/computeenergy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComputeEnergy " "Found entity 1: ComputeEnergy" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483033156139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483033156139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/spimaster.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/spimaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 spimaster " "Found entity 1: spimaster" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483033156141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483033156141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/getsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/getsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 GetSignal " "Found entity 1: GetSignal" {  } { { "../hdl/GetSignal.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483033156144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483033156144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fifo.v(49) " "Verilog HDL information at fifo.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1483033156146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483033156147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483033156147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "../hdl/driver.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483033156150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483033156150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/top2.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/top2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2 " "Found entity 1: top2" {  } { { "../hdl/top2.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483033156152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483033156152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DetermineClap " "Elaborating entity \"DetermineClap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1483033156461 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DetermineClap.v(88) " "Verilog HDL Case Statement warning at DetermineClap.v(88): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 88 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1483033156544 "|DetermineClap"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "DetermineClap.v(163) " "Verilog HDL Conditional Statement error at DetermineClap.v(163): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 163 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Design Software" 0 -1 1483033156545 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "claps_counter DetermineClap.v(162) " "Verilog HDL Always Construct warning at DetermineClap.v(162): inferring latch(es) for variable \"claps_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1483033156545 "|DetermineClap"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "DetermineClap.v(174) " "Verilog HDL Conditional Statement error at DetermineClap.v(174): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 174 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Design Software" 0 -1 1483033156545 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DetermineClap.v(180) " "Verilog HDL assignment warning at DetermineClap.v(180): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483033156546 "|DetermineClap"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "claps_total DetermineClap.v(173) " "Verilog HDL Always Construct warning at DetermineClap.v(173): inferring latch(es) for variable \"claps_total\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1483033156546 "|DetermineClap"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "energy_ready 0 DetermineClap.v(18) " "Net \"energy_ready\" at DetermineClap.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1483033156548 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[0\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[0\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156552 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[1\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[1\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156552 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[2\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[2\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156552 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[3\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[3\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156552 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[4\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[4\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156552 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[5\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[5\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156552 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[6\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[6\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156552 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[7\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[7\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156552 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[8\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[8\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156552 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[9\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[9\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156552 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[10\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[10\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156552 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[11\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[11\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156553 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[12\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[12\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156553 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[13\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[13\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156553 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[14\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[14\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156553 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_total\[15\] DetermineClap.v(173) " "Inferred latch for \"claps_total\[15\]\" at DetermineClap.v(173)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156553 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[0\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[0\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156553 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[1\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[1\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156553 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[2\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[2\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156553 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[3\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[3\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156553 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[4\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[4\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156553 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[5\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[5\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156553 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[6\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[6\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156553 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[7\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[7\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[8\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[8\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[9\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[9\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[10\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[10\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[11\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[11\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[12\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[12\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[13\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[13\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[14\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[14\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[15\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[15\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[16\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[16\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[17\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[17\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[18\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[18\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[19\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[19\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[20\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[20\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[21\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[21\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[22\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[22\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[23\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[23\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156554 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[24\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[24\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156555 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[25\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[25\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156555 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[26\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[26\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156555 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[27\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[27\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156555 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[28\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[28\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156555 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[29\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[29\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156555 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[30\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[30\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156555 "|DetermineClap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "claps_counter\[31\] DetermineClap.v(162) " "Inferred latch for \"claps_counter\[31\]\" at DetermineClap.v(162)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1483033156555 "|DetermineClap"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1483033156576 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/de0_nano_clap_clap_light/quartus/output_files/clap.map.smsg " "Generated suppressed messages file C:/projects/de0_nano_clap_clap_light/quartus/output_files/clap.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1483033156630 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483033156646 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 29 12:39:16 2016 " "Processing ended: Thu Dec 29 12:39:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483033156646 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483033156646 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483033156646 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1483033156646 ""}
