<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 65</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:8px;font-family:Times;color:#000000;}
	.ft07{font-size:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page65-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a065.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:782px;white-space:nowrap" class="ft00">Vol. 1&#160;3-5</p>
<p style="position:absolute;top:47px;left:645px;white-space:nowrap" class="ft01">BASIC EXECUTION ENVIRONMENT</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">3.2.1&#160;</p>
<p style="position:absolute;top:98px;left:150px;white-space:nowrap" class="ft02">64-Bit Mode Execution Environment</p>
<p style="position:absolute;top:129px;left:69px;white-space:nowrap" class="ft09">The execution&#160;environment for 64-bit&#160;mode is&#160;similar to&#160;that&#160;described&#160;in<a href="o_7281d5ea06a5b67a-62.html">&#160;Section 3.2. The following par</a>agraphs&#160;<br/>describe&#160;the&#160;differences&#160;that apply.&#160;</p>
<p style="position:absolute;top:167px;left:69px;white-space:nowrap" class="ft04">â€¢</p>
<p style="position:absolute;top:168px;left:95px;white-space:nowrap" class="ft09"><b>Address&#160;space</b>&#160;â€”&#160;A&#160;task or&#160;program running in&#160;64-bit mode on an&#160;IA-32&#160;processor&#160;can address linear address&#160;<br/>space&#160;of&#160;up&#160;to&#160;2</p>
<p style="position:absolute;top:182px;left:202px;white-space:nowrap" class="ft06">64</p>
<p style="position:absolute;top:180px;left:216px;white-space:nowrap" class="ft07">&#160;</p>
<p style="position:absolute;top:184px;left:221px;white-space:nowrap" class="ft03">bytes (subject&#160;to the&#160;canonical addressing&#160;requirement&#160;described&#160;<a href="o_7281d5ea06a5b67a-70.html">in Section 3.3.7.1) and&#160;</a></p>
<p style="position:absolute;top:201px;left:94px;white-space:nowrap" class="ft03">physical&#160;address space of up&#160;to 2</p>
<p style="position:absolute;top:198px;left:318px;white-space:nowrap" class="ft06">46</p>
<p style="position:absolute;top:196px;left:331px;white-space:nowrap" class="ft07">&#160;</p>
<p style="position:absolute;top:201px;left:337px;white-space:nowrap" class="ft03">bytes. Software can&#160;query CPUID&#160;for&#160;the physical address&#160;size supported&#160;</p>
<p style="position:absolute;top:217px;left:95px;white-space:nowrap" class="ft03">by a&#160;processor.</p>
<p style="position:absolute;top:239px;left:69px;white-space:nowrap" class="ft04">â€¢</p>
<p style="position:absolute;top:240px;left:95px;white-space:nowrap" class="ft09"><b>Basic program&#160;execution&#160;registers</b>&#160;â€”&#160;The number&#160;of&#160;general-purpose registers (GPRs)&#160;available is&#160;16.&#160;<br/>GPRs&#160;are 64-bits&#160;wide and they&#160;support operations&#160;on byte,&#160;word,&#160;doubleword&#160;and quadword integers.&#160;<br/>Accessing byte&#160;registers is&#160;done uniformly&#160;to the&#160;lowest 8&#160;bits.&#160;The instruction pointer register&#160;becomes&#160;64&#160;<br/>bits. The EFLAGS register is extended&#160;to&#160;64&#160;bits wide, and is&#160;referred to as the RFLAGS register. The&#160;upper 32&#160;<br/>bits&#160;of&#160;RFLAGS&#160;is&#160;reserved.&#160;The&#160;lower&#160;32&#160;bits&#160;of&#160;RFLAGS&#160;is&#160;the&#160;same&#160;as&#160;EFLAGS.&#160;See<a href="o_7281d5ea06a5b67a-66.html">&#160;Figure&#160;3-2</a>.</p>
<p style="position:absolute;top:328px;left:69px;white-space:nowrap" class="ft04">â€¢</p>
<p style="position:absolute;top:328px;left:95px;white-space:nowrap" class="ft09"><b>XMM registers</b>&#160;â€” There are&#160;16&#160;XMM data registers for SIMD&#160;operations. Se<a href="o_7281d5ea06a5b67a-238.html">e Section&#160;10.2, â€œSSE Programming&#160;<br/>Environment,â€</a>&#160;for more&#160;information about&#160;these&#160;registers.</p>
<p style="position:absolute;top:367px;left:69px;white-space:nowrap" class="ft04">â€¢</p>
<p style="position:absolute;top:367px;left:95px;white-space:nowrap" class="ft09"><b>YMM registers</b>&#160;â€” There&#160;are 16&#160;YMM&#160;data registers for SIMD&#160;operations.&#160;Se<a href="şÿ">e Chapter 14, â€œProgramming&#160;with&#160;<br/>AVX,&#160;FMA&#160;and&#160;AVX2â€</a>&#160;for&#160;more&#160;information&#160;about these registers.</p>
<p style="position:absolute;top:406px;left:69px;white-space:nowrap" class="ft04">â€¢</p>
<p style="position:absolute;top:406px;left:95px;white-space:nowrap" class="ft09"><b>BND registers, BNDCFGU, BNDSTATUS&#160;</b>â€” S<a href="şÿ">ee Chapter 13,&#160;â€œManaging State Using the&#160;XSAVE Feature&#160;Set,â€&#160;<br/>and Chapter&#160;17, â€œIntelÂ®&#160;MPXâ€.&#160;</a></p>
<p style="position:absolute;top:445px;left:69px;white-space:nowrap" class="ft04">â€¢</p>
<p style="position:absolute;top:445px;left:95px;white-space:nowrap" class="ft09"><b>Stack</b>&#160;â€” The&#160;stack pointer size&#160;is 64&#160;bits.&#160;Stack size&#160;is not&#160;controlled by&#160;a bit&#160;in the&#160;SS&#160;descriptor (as it&#160;is&#160;in&#160;<br/>non-64-bit modes)&#160;nor can the&#160;pointer&#160;size be overridden by an&#160;instruction&#160;prefix.</p>
<p style="position:absolute;top:484px;left:69px;white-space:nowrap" class="ft04">â€¢</p>
<p style="position:absolute;top:484px;left:95px;white-space:nowrap" class="ft09"><b>Control registers</b>&#160;â€” Control registers&#160;expand&#160;to 64 bits.&#160;A new control&#160;register (the&#160;task priority&#160;register:&#160;CR8&#160;<br/>or TPR)&#160;has&#160;been added.&#160;S<a href="şÿ">ee&#160;Chapter 2,</a>&#160;â€œIntelÂ®&#160;64&#160;and IA-32 Architectures,â€ in&#160;this volume<i>.</i></p>
<p style="position:absolute;top:523px;left:69px;white-space:nowrap" class="ft04">â€¢</p>
<p style="position:absolute;top:523px;left:95px;white-space:nowrap" class="ft09"><b>Debug registers</b>&#160;â€”&#160;Debug&#160;registers&#160;expand&#160;to 64&#160;bits.&#160;S<a href="şÿ">ee&#160;Chapter 17,&#160;â€œDebug,&#160;Branch Profile, TSC,&#160;and&#160;<br/>Quality of Service,â€&#160;</a>in&#160;the&#160;<i>IntelÂ®&#160;64 and IA-32 Architectures&#160;Software&#160;Developerâ€™s Manual, Volume&#160;3A.</i></p>
</div>
</body>
</html>
