// Seed: 3699829183
module module_0;
  always begin : LABEL_0
    id_1 <= 1;
  end
  id_2 :
  assert property (@(posedge 1'b0 or -1) id_2) id_3 = $display(-1);
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    output supply1 id_4
);
  wire id_6;
  tri1 id_7, id_8;
  parameter id_9 = id_7 ^ -1'b0;
  module_0 modCall_1 ();
  wire id_10;
  assign id_4 = id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_11(
      (-1'b0)
  );
  parameter id_12 = -1 - -1;
  assign id_8 = id_8;
  module_0 modCall_1 ();
endmodule
