top: pid
top_file: PID.v

include_all_verilog_files: True

clocks:
  - name: i_clk
    period:  5.32
