// Seed: 1046303858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wand id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_0 = 0;
  tri0 [1 : 1] id_6 = id_5 == id_4++;
endmodule
module module_1 (
    input  wand  id_0
    , id_6,
    output logic id_1,
    output logic id_2,
    input  wand  id_3,
    output uwire id_4
);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_4 = -1'b0;
  always begin : LABEL_0
    if (-1) id_1 = id_6;
    id_1 <= id_3;
    id_2 = 1;
  end
endmodule
