// Seed: 1988302731
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_12 = 32'd52
) (
    input  wire  id_0,
    output tri0  id_1,
    output tri   id_2,
    output tri   id_3,
    input  wor   id_4,
    output logic id_5,
    output logic id_6,
    input  tri   id_7,
    output wire  id_8
);
  wire id_10;
  wire id_11;
  initial begin
    forever begin
      force id_11 = "";
      id_5 <= 1;
      id_6 <= "" & id_0;
    end
  end
  assign id_1 = 1;
  wire _id_12;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11
  );
  always @(1) force id_5[id_12[1'b0 : 1]] = id_4 == 1'b0;
endmodule
