digraph "CFG for '_Z6reduceP5Vec3fS0_' function" {
	label="CFG for '_Z6reduceP5Vec3fS0_' function";

	Node0x5ab3690 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = add i32 %10, %3\l  %12 = zext i32 %11 to i64\l  %13 = getelementptr inbounds %struct.Vec3f, %struct.Vec3f addrspace(1)* %0,\l... i64 %12\l  %14 = getelementptr inbounds [0 x %struct.Vec3f], [0 x %struct.Vec3f]\l... addrspace(3)* @sdata, i32 0, i32 %3\l  %15 = bitcast %struct.Vec3f addrspace(3)* %14 to i8 addrspace(3)*\l  %16 = bitcast %struct.Vec3f addrspace(1)* %13 to i8 addrspace(1)*\l  tail call void @llvm.memcpy.p3i8.p1i8.i64(i8 addrspace(3)* noundef align 4\l... dereferenceable(12) %15, i8 addrspace(1)* noundef align 4 dereferenceable(12)\l... %16, i64 12, i1 false), !tbaa.struct !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %17 = icmp ugt i16 %8, 1\l  br i1 %17, label %18, label %22\l|{<s0>T|<s1>F}}"];
	Node0x5ab3690:s0 -> Node0x5ab60b0;
	Node0x5ab3690:s1 -> Node0x5ab6140;
	Node0x5ab60b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%18:\l18:                                               \l  %19 = getelementptr inbounds %struct.Vec3f, %struct.Vec3f addrspace(3)* %14,\l... i32 0, i32 0, i32 0\l  %20 = getelementptr inbounds [0 x %struct.Vec3f], [0 x %struct.Vec3f]\l... addrspace(3)* @sdata, i32 0, i32 %3, i32 0, i32 1\l  %21 = getelementptr inbounds [0 x %struct.Vec3f], [0 x %struct.Vec3f]\l... addrspace(3)* @sdata, i32 0, i32 %3, i32 0, i32 2\l  br label %24\l}"];
	Node0x5ab60b0 -> Node0x5ab6590;
	Node0x5ab6140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%22:\l22:                                               \l  %23 = icmp eq i32 %3, 0\l  br i1 %23, label %46, label %50\l|{<s0>T|<s1>F}}"];
	Node0x5ab6140:s0 -> Node0x5ab6720;
	Node0x5ab6140:s1 -> Node0x5ab6770;
	Node0x5ab6590 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%24:\l24:                                               \l  %25 = phi i32 [ 1, %18 ], [ %26, %44 ]\l  %26 = shl i32 %25, 1\l  %27 = add i32 %26, 1023\l  %28 = and i32 %27, %3\l  %29 = icmp eq i32 %28, 0\l  br i1 %29, label %30, label %44\l|{<s0>T|<s1>F}}"];
	Node0x5ab6590:s0 -> Node0x5ab6c60;
	Node0x5ab6590:s1 -> Node0x5ab68e0;
	Node0x5ab6c60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e97a5f70",label="{%30:\l30:                                               \l  %31 = add i32 %25, %3\l  %32 = getelementptr inbounds [0 x %struct.Vec3f], [0 x %struct.Vec3f]\l... addrspace(3)* @sdata, i32 0, i32 %31, i32 0, i32 0\l  %33 = load float, float addrspace(3)* %32, align 4, !tbaa !11\l  %34 = load float, float addrspace(3)* %19, align 4, !tbaa !11\l  %35 = fadd contract float %33, %34\l  store float %35, float addrspace(3)* %19, align 4, !tbaa !11\l  %36 = getelementptr inbounds [0 x %struct.Vec3f], [0 x %struct.Vec3f]\l... addrspace(3)* @sdata, i32 0, i32 %31, i32 0, i32 1\l  %37 = load float, float addrspace(3)* %36, align 4, !tbaa !11\l  %38 = load float, float addrspace(3)* %20, align 4, !tbaa !11\l  %39 = fadd contract float %37, %38\l  store float %39, float addrspace(3)* %20, align 4, !tbaa !11\l  %40 = getelementptr inbounds [0 x %struct.Vec3f], [0 x %struct.Vec3f]\l... addrspace(3)* @sdata, i32 0, i32 %31, i32 0, i32 2\l  %41 = load float, float addrspace(3)* %40, align 4, !tbaa !11\l  %42 = load float, float addrspace(3)* %21, align 4, !tbaa !11\l  %43 = fadd contract float %41, %42\l  store float %43, float addrspace(3)* %21, align 4, !tbaa !11\l  br label %44\l}"];
	Node0x5ab6c60 -> Node0x5ab68e0;
	Node0x5ab68e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %45 = icmp ult i32 %26, %9\l  br i1 %45, label %24, label %22, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x5ab68e0:s0 -> Node0x5ab6590;
	Node0x5ab68e0:s1 -> Node0x5ab6140;
	Node0x5ab6720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%46:\l46:                                               \l  %47 = zext i32 %4 to i64\l  %48 = getelementptr inbounds %struct.Vec3f, %struct.Vec3f addrspace(1)* %1,\l... i64 %47\l  %49 = bitcast %struct.Vec3f addrspace(1)* %48 to i8 addrspace(1)*\l  tail call void @llvm.memcpy.p1i8.p3i8.i64(i8 addrspace(1)* noundef align 4\l... dereferenceable(12) %49, i8 addrspace(3)* noundef align 4 dereferenceable(12)\l... bitcast ([0 x %struct.Vec3f] addrspace(3)* @sdata to i8 addrspace(3)*), i64\l... 12, i1 false), !tbaa.struct !7\l  br label %50\l}"];
	Node0x5ab6720 -> Node0x5ab6770;
	Node0x5ab6770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%50:\l50:                                               \l  ret void\l}"];
}
