[2025-09-18 06:40:25] START suite=qualcomm_srv trace=srv130_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv130_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2783607 heartbeat IPC: 3.592 cumulative IPC: 3.592 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5346741 heartbeat IPC: 3.901 cumulative IPC: 3.741 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5346741 cumulative IPC: 3.741 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5346741 cumulative IPC: 3.741 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14792465 heartbeat IPC: 1.059 cumulative IPC: 1.059 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 24067396 heartbeat IPC: 1.078 cumulative IPC: 1.068 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 33698102 heartbeat IPC: 1.038 cumulative IPC: 1.058 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 43062398 heartbeat IPC: 1.068 cumulative IPC: 1.061 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 52509248 heartbeat IPC: 1.059 cumulative IPC: 1.06 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 61990758 heartbeat IPC: 1.055 cumulative IPC: 1.059 (Simulation time: 00 hr 08 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv130_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000021 cycles: 71273282 heartbeat IPC: 1.077 cumulative IPC: 1.062 (Simulation time: 00 hr 09 min 32 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 80444628 heartbeat IPC: 1.09 cumulative IPC: 1.065 (Simulation time: 00 hr 10 min 42 sec)
Heartbeat CPU 0 instructions: 110000027 cycles: 89660205 heartbeat IPC: 1.085 cumulative IPC: 1.067 (Simulation time: 00 hr 11 min 58 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 93519384 cumulative IPC: 1.069 (Simulation time: 00 hr 13 min 12 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 93519384 cumulative IPC: 1.069 (Simulation time: 00 hr 13 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv130_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.069 instructions: 100000001 cycles: 93519384
CPU 0 Branch Prediction Accuracy: 92.12% MPKI: 14.11 Average ROB Occupancy at Mispredict: 29.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07209
BRANCH_INDIRECT: 0.3431
BRANCH_CONDITIONAL: 12.4
BRANCH_DIRECT_CALL: 0.4102
BRANCH_INDIRECT_CALL: 0.4877
BRANCH_RETURN: 0.3889


====Backend Stall Breakdown====
ROB_STALL: 200335
LQ_STALL: 0
SQ_STALL: 953087


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 165.39175
REPLAY_LOAD: 62.22817
NON_REPLAY_LOAD: 20.063993

== Total ==
ADDR_TRANS: 48129
REPLAY_LOAD: 22091
NON_REPLAY_LOAD: 130115

== Counts ==
ADDR_TRANS: 291
REPLAY_LOAD: 355
NON_REPLAY_LOAD: 6485

cpu0->cpu0_STLB TOTAL        ACCESS:    2121885 HIT:    2088829 MISS:      33056 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121885 HIT:    2088829 MISS:      33056 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 167.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9611719 HIT:    8526501 MISS:    1085218 MSHR_MERGE:      68158
cpu0->cpu0_L2C LOAD         ACCESS:    7496962 HIT:    6688506 MISS:     808456 MSHR_MERGE:       4331
cpu0->cpu0_L2C RFO          ACCESS:     594889 HIT:     487242 MISS:     107647 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     321568 HIT:     220530 MISS:     101038 MSHR_MERGE:      63827
cpu0->cpu0_L2C WRITE        ACCESS:    1123951 HIT:    1108379 MISS:      15572 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      74349 HIT:      21844 MISS:      52505 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     249124 ISSUED:     209917 USEFUL:       5193 USELESS:       8475
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.15 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15306252 HIT:    7694086 MISS:    7612166 MSHR_MERGE:    1865022
cpu0->cpu0_L1I LOAD         ACCESS:   15306252 HIT:    7694086 MISS:    7612166 MSHR_MERGE:    1865022
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.05 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30655180 HIT:   26295918 MISS:    4359262 MSHR_MERGE:    1814612
cpu0->cpu0_L1D LOAD         ACCESS:   16684119 HIT:   14385355 MISS:    2298764 MSHR_MERGE:     548945
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     457490 HIT:     244645 MISS:     212845 MSHR_MERGE:      87254
cpu0->cpu0_L1D WRITE        ACCESS:   13431677 HIT:   11658507 MISS:    1773170 MSHR_MERGE:    1178279
cpu0->cpu0_L1D TRANSLATION  ACCESS:      81894 HIT:       7411 MISS:      74483 MSHR_MERGE:        134
cpu0->cpu0_L1D PREFETCH REQUESTED:     684325 ISSUED:     457489 USEFUL:      36447 USELESS:      50465
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.95 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12600097 HIT:   10465477 MISS:    2134620 MSHR_MERGE:    1080069
cpu0->cpu0_ITLB LOAD         ACCESS:   12600097 HIT:   10465477 MISS:    2134620 MSHR_MERGE:    1080069
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.527 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28680526 HIT:   27237379 MISS:    1443147 MSHR_MERGE:     375813
cpu0->cpu0_DTLB LOAD         ACCESS:   28680526 HIT:   27237379 MISS:    1443147 MSHR_MERGE:     375813
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.598 cycles
cpu0->LLC TOTAL        ACCESS:    1178018 HIT:    1073469 MISS:     104549 MSHR_MERGE:       4070
cpu0->LLC LOAD         ACCESS:     804125 HIT:     746316 MISS:      57809 MSHR_MERGE:        185
cpu0->LLC RFO          ACCESS:     107645 HIT:      97581 MISS:      10064 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      37211 HIT:      18353 MISS:      18858 MSHR_MERGE:       3885
cpu0->LLC WRITE        ACCESS:     176532 HIT:     175902 MISS:        630 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      52505 HIT:      35317 MISS:      17188 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2566
  ROW_BUFFER_MISS:      97281
  AVG DBUS CONGESTED CYCLE: 4.094
Channel 0 WQ ROW_BUFFER_HIT:       1046
  ROW_BUFFER_MISS:       9221
  FULL:          0
Channel 0 REFRESHES ISSUED:       7793

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542891       533083        88644         9459
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         2149         4000         1967
  STLB miss resolved @ L2C                0         1197         6093         8117         5272
  STLB miss resolved @ LLC                0          203         8532        16516        11662
  STLB miss resolved @ MEM                0            4         2501         8201        13238

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197343        56066      1418170       134879          709
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5         2338          596           64
  STLB miss resolved @ L2C                0         1725         7222         1611           38
  STLB miss resolved @ LLC                0           31         5082         2831          158
  STLB miss resolved @ MEM                0            2          783          615          272
[2025-09-18 06:53:37] END   suite=qualcomm_srv trace=srv130_ap (rc=0)
