{"vcs1":{"timestamp_begin":1759464355.562865291, "rt":0.79, "ut":0.29, "st":0.15}}
{"vcselab":{"timestamp_begin":1759464356.427327061, "rt":0.53, "ut":0.15, "st":0.08}}
{"link":{"timestamp_begin":1759464357.017738409, "rt":0.20, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759464355.216392643}
{"VCS_COMP_START_TIME": 1759464355.216392643}
{"VCS_COMP_END_TIME": 1759464357.959811623}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog4 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog4 +notimingcheck"}
{"vcs1": {"peak_mem": 368076}}
{"vcselab": {"peak_mem": 229972}}
