# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/Debounce_Sync.vhd" \
"../../../../../testbench/Debounce_Sync_tb.vhd" \

# Do not sort compile order
nosort
