Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan 31 14:36:24 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z014s
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   288 |
|    Minimum number of control sets                        |   288 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   910 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   288 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    58 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |    27 |
| >= 14 to < 16      |    28 |
| >= 16              |    86 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             515 |          202 |
| No           | No                    | Yes                    |              68 |           23 |
| No           | Yes                   | No                     |             424 |          188 |
| Yes          | No                    | No                     |            1001 |          283 |
| Yes          | No                    | Yes                    |             149 |           35 |
| Yes          | Yes                   | No                     |            2821 |          802 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                                                            Enable Signal                                                                                                                           |                                                                                                                Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                               |                                                                                                                                                                                                                                               |                1 |              1 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/sng_bram_addr_ld_en                                                                                                                                                              | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Sng_BRAM_Addr_Rst                                                                                                                                 |                1 |              1 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                              |                                                                                                                                                                                                                                               |                1 |              1 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                          |                                                                                                                                                                                                                                               |                1 |              1 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                          |                                                                                                                                                                                                                                               |                1 |              1 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_int_reset                                                                                                                                                     |                1 |              2 |
|  nolabel_line225/adc_data_clk                        |                                                                                                                                                                                                                                                                    | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_int_reset                                                                                                                                                     |                1 |              2 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              2 |
|  nolabel_line225/adc_data_clk                        |                                                                                                                                                                                                                                                                    | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                           |                1 |              2 |
|  nolabel_line160/cfg_bram_clk                        | nolabel_line160/R_gpio_test_reg[1]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                               |                1 |              2 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                                                                                        |                                                                                                                                                                                                                                               |                1 |              2 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                        |                                                                                                                                                                                                                                               |                1 |              2 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                2 |              3 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                     |                1 |              3 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1_n_0                                                                                                       | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[11]_i_1_n_0                                                                                                       | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[27]_i_1_n_0                                                                                                       | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1_n_0                                                                                                        | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line160/cfg_bram_clk                        | nolabel_line160/cfg_bram_din[31]_i_2_n_0                                                                                                                                                                                                                           | nolabel_line160/cfg_bram_din[31]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                         | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                       |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                          | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                       |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]_i_1_n_0                                                                                                         | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                3 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr[3]_i_1_n_0                                                                                                                                   | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[59]_i_1_n_0                                                                                                        | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                        | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                       |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[27]_i_1_n_0                                                                                                        | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[35]_i_1_n_0                                                                                                        | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[19]_i_1_n_0                                                                                                        | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[11]_i_1_n_0                                                                                                        | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                             |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists                                                                                                                                                   | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_rst                                                                                                                                      |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt[3]_i_1_n_0                                                                                                                                                     | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                       |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt[3]_i_1_n_0                                                                                                                                                     | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                       |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                    |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/reset                                                                                                                                      |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[43]_i_1_n_0                                                                                                        | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_statcnt[3]_i_1_n_0                                                                                                                                        | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                   | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                  |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                         | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                        |                3 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/reset                                                                                                                                    |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/reset                                                                                                                                    |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                    |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat1_out                                                                                                                        | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                  |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                      |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[51]_i_1_n_0                                                                                                       | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                3 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].r_issuing_cnt[11]_i_1_n_0                                                                                                                                                  | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].w_issuing_cnt[3]_i_1_n_0                                                                                                                                                   | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt[11]_i_1_n_0                                                                                                                                                  | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/rst_ps7_0_20M/U0/EXT_LPF/Lpf_reset                                                                                                                                                                                            |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].r_issuing_cnt[3]_i_1_n_0                                                                                                                                                   | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_i_1_n_0                                                                                                             |                3 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                        | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                       |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                            |                                                                                                                                                                                                                                               |                3 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1_n_0                                                                                                         | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[43]_i_1_n_0                                                                                                       | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[59]_i_1_n_0                                                                                                       | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[51]_i_1_n_0                                                                                                        | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                3 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[19]_i_1_n_0                                                                                                       | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[3]_i_1_n_0                                                                                                        | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                          | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                              |                1 |              4 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                            | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                2 |              5 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                      |                                                                                                                                                                                                                                               |                1 |              5 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i0                                          |                                                                                                                                                                                                                                               |                2 |              5 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                          |                3 |              5 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1_n_0                                                                                  |                2 |              5 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                2 |              5 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                               |                2 |              5 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                               |                2 |              5 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst   |                3 |              5 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i0                                     |                                                                                                                                                                                                                                               |                1 |              5 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                 |                                                                                                                                                                                                                                               |                1 |              5 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/rst_ps7_0_20M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | nolabel_line124/rst_ps7_0_20M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                                                                             |                1 |              6 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_0                                                                                                             | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                     |                2 |              6 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth[5]_i_1_n_0                                                                                                                             | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                     |                2 |              6 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth[5]_i_1_n_0                                                                                                                   | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                     |                2 |              6 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_all_idle                                                                                                                                       | nolabel_line124/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |              7 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_awready_int_i_1_n_0                                                                                                                  |                4 |              7 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_all_idle                                                                                                                                       | nolabel_line124/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                               | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                     |                2 |              7 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                      | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                 |                3 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                               |                3 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                               |                3 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                            | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |                3 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                  | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_i_1_n_0                                                                                                             |                4 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i[23]                                                                                                                                            |                1 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                             | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                               |                3 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/reset                                                                                                                                |                3 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | p_0_in                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                               |                3 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                            | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |                3 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat1_out                                                                                                                        | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[7]_i_1_n_0                                                                                                   |                2 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_BUSY                                                                                      |                3 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                   | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                       |                4 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                |                                                                                                                                                                                                                                               |                1 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                     |                                                                                                                                                                                                                                               |                1 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[12]                                                                                                                                                                      | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]                                                                                                                                            |                4 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                4 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                               |                3 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[23]_i_1_n_0                                                                                           |                3 |              8 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat1_out                                                                                                                        | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                      |                2 |              8 |
|  nolabel_line225/adc_data_clk                        |                                                                                                                                                                                                                                                                    | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                             |                2 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst           |                5 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                    |                7 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1_n_0                                                                                                                                   | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |                4 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                    |                2 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                    |                3 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                                  | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst |                3 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                    |                4 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |                3 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0       | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst |                3 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                    |                2 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                    |                4 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |                3 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                    |                3 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/S_AXI_WREADY                                                                                                                                     | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                     |                4 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                    |                2 |              9 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                      |                5 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                      |                4 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[5].sig_input_data_reg_reg[5]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                      |                2 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                      |                2 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                      |                3 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                      |                2 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[7].sig_input_data_reg_reg[7]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_1_n_0                                      |                2 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst |                5 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                5 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT         | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                           |                2 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT              | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                |                2 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/RAM_RD_EN                                                                                           | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_BUSY                                                                                      |                3 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                           |                3 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[11]_i_1_n_0                                                                                                                                          | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/Sng_BRAM_Addr_Rst                                                                                                                                 |                5 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                     | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                |                3 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i_i_1_n_0                                                                                                                                               |                4 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                      |                8 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                      |                6 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                      |                7 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                        | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                   |                2 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                   |                3 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                      |                3 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                      |                4 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                      |                2 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                      |                2 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                      |                3 |             10 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |                5 |             11 |
|  nolabel_line160/cfg_bram_clk                        | nolabel_line160/cfg_bram_addr[14]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                2 |             11 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                             | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                3 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                              | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                    |                6 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                   |                4 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int[11]_i_2_n_0                                                                                                                                                | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_rst                                                                                                                                      |                2 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[63]_i_1_n_0                                                             | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |                4 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[2]                                |                4 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                               |                3 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                               |                2 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]                           |                3 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                            |                                                                                                                                                                                                                                               |                2 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_fifo_rst                                                                                                                                      |                6 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                               |                4 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                  | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                             |                3 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                               |                3 |             12 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[12]                                                                                                                                                                      | nolabel_line124/axi_dma/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                4 |             13 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_i_1_n_0                                                                                                             |                9 |             13 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/S_READY                                                                                                                                                |                                                                                                                                                                                                                                               |                4 |             13 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | nolabel_line124/axi_dma/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                6 |             13 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                               |                4 |             13 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_re                                                                                                                                                           | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1_n_0                                                                                                    |                4 |             13 |
|  nolabel_line160/cfg_bram_clk                        | nolabel_line160/cfg_ctrl_idx[0]_i_2_n_0                                                                                                                                                                                                                            | nolabel_line160/cfg_ctrl_idx                                                                                                                                                                                                                  |                4 |             13 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                   | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                               |                5 |             13 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                               |                2 |             13 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/S_READY                                                                                                                                              |                                                                                                                                                                                                                                               |                2 |             13 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_re                                                                                                                                                           | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1_n_0                                                                                  |                5 |             13 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                          |                                                                                                                                                                                                                                               |                4 |             13 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                    | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/S_READY                                                                                                                                          |                                                                                                                                                                                                                                               |                4 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                   | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                5 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                               |                2 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                               |                6 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                7 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                               |                2 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                   | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                4 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                             |                                                                                                                                                                                                                                               |                6 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                    | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                3 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                    | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                3 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                    | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                    | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                2 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                    | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                3 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                    | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                3 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0       |                                                                                                                                                                                                                                               |                3 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst |                3 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                      |                                                                                                                                                                                                                                               |                2 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                    | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                4 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_re                                                                                                                                                           | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_i_1_n_0                                                                                                             |                5 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                   | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                4 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                   | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                6 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                   | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                3 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                   | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                3 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                   | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                5 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                   | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                3 |             14 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                     |                7 |             15 |
|  nolabel_line225/adc_data_clk                        | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                           | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_RST_I[1]                                                                                      |                2 |             15 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                           | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                       |                3 |             16 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                             | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[23]_i_1_n_0                                                                                                        |                4 |             16 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                               |                8 |             16 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |                4 |             16 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                       |                4 |             16 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready                                                                                                                           |                                                                                                                                                                                                                                               |                3 |             16 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                      | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |                8 |             17 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                               |               10 |             20 |
|  nolabel_line160/cfg_bram_clk                        |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                               |                7 |             20 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                   | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                               |                4 |             22 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst           |                6 |             23 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                                            | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst           |                6 |             23 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst   |                6 |             23 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_2_n_0         | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst   |                6 |             23 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[10]                                                                                                                                                                      | nolabel_line124/axi_dma/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |               10 |             24 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_wr_en_pf                                  |                                                                                                                                                                                                                                               |                3 |             24 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i[23]_i_1_n_0                                                                                                                                | nolabel_line124/axi_dma/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                6 |             24 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[23]_i_1_n_0                                                                                                                      | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                       |                6 |             24 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i_i_1_n_0                                                                                                                                               |               10 |             25 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                       |               13 |             27 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                       |                                                                                                                                                                                                                                               |                4 |             27 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |               17 |             27 |
|  nolabel_line160/cfg_bram_clk                        | nolabel_line160/cfg_bram_din[31]_i_2_n_0                                                                                                                                                                                                                           | nolabel_line160/cfg_bram_din[30]_i_1_n_0                                                                                                                                                                                                      |               10 |             28 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S_READY                                                                                                                                        |                                                                                                                                                                                                                                               |                8 |             28 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in                                                                                                                                         |                                                                                                                                                                                                                                               |                6 |             28 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                                                      |                                                                                                                                                                                                                                               |                4 |             28 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |                9 |             29 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |                4 |             29 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                  |                                                                                                                                                                                                                                               |                4 |             30 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1_n_0                                                                                  |                7 |             31 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                          |                6 |             31 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/S_READY                                                                                                                                        |                                                                                                                                                                                                                                               |                7 |             32 |
|  nolabel_line160/cfg_bram_clk                        | nolabel_line160/dummy1[31]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                               |                8 |             32 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[18]                                                                                                                                                                      | nolabel_line124/axi_dma/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                5 |             32 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                         | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_i_1_n_0                                                                                                             |                6 |             32 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[6]                                                                                                                                                                       | nolabel_line124/axi_dma/U0/I_RST_MODULE/m_axi_sg_aresetn                                                                                                                                                                                      |                8 |             32 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                          |                                                                                                                                                                                                                                               |               11 |             32 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | nolabel_line124/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               13 |             32 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                5 |             32 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |                8 |             32 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/p_1_in                                                                                                                                         |                                                                                                                                                                                                                                               |                7 |             32 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                               |                9 |             32 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                           | nolabel_line124/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                             |                8 |             32 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                         | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                     |                9 |             33 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                      | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |               11 |             33 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                         | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                6 |             33 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                         | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                     |                6 |             33 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                   | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                     |                8 |             33 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                       |               15 |             34 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                      | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                |               13 |             35 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                       |               11 |             36 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |               13 |             38 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                  |               13 |             40 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               16 |             44 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                              |                                                                                                                                                                                                                                               |                6 |             44 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                                                              |                                                                                                                                                                                                                                               |                6 |             44 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                           | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                       |               10 |             45 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/S_READY                                                                                                                                              |                                                                                                                                                                                                                                               |                9 |             45 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/S_READY                                                                                                                                              |                                                                                                                                                                                                                                               |               14 |             45 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                               |               13 |             45 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/S_READY                                                                                                                                          |                                                                                                                                                                                                                                               |               10 |             45 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                               |                9 |             45 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                               |               13 |             45 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                           | nolabel_line124/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                       |                8 |             46 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                  | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                7 |             47 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                  | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                7 |             47 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr02_out                                                                                        | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr0                                                                        |               12 |             48 |
|  nolabel_line225/adc_data_clk                        |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                               |               14 |             56 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_2_n_0                                                                                        | nolabel_line124/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                   |               12 |             57 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_2_n_0                                                                                        | nolabel_line124/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                   |               11 |             57 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                            | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |                9 |             58 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                            | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |               11 |             58 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[63]_i_1_n_0                                                             |                                                                                                                                                                                                                                               |               21 |             64 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                               |               16 |             64 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                               |               21 |             64 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                               |               18 |             64 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                                                            | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_BUSY                                                                                      |               15 |             64 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY                                                                                                                           | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                     |               16 |             66 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY                                                                                                                                     | nolabel_line124/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst_i_1_n_0                                                                                                                     |               20 |             67 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |               19 |             73 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_en                                                                                                                           | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |               23 |             73 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |               33 |             76 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |               23 |             78 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out[67]_i_1_n_0                                                                              | nolabel_line124/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/stream_rst                                                                                                                                             |               25 |             78 |
|  nolabel_line225/adc_data_clk                        | nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/RAM_WR_EN                                                                                           |                                                                                                                                                                                                                                               |               11 |             88 |
|  nolabel_line124/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                               |              182 |            444 |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


