{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678128750082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678128750082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 19:52:29 2023 " "Processing started: Mon Mar 06 19:52:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678128750082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678128750082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlViaPuertoSerie -c ControlViaPuertoSerie " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlViaPuertoSerie -c ControlViaPuertoSerie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678128750082 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678128750380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-behavioural " "Found design unit 1: uart_rx-behavioural" {  } { { "RX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/RX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750784 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "RX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/RX.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128750784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_1dot8432mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_1dot8432mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_1dot8432MHz-rtl " "Found design unit 1: PLL_1dot8432MHz-rtl" {  } { { "PLL_1dot8432MHz.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_1dot8432MHz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750787 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_1dot8432MHz " "Found entity 1: PLL_1dot8432MHz" {  } { { "PLL_1dot8432MHz.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_1dot8432MHz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128750787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_1dot8432mhz/pll_1dot8432mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_1dot8432mhz/pll_1dot8432mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_1dot8432MHz_0002 " "Found entity 1: PLL_1dot8432MHz_0002" {  } { { "PLL_1dot8432MHz/PLL_1dot8432MHz_0002.v" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_1dot8432MHz/PLL_1dot8432MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128750790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloquespruebacontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloquespruebacontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BloquesPruebaControl " "Found entity 1: BloquesPruebaControl" {  } { { "BloquesPruebaControl.bdf" "" { Schematic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/BloquesPruebaControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128750793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-behavioural " "Found design unit 1: uart_tx-behavioural" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750795 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128750795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750798 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128750798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sacavalorleds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_sacavalorleds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_sacaValorLeds-rtl " "Found design unit 1: PLL_sacaValorLeds-rtl" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750801 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_sacaValorLeds " "Found entity 1: PLL_sacaValorLeds" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128750801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BloquesPruebaControl " "Elaborating entity \"BloquesPruebaControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678128750840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst7 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst7\"" {  } { { "BloquesPruebaControl.bdf" "inst7" { Schematic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/BloquesPruebaControl.bdf" { { 376 976 1160 488 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750842 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in TX.vhd(89) " "VHDL Process Statement warning at TX.vhd(89): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678128750843 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state TX.vhd(65) " "VHDL Process Statement warning at TX.vhd(65): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678128750843 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.stop_bit TX.vhd(65) " "Inferred latch for \"next_state.stop_bit\" at TX.vhd(65)" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750843 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.send_data TX.vhd(65) " "Inferred latch for \"next_state.send_data\" at TX.vhd(65)" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750843 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start_bit TX.vhd(65) " "Inferred latch for \"next_state.start_bit\" at TX.vhd(65)" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750843 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.idle TX.vhd(65) " "Inferred latch for \"next_state.idle\" at TX.vhd(65)" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750843 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.reset_state TX.vhd(65) " "Inferred latch for \"next_state.reset_state\" at TX.vhd(65)" {  } { { "TX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/TX.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750843 "|BloquesPruebaControl|uart_tx:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst1\"" {  } { { "BloquesPruebaControl.bdf" "inst1" { Schematic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/BloquesPruebaControl.bdf" { { 208 248 512 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst1\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 576 " "Parameter \"clk0_multiply_by\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750881 ""}  } { { "PLL.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1678128750881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678128750938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678128750938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:inst\"" {  } { { "BloquesPruebaControl.bdf" "inst" { Schematic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/BloquesPruebaControl.bdf" { { 240 736 912 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_sacaValorLeds PLL_sacaValorLeds:inst6 " "Elaborating entity \"PLL_sacaValorLeds\" for hierarchy \"PLL_sacaValorLeds:inst6\"" {  } { { "BloquesPruebaControl.bdf" "inst6" { Schematic "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/BloquesPruebaControl.bdf" { { 240 1048 1240 352 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678128750946 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn PLL_sacaValorLeds.vhd(47) " "VHDL Process Statement warning at PLL_sacaValorLeds.vhd(47): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678128750947 "|PLL_sacaValorLeds"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut PLL_sacaValorLeds.vhd(30) " "VHDL Process Statement warning at PLL_sacaValorLeds.vhd(30): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678128750947 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[0\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750947 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[1\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750947 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[2\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750947 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[3\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750947 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[4\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750947 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[5\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750947 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[6\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750947 "|PLL_sacaValorLeds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] PLL_sacaValorLeds.vhd(30) " "Inferred latch for \"dataOut\[7\]\" at PLL_sacaValorLeds.vhd(30)" {  } { { "PLL_sacaValorLeds.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/PLL_sacaValorLeds.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678128750947 "|PLL_sacaValorLeds"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/RX.vhd" 39 -1 0 } } { "RX.vhd" "" { Text "C:/MIM/2022_2023/Rover/SimuladorPuertoSerieFPGA/ControlFPGA/RX.vhd" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1678128751461 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1678128751462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678128751572 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_1dot8432MHz " "Ignored assignments for entity \"PLL_1dot8432MHz\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128751691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128751691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128751691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128751691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128751691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128751691 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1678128751691 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_1dot8432MHz_0002 " "Ignored assignments for entity \"PLL_1dot8432MHz_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128751691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128751691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678128751691 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1678128751691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678128751806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678128751806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678128751847 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678128751847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678128751847 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1678128751847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678128751847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678128751869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 19:52:31 2023 " "Processing ended: Mon Mar 06 19:52:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678128751869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678128751869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678128751869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678128751869 ""}
