<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="TaskTopic" />
<meta name="DC.Title" content="Running Multi-core Simulation on a Gate-level Design" />
<meta name="abstract" content="Multi-core simulation supports running GLS designs with SDF annotation for Verilog/SystemVerilog designs. Delay annotations that lie within a single partition are fully supported." />
<meta name="description" content="Multi-core simulation supports running GLS designs with SDF annotation for Verilog/SystemVerilog designs. Delay annotations that lie within a single partition are fully supported." />
<meta name="prodname" content="Questa SIM Multi-Core Simulation User's Guide" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-10" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="questa_sim_multicore" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="none" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Multi-Core Simulation User’s Guide" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.060,doc.type.documentation.sys,product.id.P10467" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id99eb1216-a50d-4576-8b69-b5939680a9e8" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Running Multi-core Simulation on a Gate-level Design</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Running Multi-core Simulation on a Gate-level Design" />
<meta name="attributes" content="product.version.2020.4,sort.order.060,doc.type.documentation.sys,product.id.P10467" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id99eb1216-a50d-4576-8b69-b5939680a9e8">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Running Multi-core Simulation on a Gate-level Design</h1>
<div class="body taskbody TaskBody"><div class="abstract TaskAbstract"><span class="shortdesc">Multi-core
simulation supports running GLS designs with SDF annotation for
Verilog/SystemVerilog designs. Delay annotations that lie within
a single partition are fully supported.</span>
</div>
<div class="section Restrictions"><h2 class="title Subheading sectiontitle">Restrictions and Limitations</h2><p class="p">To implement
multi-source delay annotation across partitions, specify the +multisource_int_delays
argument with the vsim command. This argument has the following limitations:</p>
<ul class="ul"><li class="li" id="id99eb1216-a50d-4576-8b69-b5939680a9e8__idfe9cf882-81ca-4e0f-90a6-7be75c607253"><p class="p">It works
only for Verilog or SystemVerilog cells (this does not apply to
VITAL). </p>
</li>
<li class="li" id="id99eb1216-a50d-4576-8b69-b5939680a9e8__id19648333-ebea-4099-a048-17804aafe781"><p class="p">The multi-core
simulator does not support partition-specific SDF files. </p>
</li>
</ul>
</div>
<div class="section prereq Prerequisites p"><div class="tasklabel"><h2 class="sectiontitle tasklabel">Prerequisites</h2></div><ul class="ul"><li class="li" id="id99eb1216-a50d-4576-8b69-b5939680a9e8__idb39832d8-81b2-4d68-9fec-bc6b535de514"><p class="p">Compile
the design with the vcom or vlog command (<a class="xref fm:HeadingOnly" href="TaskTop_CompilingConventionalSimulation_id9748471f.html#id9748471f-e417-4302-9fce-522bd0a91fae__TaskTop_CompilingConventionalSimulation_id9748471f.xml#id9748471f-e417-4302-9fce-522bd0a91fae" title="To begin multi-core simulation, compile your design with either the vcom or the vlog command. Invoke either command from within the Questa SIM GUI or from the command prompt of your operating system.">Compiling for Conventional Simulation</a>). </p>
</li>
<li class="li" id="id99eb1216-a50d-4576-8b69-b5939680a9e8__id5fcc0baf-f772-4cd0-ab65-562298ba0a44"><p class="p">Compile
the design with the mc2com command (<a class="xref fm:HeadingOnly" href="Contain_MulticoreCompilationPartitionsAnalysisOptimization_idb8936446.html#idb8936446-4f61-4a40-8303-b71f4e27a54d__Contain_MulticoreCompilationPartitionsAnalysisOptimization_idb8936446.xml#idb8936446-4f61-4a40-8303-b71f4e27a54d" title="To compile for multi-core simulation, use the mc2com command to partition the design. You can also use arguments for this command to analyze and optimize the partition.">Multi‑core Compilation: Partitions, Analysis, and Optimization</a>) or you have access to a partition
file for the design. </p>
</li>
</ul>
</div>
<div class="tasklabel"><h2 class="sectiontitle tasklabel">Procedure</h2></div><div class="li step p" id="id99eb1216-a50d-4576-8b69-b5939680a9e8__ide90894eb-07e0-4045-a947-bb4e20ebe24e"><span class="ph cmd">Run the vsim command for multi-core
simulation with the +multisource_int_delays argument. </span></div>
<div class="section result"><div class="tasklabel"><h2 class="sectiontitle tasklabel">Results</h2></div><p class="p">Multi-source delay annotation is applied
across the current partitions. </p>
</div>
<div class="section Examples" id="id99eb1216-a50d-4576-8b69-b5939680a9e8__iddea7ea42-dfb2-4fbf-9dae-4081a7fb5d9c"><h2 class="title Subheading sectiontitle">Examples</h2><ul class="ul"><li class="li" id="id99eb1216-a50d-4576-8b69-b5939680a9e8__id234efdb6-c9de-4c91-a60e-d2ff3285b164"><p class="p">The vsim command with +multisource_int_delays
argument: </p>
<p class="lines ApplCommand">vsim -mc2 top +multisource_int_delays -sdfmin /top=test.sdf  -mc2vsimargs=master "-do master.do" -mc2vsimargs=p1 "-do p1.do"</p>
</li>
</ul>
<ul class="ul"><li class="li" id="id99eb1216-a50d-4576-8b69-b5939680a9e8__id530215d1-c59e-4c9b-b248-72ed9869edc5"><p class="p">The following
usage is invalid because the multi-core simulator does not support
partition-specific SDF files (refer to the Restrictions and Limitations above):</p>
<p class="lines ApplCommand">vsim -mc2 top +multisource_int_delays  -mc2vsimargs=master "-sdfmin /top=test.sdf -do master.do"  -mc2vsimargs=p1 "-sdfmin /top=test.sdf -do p1.do" </p>
</li>
</ul>
<ul class="ul"><li class="li" id="id99eb1216-a50d-4576-8b69-b5939680a9e8__ida3bef422-370f-4ff0-97bd-46ff5a203693"><p class="p">Note that you can still provide
partition-specific SDF files without using the +multisource_int_delays
argument. So the following vsim command is valid:</p>
<p class="lines ApplCommand">vsim -mc2 top  -mc2vsimargs=master "-sdfmin /top=test.sdf -do master.do"  -mc2vsimargs=p1 "-sdfmin /top=test.sdf -do p1.do" </p>
</li>
</ul>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_HowPerformMultiCoreSimulation_idc049f316.html" title="Running Questa SIM multi‑core simulation consists of using three Questa SIM commands, plus an optional fourth command that you can use to analyze simulation results. Arguments for each command enable you to make modifications to the simulation procedure.">How to Perform Multi-Core Simulation</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_multicore"
                DocTitle = "Questa® SIM Multi-Core Simulation User’s Guide"
                PageTitle = "Running Multi-core Simulation on a Gate-level Design"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/TaskTop_RunningMultiCoreSimulationOnGateLevelDesign_id99eb1216.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Multi-Core Simulation User’s Guide Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>