// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "06/10/2024 00:59:40"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module System (
	count_debug,
	clk,
	sensor_in,
	sensor_out,
	Led_in,
	Led_out,
	out_servo_in,
	out_servo_out,
	LCD_E,
	LCD_RS,
	LCD_RW,
	LCD_data);
output 	[6:0] count_debug;
input 	clk;
input 	sensor_in;
input 	sensor_out;
output 	Led_in;
output 	Led_out;
output 	out_servo_in;
output 	out_servo_out;
output 	LCD_E;
output 	LCD_RS;
output 	LCD_RW;
output 	[7:0] LCD_data;

// Design Ports Information
// count_debug[0]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// count_debug[1]	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// count_debug[2]	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// count_debug[3]	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// count_debug[4]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// count_debug[5]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// count_debug[6]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Led_in	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Led_out	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// out_servo_in	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// out_servo_out	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_E	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_RS	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_RW	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_data[0]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_data[1]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_data[2]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_data[3]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_data[4]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_data[5]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_data[6]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_data[7]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sensor_out	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sensor_in	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \B5|chuc[0]~4_cout ;
wire \B5|chuc[0]~9_cout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ;
wire \B5|chuc[0]~14_cout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ;
wire \B5|chuc[0]~19_cout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \clk~combout ;
wire \B1|Add0~15_combout ;
wire \B1|Add0~12 ;
wire \B1|Add0~12COUT1_88 ;
wire \B1|Add0~5_combout ;
wire \B1|Add0~17 ;
wire \B1|Add0~17COUT1_90 ;
wire \B1|Add0~0_combout ;
wire \B1|Add0~2 ;
wire \B1|Add0~2COUT1_92 ;
wire \B1|Add0~30_combout ;
wire \B1|Add0~25_combout ;
wire \B1|Add0~32 ;
wire \B1|Add0~32COUT1_94 ;
wire \B1|Add0~20_combout ;
wire \B1|Add0~22 ;
wire \B1|Add0~22COUT1_96 ;
wire \B1|Add0~37 ;
wire \B1|Add0~27 ;
wire \B1|Add0~27COUT1_98 ;
wire \B1|Add0~40_combout ;
wire \B1|Add0~42 ;
wire \B1|Add0~42COUT1_100 ;
wire \B1|Add0~45_combout ;
wire \B1|Add0~47 ;
wire \B1|Add0~47COUT1_102 ;
wire \B1|Add0~50_combout ;
wire \B1|Add0~52 ;
wire \B1|Add0~52COUT1_104 ;
wire \B1|Add0~55_combout ;
wire \B1|Add0~57 ;
wire \B1|Add0~70_combout ;
wire \B1|Equal0~2 ;
wire \B1|Add0~72 ;
wire \B1|Add0~72COUT1_106 ;
wire \B1|Add0~60_combout ;
wire \B1|Add0~62 ;
wire \B1|Add0~62COUT1_108 ;
wire \B1|Add0~65_combout ;
wire \B1|Equal0~3 ;
wire \B1|Equal0~0 ;
wire \B1|Add0~10_combout ;
wire \B1|Add0~7 ;
wire \B1|Add0~35_combout ;
wire \B1|Equal0~1 ;
wire \B1|temp~regout ;
wire \sensor_out~combout ;
wire \B0|sig_out~regout ;
wire \B0|st_out.delay_out~regout ;
wire \B0|Add2~35_combout ;
wire \B0|Add2~37 ;
wire \B0|Add2~37COUT1_65 ;
wire \B0|Add2~30_combout ;
wire \B0|Add2~32 ;
wire \B0|Add2~32COUT1_67 ;
wire \B0|Add2~15_combout ;
wire \B0|Add2~17 ;
wire \B0|Add2~17COUT1_69 ;
wire \B0|Add2~10_combout ;
wire \B0|Add2~12 ;
wire \B0|Add2~12COUT1_71 ;
wire \B0|Add2~0_combout ;
wire \B0|Add2~2 ;
wire \B0|Add2~5_combout ;
wire \B0|Add2~7 ;
wire \B0|Add2~7COUT1_73 ;
wire \B0|Add2~20_combout ;
wire \B0|Add2~22 ;
wire \B0|Add2~22COUT1_75 ;
wire \B0|Add2~25_combout ;
wire \B0|Equal1~1_combout ;
wire \B0|Add2~27 ;
wire \B0|Add2~27COUT1_77 ;
wire \B0|Add2~40_combout ;
wire \B0|Add2~42 ;
wire \B0|Add2~42COUT1_79 ;
wire \B0|Add2~45_combout ;
wire \B0|Add2~47 ;
wire \B0|Add2~50_combout ;
wire \B0|Equal1~2_combout ;
wire \B0|Equal1~0_combout ;
wire \B0|Equal1~3_combout ;
wire \B0|st_out.waiting_out~regout ;
wire \B0|st_out.countdown~regout ;
wire \sensor_in~combout ;
wire \B0|sig_in~regout ;
wire \B0|st_in.waiting_in~regout ;
wire \B0|st_in.delay_in~regout ;
wire \B0|st_in~9_combout ;
wire \B0|Add0~0_combout ;
wire \B0|Add0~2 ;
wire \B0|Add0~2COUT1_65 ;
wire \B0|Add0~5_combout ;
wire \B0|Add0~7 ;
wire \B0|Add0~7COUT1_67 ;
wire \B0|Add0~10_combout ;
wire \B0|Add0~12 ;
wire \B0|Add0~12COUT1_69 ;
wire \B0|Add0~15_combout ;
wire \B0|Add0~17 ;
wire \B0|Add0~17COUT1_71 ;
wire \B0|Add0~20_combout ;
wire \B0|Add0~22 ;
wire \B0|Add0~35_combout ;
wire \B0|Add0~37 ;
wire \B0|Add0~37COUT1_73 ;
wire \B0|Add0~25_combout ;
wire \B0|Add0~27 ;
wire \B0|Add0~27COUT1_75 ;
wire \B0|Add0~30_combout ;
wire \B0|Add0~32 ;
wire \B0|Add0~32COUT1_77 ;
wire \B0|Add0~40_combout ;
wire \B0|Add0~42 ;
wire \B0|Add0~42COUT1_79 ;
wire \B0|Add0~45_combout ;
wire \B0|Add0~47 ;
wire \B0|Add0~50_combout ;
wire \B0|Equal0~2_combout ;
wire \B0|Equal0~1_combout ;
wire \B0|Equal0~0_combout ;
wire \B0|Equal0~3_combout ;
wire \B0|st_in.countup~regout ;
wire \B0|count_car_temp[2]~14_combout ;
wire \B0|count_car_temp[0]~1 ;
wire \B0|count_car_temp[0]~1COUT1_22 ;
wire \B0|count_car_temp[1]~3 ;
wire \B0|count_car_temp[1]~3COUT1_24 ;
wire \B0|count_car_temp[2]~5 ;
wire \B0|count_car_temp[2]~5COUT1_26 ;
wire \B0|count_car_temp[3]~7 ;
wire \B0|count_car_temp[4]~9 ;
wire \B0|count_car_temp[4]~9COUT1_28 ;
wire \B0|count_car_temp[5]~11 ;
wire \B0|count_car_temp[5]~11COUT1_30 ;
wire \B4|led_in~regout ;
wire \B4|led_out~regout ;
wire \B3|Add0~0_combout ;
wire \B2|Add0~0 ;
wire \B2|Add0~3 ;
wire \B2|Equal0~0_combout ;
wire \B2|Add0~2_combout ;
wire \B2|Add0~1_combout ;
wire \B2|LessThan0~0_combout ;
wire \B2|PWM_Servo_In~regout ;
wire \B3|Add0~2 ;
wire \B3|Add0~2COUT1_25 ;
wire \B3|Add0~7 ;
wire \B3|Add0~7COUT1_27 ;
wire \B3|Add0~12 ;
wire \B3|Add0~12COUT1_29 ;
wire \B3|Add0~15_combout ;
wire \B3|Add0~10_combout ;
wire \B3|LessThan0~0_combout ;
wire \B3|Add0~5_combout ;
wire \B3|PWM_Servo_Out~regout ;
wire \B6|st~2_combout ;
wire \B6|Equal7~0_combout ;
wire \B6|index[3]~0_combout ;
wire \B6|command[0]~0_combout ;
wire \B6|LessThan2~1_combout ;
wire \B6|command[3]~4_combout ;
wire \B6|Equal8~0_combout ;
wire \B6|st~1_combout ;
wire \B6|st~regout ;
wire \B6|st~0_combout ;
wire \B6|EN~regout ;
wire \B6|RS~regout ;
wire \B6|LessThan2~0_combout ;
wire \B6|Selector11~2_combout ;
wire \B6|Selector9~0_combout ;
wire \B6|Selector11~0 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_29 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_31 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_33 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_35 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[16]~3_combout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_43 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_35 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[18]~11_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[18]~10_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[17]~16_combout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[17]~17_combout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_37 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_39 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_41 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[23]~8_combout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[23]~9_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[22]~5_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[21]~12_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[21]~13_combout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_43 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_35 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_37 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_39 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_41 ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[28]~1_combout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[28]~2_combout ;
wire \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[27]~6_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[26]~15_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[26]~14_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[25]~19_combout ;
wire \B5|Div0|auto_generated|divider|divider|StageOut[25]~18_combout ;
wire \B5|chuc[0]~19COUT0_39 ;
wire \B5|chuc[0]~19COUT1_40 ;
wire \B5|chuc[0]~14COUT0_42 ;
wire \B5|chuc[0]~14COUT1_43 ;
wire \B5|chuc[0]~9COUT0_45 ;
wire \B5|chuc[0]~9COUT1_46 ;
wire \B5|chuc[0]~4COUT0_48 ;
wire \B5|chuc[0]~4COUT1_49 ;
wire \B6|Selector6~0_combout ;
wire \B6|Selector11~1 ;
wire \B6|Selector10~0_combout ;
wire \B6|Selector10~1 ;
wire \B6|Selector10~2 ;
wire \B6|Equal5~0_combout ;
wire \B6|Selector9~1_combout ;
wire \B5|donvi[1]~1 ;
wire \B5|donvi[1]~1COUT1_11 ;
wire \B6|Selector9~2 ;
wire \B6|Selector9~3 ;
wire \B5|Add0~0_combout ;
wire \B5|donvi[2]~3 ;
wire \B5|donvi[2]~3COUT1_13 ;
wire \B6|Selector8~2 ;
wire \B6|Selector8~1 ;
wire \B6|Equal4~0_combout ;
wire \B6|Selector8~0_combout ;
wire \B6|Selector5~0_combout ;
wire \B6|Equal4~1_combout ;
wire \B6|Selector7~0_combout ;
wire \B6|Mux2~0_combout ;
wire \B6|Selector6~1_combout ;
wire \B6|Equal6~0_combout ;
wire [3:0] \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella ;
wire [4:0] \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella ;
wire [4:0] \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella ;
wire [3:0] \B5|chuc ;
wire [10:0] \B0|counter1 ;
wire [6:0] \B0|count_car_temp ;
wire [3:0] \B6|index ;
wire [4:0] \B2|counter ;
wire [10:0] \B0|counter2 ;
wire [7:0] \B5|donvi_ascii ;
wire [14:0] \B1|counter ;
wire [3:0] \B6|command ;
wire [7:0] \B5|chuc_ascii ;
wire [2:0] \B6|count ;
wire [7:0] \B6|data_out ;
wire [3:0] \B5|donvi ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \B1|Add0~15 (
// Equation(s):
// \B1|Add0~15_combout  = (\B1|counter [2] $ ((!\B1|Add0~7 )))
// \B1|Add0~17  = CARRY(((\B1|counter [2] & !\B1|Add0~7 )))
// \B1|Add0~17COUT1_90  = CARRY(((\B1|counter [2] & !\B1|Add0~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B1|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\B1|Add0~17 ),
	.cout1(\B1|Add0~17COUT1_90 ));
// synopsys translate_off
defparam \B1|Add0~15 .cin_used = "true";
defparam \B1|Add0~15 .lut_mask = "c30c";
defparam \B1|Add0~15 .operation_mode = "arithmetic";
defparam \B1|Add0~15 .output_mode = "comb_only";
defparam \B1|Add0~15 .register_cascade_mode = "off";
defparam \B1|Add0~15 .sum_lutc_input = "cin";
defparam \B1|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell \B1|counter[2] (
// Equation(s):
// \B1|counter [2] = DFFEAS((((\B1|Add0~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B1|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B1|counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[2] .lut_mask = "ff00";
defparam \B1|counter[2] .operation_mode = "normal";
defparam \B1|counter[2] .output_mode = "reg_only";
defparam \B1|counter[2] .register_cascade_mode = "off";
defparam \B1|counter[2] .sum_lutc_input = "datac";
defparam \B1|counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \B1|Add0~10 (
// Equation(s):
// \B1|Add0~10_combout  = (!\B1|counter [0])
// \B1|Add0~12  = CARRY((\B1|counter [0]))
// \B1|Add0~12COUT1_88  = CARRY((\B1|counter [0]))

	.clk(gnd),
	.dataa(\B1|counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\B1|Add0~12 ),
	.cout1(\B1|Add0~12COUT1_88 ));
// synopsys translate_off
defparam \B1|Add0~10 .lut_mask = "55aa";
defparam \B1|Add0~10 .operation_mode = "arithmetic";
defparam \B1|Add0~10 .output_mode = "comb_only";
defparam \B1|Add0~10 .register_cascade_mode = "off";
defparam \B1|Add0~10 .sum_lutc_input = "datac";
defparam \B1|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \B1|Add0~5 (
// Equation(s):
// \B1|Add0~5_combout  = \B1|counter [1] $ ((((\B1|Add0~12 ))))
// \B1|Add0~7  = CARRY(((!\B1|Add0~12COUT1_88 )) # (!\B1|counter [1]))

	.clk(gnd),
	.dataa(\B1|counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B1|Add0~12 ),
	.cin1(\B1|Add0~12COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~5_combout ),
	.regout(),
	.cout(\B1|Add0~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|Add0~5 .cin0_used = "true";
defparam \B1|Add0~5 .cin1_used = "true";
defparam \B1|Add0~5 .lut_mask = "5a5f";
defparam \B1|Add0~5 .operation_mode = "arithmetic";
defparam \B1|Add0~5 .output_mode = "comb_only";
defparam \B1|Add0~5 .register_cascade_mode = "off";
defparam \B1|Add0~5 .sum_lutc_input = "cin";
defparam \B1|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \B1|Add0~0 (
// Equation(s):
// \B1|Add0~0_combout  = (\B1|counter [3] $ (((!\B1|Add0~7  & \B1|Add0~17 ) # (\B1|Add0~7  & \B1|Add0~17COUT1_90 ))))
// \B1|Add0~2  = CARRY(((!\B1|Add0~17 ) # (!\B1|counter [3])))
// \B1|Add0~2COUT1_92  = CARRY(((!\B1|Add0~17COUT1_90 ) # (!\B1|counter [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B1|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~7 ),
	.cin0(\B1|Add0~17 ),
	.cin1(\B1|Add0~17COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\B1|Add0~2 ),
	.cout1(\B1|Add0~2COUT1_92 ));
// synopsys translate_off
defparam \B1|Add0~0 .cin0_used = "true";
defparam \B1|Add0~0 .cin1_used = "true";
defparam \B1|Add0~0 .cin_used = "true";
defparam \B1|Add0~0 .lut_mask = "3c3f";
defparam \B1|Add0~0 .operation_mode = "arithmetic";
defparam \B1|Add0~0 .output_mode = "comb_only";
defparam \B1|Add0~0 .register_cascade_mode = "off";
defparam \B1|Add0~0 .sum_lutc_input = "cin";
defparam \B1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \B1|Add0~30 (
// Equation(s):
// \B1|Add0~30_combout  = \B1|counter [4] $ ((((!(!\B1|Add0~7  & \B1|Add0~2 ) # (\B1|Add0~7  & \B1|Add0~2COUT1_92 )))))
// \B1|Add0~32  = CARRY((\B1|counter [4] & ((!\B1|Add0~2 ))))
// \B1|Add0~32COUT1_94  = CARRY((\B1|counter [4] & ((!\B1|Add0~2COUT1_92 ))))

	.clk(gnd),
	.dataa(\B1|counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~7 ),
	.cin0(\B1|Add0~2 ),
	.cin1(\B1|Add0~2COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\B1|Add0~32 ),
	.cout1(\B1|Add0~32COUT1_94 ));
// synopsys translate_off
defparam \B1|Add0~30 .cin0_used = "true";
defparam \B1|Add0~30 .cin1_used = "true";
defparam \B1|Add0~30 .cin_used = "true";
defparam \B1|Add0~30 .lut_mask = "a50a";
defparam \B1|Add0~30 .operation_mode = "arithmetic";
defparam \B1|Add0~30 .output_mode = "comb_only";
defparam \B1|Add0~30 .register_cascade_mode = "off";
defparam \B1|Add0~30 .sum_lutc_input = "cin";
defparam \B1|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \B1|Add0~25 (
// Equation(s):
// \B1|Add0~25_combout  = (\B1|counter [7] $ ((\B1|Add0~37 )))
// \B1|Add0~27  = CARRY(((!\B1|Add0~37 ) # (!\B1|counter [7])))
// \B1|Add0~27COUT1_98  = CARRY(((!\B1|Add0~37 ) # (!\B1|counter [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B1|counter [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\B1|Add0~27 ),
	.cout1(\B1|Add0~27COUT1_98 ));
// synopsys translate_off
defparam \B1|Add0~25 .cin_used = "true";
defparam \B1|Add0~25 .lut_mask = "3c3f";
defparam \B1|Add0~25 .operation_mode = "arithmetic";
defparam \B1|Add0~25 .output_mode = "comb_only";
defparam \B1|Add0~25 .register_cascade_mode = "off";
defparam \B1|Add0~25 .sum_lutc_input = "cin";
defparam \B1|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \B1|counter[7] (
// Equation(s):
// \B1|counter [7] = DFFEAS((\B1|Add0~25_combout  & (((!\B1|Equal0~1 ) # (!\B1|Equal0~3 )) # (!\B1|Equal0~0 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\B1|Equal0~0 ),
	.datab(\B1|Add0~25_combout ),
	.datac(\B1|Equal0~3 ),
	.datad(\B1|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B1|counter [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[7] .lut_mask = "4ccc";
defparam \B1|counter[7] .operation_mode = "normal";
defparam \B1|counter[7] .output_mode = "reg_only";
defparam \B1|counter[7] .register_cascade_mode = "off";
defparam \B1|counter[7] .sum_lutc_input = "datac";
defparam \B1|counter[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N1
maxii_lcell \B1|counter[4] (
// Equation(s):
// \B1|Equal0~1  = (!\B1|counter [6] & (\B1|counter [5] & (!C1_counter[4] & \B1|counter [7])))
// \B1|counter [4] = DFFEAS(\B1|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \B1|Add0~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\B1|counter [6]),
	.datab(\B1|counter [5]),
	.datac(\B1|Add0~30_combout ),
	.datad(\B1|counter [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Equal0~1 ),
	.regout(\B1|counter [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[4] .lut_mask = "0400";
defparam \B1|counter[4] .operation_mode = "normal";
defparam \B1|counter[4] .output_mode = "reg_and_comb";
defparam \B1|counter[4] .register_cascade_mode = "off";
defparam \B1|counter[4] .sum_lutc_input = "qfbk";
defparam \B1|counter[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \B1|Add0~20 (
// Equation(s):
// \B1|Add0~20_combout  = \B1|counter [5] $ (((((!\B1|Add0~7  & \B1|Add0~32 ) # (\B1|Add0~7  & \B1|Add0~32COUT1_94 )))))
// \B1|Add0~22  = CARRY(((!\B1|Add0~32 )) # (!\B1|counter [5]))
// \B1|Add0~22COUT1_96  = CARRY(((!\B1|Add0~32COUT1_94 )) # (!\B1|counter [5]))

	.clk(gnd),
	.dataa(\B1|counter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~7 ),
	.cin0(\B1|Add0~32 ),
	.cin1(\B1|Add0~32COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\B1|Add0~22 ),
	.cout1(\B1|Add0~22COUT1_96 ));
// synopsys translate_off
defparam \B1|Add0~20 .cin0_used = "true";
defparam \B1|Add0~20 .cin1_used = "true";
defparam \B1|Add0~20 .cin_used = "true";
defparam \B1|Add0~20 .lut_mask = "5a5f";
defparam \B1|Add0~20 .operation_mode = "arithmetic";
defparam \B1|Add0~20 .output_mode = "comb_only";
defparam \B1|Add0~20 .register_cascade_mode = "off";
defparam \B1|Add0~20 .sum_lutc_input = "cin";
defparam \B1|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N9
maxii_lcell \B1|counter[5] (
// Equation(s):
// \B1|counter [5] = DFFEAS((\B1|Add0~20_combout  & (((!\B1|Equal0~3 ) # (!\B1|Equal0~0 )) # (!\B1|Equal0~1 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\B1|Equal0~1 ),
	.datab(\B1|Add0~20_combout ),
	.datac(\B1|Equal0~0 ),
	.datad(\B1|Equal0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B1|counter [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[5] .lut_mask = "4ccc";
defparam \B1|counter[5] .operation_mode = "normal";
defparam \B1|counter[5] .output_mode = "reg_only";
defparam \B1|counter[5] .register_cascade_mode = "off";
defparam \B1|counter[5] .sum_lutc_input = "datac";
defparam \B1|counter[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \B1|Add0~35 (
// Equation(s):
// \B1|Add0~35_combout  = (\B1|counter [6] $ ((!(!\B1|Add0~7  & \B1|Add0~22 ) # (\B1|Add0~7  & \B1|Add0~22COUT1_96 ))))
// \B1|Add0~37  = CARRY(((\B1|counter [6] & !\B1|Add0~22COUT1_96 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B1|counter [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~7 ),
	.cin0(\B1|Add0~22 ),
	.cin1(\B1|Add0~22COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~35_combout ),
	.regout(),
	.cout(\B1|Add0~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|Add0~35 .cin0_used = "true";
defparam \B1|Add0~35 .cin1_used = "true";
defparam \B1|Add0~35 .cin_used = "true";
defparam \B1|Add0~35 .lut_mask = "c30c";
defparam \B1|Add0~35 .operation_mode = "arithmetic";
defparam \B1|Add0~35 .output_mode = "comb_only";
defparam \B1|Add0~35 .register_cascade_mode = "off";
defparam \B1|Add0~35 .sum_lutc_input = "cin";
defparam \B1|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \B1|Add0~40 (
// Equation(s):
// \B1|Add0~40_combout  = (\B1|counter [8] $ ((!(!\B1|Add0~37  & \B1|Add0~27 ) # (\B1|Add0~37  & \B1|Add0~27COUT1_98 ))))
// \B1|Add0~42  = CARRY(((\B1|counter [8] & !\B1|Add0~27 )))
// \B1|Add0~42COUT1_100  = CARRY(((\B1|counter [8] & !\B1|Add0~27COUT1_98 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B1|counter [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~37 ),
	.cin0(\B1|Add0~27 ),
	.cin1(\B1|Add0~27COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\B1|Add0~42 ),
	.cout1(\B1|Add0~42COUT1_100 ));
// synopsys translate_off
defparam \B1|Add0~40 .cin0_used = "true";
defparam \B1|Add0~40 .cin1_used = "true";
defparam \B1|Add0~40 .cin_used = "true";
defparam \B1|Add0~40 .lut_mask = "c30c";
defparam \B1|Add0~40 .operation_mode = "arithmetic";
defparam \B1|Add0~40 .output_mode = "comb_only";
defparam \B1|Add0~40 .register_cascade_mode = "off";
defparam \B1|Add0~40 .sum_lutc_input = "cin";
defparam \B1|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \B1|counter[8] (
// Equation(s):
// \B1|counter [8] = DFFEAS((\B1|Add0~40_combout  & (((!\B1|Equal0~3 ) # (!\B1|Equal0~1 )) # (!\B1|Equal0~0 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\B1|Equal0~0 ),
	.datab(\B1|Equal0~1 ),
	.datac(\B1|Equal0~3 ),
	.datad(\B1|Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B1|counter [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[8] .lut_mask = "7f00";
defparam \B1|counter[8] .operation_mode = "normal";
defparam \B1|counter[8] .output_mode = "reg_only";
defparam \B1|counter[8] .register_cascade_mode = "off";
defparam \B1|counter[8] .sum_lutc_input = "datac";
defparam \B1|counter[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \B1|Add0~45 (
// Equation(s):
// \B1|Add0~45_combout  = (\B1|counter [9] $ (((!\B1|Add0~37  & \B1|Add0~42 ) # (\B1|Add0~37  & \B1|Add0~42COUT1_100 ))))
// \B1|Add0~47  = CARRY(((!\B1|Add0~42 ) # (!\B1|counter [9])))
// \B1|Add0~47COUT1_102  = CARRY(((!\B1|Add0~42COUT1_100 ) # (!\B1|counter [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B1|counter [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~37 ),
	.cin0(\B1|Add0~42 ),
	.cin1(\B1|Add0~42COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\B1|Add0~47 ),
	.cout1(\B1|Add0~47COUT1_102 ));
// synopsys translate_off
defparam \B1|Add0~45 .cin0_used = "true";
defparam \B1|Add0~45 .cin1_used = "true";
defparam \B1|Add0~45 .cin_used = "true";
defparam \B1|Add0~45 .lut_mask = "3c3f";
defparam \B1|Add0~45 .operation_mode = "arithmetic";
defparam \B1|Add0~45 .output_mode = "comb_only";
defparam \B1|Add0~45 .register_cascade_mode = "off";
defparam \B1|Add0~45 .sum_lutc_input = "cin";
defparam \B1|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \B1|counter[9] (
// Equation(s):
// \B1|Equal0~2  = (!\B1|counter [10] & (!\B1|counter [11] & (!C1_counter[9] & \B1|counter [8])))
// \B1|counter [9] = DFFEAS(\B1|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \B1|Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\B1|counter [10]),
	.datab(\B1|counter [11]),
	.datac(\B1|Add0~45_combout ),
	.datad(\B1|counter [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Equal0~2 ),
	.regout(\B1|counter [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[9] .lut_mask = "0100";
defparam \B1|counter[9] .operation_mode = "normal";
defparam \B1|counter[9] .output_mode = "reg_and_comb";
defparam \B1|counter[9] .register_cascade_mode = "off";
defparam \B1|counter[9] .sum_lutc_input = "qfbk";
defparam \B1|counter[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \B1|Add0~50 (
// Equation(s):
// \B1|Add0~50_combout  = (\B1|counter [10] $ ((!(!\B1|Add0~37  & \B1|Add0~47 ) # (\B1|Add0~37  & \B1|Add0~47COUT1_102 ))))
// \B1|Add0~52  = CARRY(((\B1|counter [10] & !\B1|Add0~47 )))
// \B1|Add0~52COUT1_104  = CARRY(((\B1|counter [10] & !\B1|Add0~47COUT1_102 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B1|counter [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~37 ),
	.cin0(\B1|Add0~47 ),
	.cin1(\B1|Add0~47COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\B1|Add0~52 ),
	.cout1(\B1|Add0~52COUT1_104 ));
// synopsys translate_off
defparam \B1|Add0~50 .cin0_used = "true";
defparam \B1|Add0~50 .cin1_used = "true";
defparam \B1|Add0~50 .cin_used = "true";
defparam \B1|Add0~50 .lut_mask = "c30c";
defparam \B1|Add0~50 .operation_mode = "arithmetic";
defparam \B1|Add0~50 .output_mode = "comb_only";
defparam \B1|Add0~50 .register_cascade_mode = "off";
defparam \B1|Add0~50 .sum_lutc_input = "cin";
defparam \B1|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \B1|counter[10] (
// Equation(s):
// \B1|counter [10] = DFFEAS((((\B1|Add0~50_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B1|Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B1|counter [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[10] .lut_mask = "ff00";
defparam \B1|counter[10] .operation_mode = "normal";
defparam \B1|counter[10] .output_mode = "reg_only";
defparam \B1|counter[10] .register_cascade_mode = "off";
defparam \B1|counter[10] .sum_lutc_input = "datac";
defparam \B1|counter[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \B1|Add0~55 (
// Equation(s):
// \B1|Add0~55_combout  = (\B1|counter [11] $ (((!\B1|Add0~37  & \B1|Add0~52 ) # (\B1|Add0~37  & \B1|Add0~52COUT1_104 ))))
// \B1|Add0~57  = CARRY(((!\B1|Add0~52COUT1_104 ) # (!\B1|counter [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B1|counter [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~37 ),
	.cin0(\B1|Add0~52 ),
	.cin1(\B1|Add0~52COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~55_combout ),
	.regout(),
	.cout(\B1|Add0~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|Add0~55 .cin0_used = "true";
defparam \B1|Add0~55 .cin1_used = "true";
defparam \B1|Add0~55 .cin_used = "true";
defparam \B1|Add0~55 .lut_mask = "3c3f";
defparam \B1|Add0~55 .operation_mode = "arithmetic";
defparam \B1|Add0~55 .output_mode = "comb_only";
defparam \B1|Add0~55 .register_cascade_mode = "off";
defparam \B1|Add0~55 .sum_lutc_input = "cin";
defparam \B1|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \B1|counter[11] (
// Equation(s):
// \B1|counter [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \B1|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B1|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B1|counter [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[11] .lut_mask = "0000";
defparam \B1|counter[11] .operation_mode = "normal";
defparam \B1|counter[11] .output_mode = "reg_only";
defparam \B1|counter[11] .register_cascade_mode = "off";
defparam \B1|counter[11] .sum_lutc_input = "datac";
defparam \B1|counter[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \B1|Add0~70 (
// Equation(s):
// \B1|Add0~70_combout  = (\B1|counter [12] $ ((!\B1|Add0~57 )))
// \B1|Add0~72  = CARRY(((\B1|counter [12] & !\B1|Add0~57 )))
// \B1|Add0~72COUT1_106  = CARRY(((\B1|counter [12] & !\B1|Add0~57 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B1|counter [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\B1|Add0~72 ),
	.cout1(\B1|Add0~72COUT1_106 ));
// synopsys translate_off
defparam \B1|Add0~70 .cin_used = "true";
defparam \B1|Add0~70 .lut_mask = "c30c";
defparam \B1|Add0~70 .operation_mode = "arithmetic";
defparam \B1|Add0~70 .output_mode = "comb_only";
defparam \B1|Add0~70 .register_cascade_mode = "off";
defparam \B1|Add0~70 .sum_lutc_input = "cin";
defparam \B1|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \B1|counter[12] (
// Equation(s):
// \B1|Equal0~3  = (\B1|counter [14] & (\B1|counter [13] & (!C1_counter[12] & \B1|Equal0~2 )))
// \B1|counter [12] = DFFEAS(\B1|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \B1|Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\B1|counter [14]),
	.datab(\B1|counter [13]),
	.datac(\B1|Add0~70_combout ),
	.datad(\B1|Equal0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Equal0~3 ),
	.regout(\B1|counter [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[12] .lut_mask = "0800";
defparam \B1|counter[12] .operation_mode = "normal";
defparam \B1|counter[12] .output_mode = "reg_and_comb";
defparam \B1|counter[12] .register_cascade_mode = "off";
defparam \B1|counter[12] .sum_lutc_input = "qfbk";
defparam \B1|counter[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \B1|Add0~60 (
// Equation(s):
// \B1|Add0~60_combout  = \B1|counter [13] $ (((((!\B1|Add0~57  & \B1|Add0~72 ) # (\B1|Add0~57  & \B1|Add0~72COUT1_106 )))))
// \B1|Add0~62  = CARRY(((!\B1|Add0~72 )) # (!\B1|counter [13]))
// \B1|Add0~62COUT1_108  = CARRY(((!\B1|Add0~72COUT1_106 )) # (!\B1|counter [13]))

	.clk(gnd),
	.dataa(\B1|counter [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~57 ),
	.cin0(\B1|Add0~72 ),
	.cin1(\B1|Add0~72COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\B1|Add0~62 ),
	.cout1(\B1|Add0~62COUT1_108 ));
// synopsys translate_off
defparam \B1|Add0~60 .cin0_used = "true";
defparam \B1|Add0~60 .cin1_used = "true";
defparam \B1|Add0~60 .cin_used = "true";
defparam \B1|Add0~60 .lut_mask = "5a5f";
defparam \B1|Add0~60 .operation_mode = "arithmetic";
defparam \B1|Add0~60 .output_mode = "comb_only";
defparam \B1|Add0~60 .register_cascade_mode = "off";
defparam \B1|Add0~60 .sum_lutc_input = "cin";
defparam \B1|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \B1|counter[13] (
// Equation(s):
// \B1|counter [13] = DFFEAS((\B1|Add0~60_combout  & (((!\B1|Equal0~3 ) # (!\B1|Equal0~1 )) # (!\B1|Equal0~0 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\B1|Add0~60_combout ),
	.datab(\B1|Equal0~0 ),
	.datac(\B1|Equal0~1 ),
	.datad(\B1|Equal0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B1|counter [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[13] .lut_mask = "2aaa";
defparam \B1|counter[13] .operation_mode = "normal";
defparam \B1|counter[13] .output_mode = "reg_only";
defparam \B1|counter[13] .register_cascade_mode = "off";
defparam \B1|counter[13] .sum_lutc_input = "datac";
defparam \B1|counter[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \B1|Add0~65 (
// Equation(s):
// \B1|Add0~65_combout  = (((!\B1|Add0~57  & \B1|Add0~62 ) # (\B1|Add0~57  & \B1|Add0~62COUT1_108 ) $ (!\B1|counter [14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B1|counter [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B1|Add0~57 ),
	.cin0(\B1|Add0~62 ),
	.cin1(\B1|Add0~62COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|Add0~65 .cin0_used = "true";
defparam \B1|Add0~65 .cin1_used = "true";
defparam \B1|Add0~65 .cin_used = "true";
defparam \B1|Add0~65 .lut_mask = "f00f";
defparam \B1|Add0~65 .operation_mode = "normal";
defparam \B1|Add0~65 .output_mode = "comb_only";
defparam \B1|Add0~65 .register_cascade_mode = "off";
defparam \B1|Add0~65 .sum_lutc_input = "cin";
defparam \B1|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \B1|counter[14] (
// Equation(s):
// \B1|counter [14] = DFFEAS((\B1|Add0~65_combout  & (((!\B1|Equal0~1 ) # (!\B1|Equal0~3 )) # (!\B1|Equal0~0 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\B1|Equal0~0 ),
	.datab(\B1|Equal0~3 ),
	.datac(\B1|Equal0~1 ),
	.datad(\B1|Add0~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B1|counter [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[14] .lut_mask = "7f00";
defparam \B1|counter[14] .operation_mode = "normal";
defparam \B1|counter[14] .output_mode = "reg_only";
defparam \B1|counter[14] .register_cascade_mode = "off";
defparam \B1|counter[14] .sum_lutc_input = "datac";
defparam \B1|counter[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N2
maxii_lcell \B1|counter[3] (
// Equation(s):
// \B1|counter [3] = DFFEAS((\B1|Add0~0_combout  & (((!\B1|Equal0~3 ) # (!\B1|Equal0~1 )) # (!\B1|Equal0~0 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\B1|Equal0~0 ),
	.datab(\B1|Equal0~1 ),
	.datac(\B1|Add0~0_combout ),
	.datad(\B1|Equal0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B1|counter [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[3] .lut_mask = "70f0";
defparam \B1|counter[3] .operation_mode = "normal";
defparam \B1|counter[3] .output_mode = "reg_only";
defparam \B1|counter[3] .register_cascade_mode = "off";
defparam \B1|counter[3] .sum_lutc_input = "datac";
defparam \B1|counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxii_lcell \B1|counter[1] (
// Equation(s):
// \B1|Equal0~0  = (!\B1|counter [2] & (!\B1|counter [0] & (!C1_counter[1] & \B1|counter [3])))
// \B1|counter [1] = DFFEAS(\B1|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \B1|Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\B1|counter [2]),
	.datab(\B1|counter [0]),
	.datac(\B1|Add0~5_combout ),
	.datad(\B1|counter [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B1|Equal0~0 ),
	.regout(\B1|counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[1] .lut_mask = "0100";
defparam \B1|counter[1] .operation_mode = "normal";
defparam \B1|counter[1] .output_mode = "reg_and_comb";
defparam \B1|counter[1] .register_cascade_mode = "off";
defparam \B1|counter[1] .sum_lutc_input = "qfbk";
defparam \B1|counter[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y3_N0
maxii_lcell \B1|counter[0] (
// Equation(s):
// \B1|counter [0] = DFFEAS((\B1|Add0~10_combout  & (((!\B1|Equal0~3 ) # (!\B1|Equal0~1 )) # (!\B1|Equal0~0 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\B1|Equal0~0 ),
	.datab(\B1|Equal0~1 ),
	.datac(\B1|Add0~10_combout ),
	.datad(\B1|Equal0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B1|counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[0] .lut_mask = "70f0";
defparam \B1|counter[0] .operation_mode = "normal";
defparam \B1|counter[0] .output_mode = "reg_only";
defparam \B1|counter[0] .register_cascade_mode = "off";
defparam \B1|counter[0] .sum_lutc_input = "datac";
defparam \B1|counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxii_lcell \B1|counter[6] (
// Equation(s):
// \B1|counter [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \B1|Add0~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B1|Add0~35_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B1|counter [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|counter[6] .lut_mask = "0000";
defparam \B1|counter[6] .operation_mode = "normal";
defparam \B1|counter[6] .output_mode = "reg_only";
defparam \B1|counter[6] .register_cascade_mode = "off";
defparam \B1|counter[6] .sum_lutc_input = "datac";
defparam \B1|counter[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxii_lcell \B1|temp (
// Equation(s):
// \B1|temp~regout  = DFFEAS(\B1|temp~regout  $ (((\B1|Equal0~1  & (\B1|Equal0~0  & \B1|Equal0~3 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\B1|Equal0~1 ),
	.datab(\B1|temp~regout ),
	.datac(\B1|Equal0~0 ),
	.datad(\B1|Equal0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B1|temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B1|temp .lut_mask = "6ccc";
defparam \B1|temp .operation_mode = "normal";
defparam \B1|temp .output_mode = "reg_only";
defparam \B1|temp .register_cascade_mode = "off";
defparam \B1|temp .sum_lutc_input = "datac";
defparam \B1|temp .synch_mode = "off";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \sensor_out~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sensor_out~combout ),
	.padio(sensor_out));
// synopsys translate_off
defparam \sensor_out~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y1_N1
maxii_lcell \B0|sig_out (
// Equation(s):
// \B0|sig_out~regout  = DFFEAS((((!\sensor_out~combout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sensor_out~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|sig_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|sig_out .lut_mask = "00ff";
defparam \B0|sig_out .operation_mode = "normal";
defparam \B0|sig_out .output_mode = "reg_only";
defparam \B0|sig_out .register_cascade_mode = "off";
defparam \B0|sig_out .sum_lutc_input = "datac";
defparam \B0|sig_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxii_lcell \B0|st_out.delay_out (
// Equation(s):
// \B0|st_out.delay_out~regout  = DFFEAS(((!\sensor_out~combout  & (!\B0|st_out.waiting_out~regout  & \B0|sig_out~regout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(\sensor_out~combout ),
	.datac(\B0|st_out.waiting_out~regout ),
	.datad(\B0|sig_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|st_out.delay_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|st_out.delay_out .lut_mask = "0300";
defparam \B0|st_out.delay_out .operation_mode = "normal";
defparam \B0|st_out.delay_out .output_mode = "reg_only";
defparam \B0|st_out.delay_out .register_cascade_mode = "off";
defparam \B0|st_out.delay_out .sum_lutc_input = "datac";
defparam \B0|st_out.delay_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxii_lcell \B0|Add2~35 (
// Equation(s):
// \B0|Add2~35_combout  = (!\B0|counter2 [0])
// \B0|Add2~37  = CARRY((\B0|counter2 [0]))
// \B0|Add2~37COUT1_65  = CARRY((\B0|counter2 [0]))

	.clk(gnd),
	.dataa(\B0|counter2 [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add2~37 ),
	.cout1(\B0|Add2~37COUT1_65 ));
// synopsys translate_off
defparam \B0|Add2~35 .lut_mask = "55aa";
defparam \B0|Add2~35 .operation_mode = "arithmetic";
defparam \B0|Add2~35 .output_mode = "comb_only";
defparam \B0|Add2~35 .register_cascade_mode = "off";
defparam \B0|Add2~35 .sum_lutc_input = "datac";
defparam \B0|Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxii_lcell \B0|counter2[0] (
// Equation(s):
// \B0|counter2 [0] = DFFEAS((\B0|counter2 [0] & ((\B0|st_out.delay_out~regout ) # ((\B0|Add2~35_combout  & \B0|st_out.waiting_out~regout )))) # (!\B0|counter2 [0] & (((\B0|Add2~35_combout  & \B0|st_out.waiting_out~regout )))), GLOBAL(\B1|temp~regout ), VCC, 
// , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|counter2 [0]),
	.datab(\B0|st_out.delay_out~regout ),
	.datac(\B0|Add2~35_combout ),
	.datad(\B0|st_out.waiting_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter2[0] .lut_mask = "f888";
defparam \B0|counter2[0] .operation_mode = "normal";
defparam \B0|counter2[0] .output_mode = "reg_only";
defparam \B0|counter2[0] .register_cascade_mode = "off";
defparam \B0|counter2[0] .sum_lutc_input = "datac";
defparam \B0|counter2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxii_lcell \B0|Add2~30 (
// Equation(s):
// \B0|Add2~30_combout  = (\B0|counter2 [1] $ ((\B0|Add2~37 )))
// \B0|Add2~32  = CARRY(((!\B0|Add2~37 ) # (!\B0|counter2 [1])))
// \B0|Add2~32COUT1_67  = CARRY(((!\B0|Add2~37COUT1_65 ) # (!\B0|counter2 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter2 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B0|Add2~37 ),
	.cin1(\B0|Add2~37COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add2~32 ),
	.cout1(\B0|Add2~32COUT1_67 ));
// synopsys translate_off
defparam \B0|Add2~30 .cin0_used = "true";
defparam \B0|Add2~30 .cin1_used = "true";
defparam \B0|Add2~30 .lut_mask = "3c3f";
defparam \B0|Add2~30 .operation_mode = "arithmetic";
defparam \B0|Add2~30 .output_mode = "comb_only";
defparam \B0|Add2~30 .register_cascade_mode = "off";
defparam \B0|Add2~30 .sum_lutc_input = "cin";
defparam \B0|Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N3
maxii_lcell \B0|counter2[1] (
// Equation(s):
// \B0|counter2 [1] = DFFEAS((\B0|st_out.delay_out~regout  & ((\B0|counter2 [1]) # ((\B0|Add2~30_combout  & \B0|st_out.waiting_out~regout )))) # (!\B0|st_out.delay_out~regout  & (\B0|Add2~30_combout  & (\B0|st_out.waiting_out~regout ))), 
// GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.delay_out~regout ),
	.datab(\B0|Add2~30_combout ),
	.datac(\B0|st_out.waiting_out~regout ),
	.datad(\B0|counter2 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter2[1] .lut_mask = "eac0";
defparam \B0|counter2[1] .operation_mode = "normal";
defparam \B0|counter2[1] .output_mode = "reg_only";
defparam \B0|counter2[1] .register_cascade_mode = "off";
defparam \B0|counter2[1] .sum_lutc_input = "datac";
defparam \B0|counter2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxii_lcell \B0|Add2~15 (
// Equation(s):
// \B0|Add2~15_combout  = (\B0|counter2 [2] $ ((!\B0|Add2~32 )))
// \B0|Add2~17  = CARRY(((\B0|counter2 [2] & !\B0|Add2~32 )))
// \B0|Add2~17COUT1_69  = CARRY(((\B0|counter2 [2] & !\B0|Add2~32COUT1_67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter2 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B0|Add2~32 ),
	.cin1(\B0|Add2~32COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add2~17 ),
	.cout1(\B0|Add2~17COUT1_69 ));
// synopsys translate_off
defparam \B0|Add2~15 .cin0_used = "true";
defparam \B0|Add2~15 .cin1_used = "true";
defparam \B0|Add2~15 .lut_mask = "c30c";
defparam \B0|Add2~15 .operation_mode = "arithmetic";
defparam \B0|Add2~15 .output_mode = "comb_only";
defparam \B0|Add2~15 .register_cascade_mode = "off";
defparam \B0|Add2~15 .sum_lutc_input = "cin";
defparam \B0|Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxii_lcell \B0|counter2[2] (
// Equation(s):
// \B0|counter2 [2] = DFFEAS((\B0|st_out.delay_out~regout  & ((\B0|counter2 [2]) # ((\B0|Add2~15_combout  & \B0|st_out.waiting_out~regout )))) # (!\B0|st_out.delay_out~regout  & (((\B0|Add2~15_combout  & \B0|st_out.waiting_out~regout )))), 
// GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.delay_out~regout ),
	.datab(\B0|counter2 [2]),
	.datac(\B0|Add2~15_combout ),
	.datad(\B0|st_out.waiting_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter2[2] .lut_mask = "f888";
defparam \B0|counter2[2] .operation_mode = "normal";
defparam \B0|counter2[2] .output_mode = "reg_only";
defparam \B0|counter2[2] .register_cascade_mode = "off";
defparam \B0|counter2[2] .sum_lutc_input = "datac";
defparam \B0|counter2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxii_lcell \B0|Add2~10 (
// Equation(s):
// \B0|Add2~10_combout  = \B0|counter2 [3] $ ((((\B0|Add2~17 ))))
// \B0|Add2~12  = CARRY(((!\B0|Add2~17 )) # (!\B0|counter2 [3]))
// \B0|Add2~12COUT1_71  = CARRY(((!\B0|Add2~17COUT1_69 )) # (!\B0|counter2 [3]))

	.clk(gnd),
	.dataa(\B0|counter2 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B0|Add2~17 ),
	.cin1(\B0|Add2~17COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add2~12 ),
	.cout1(\B0|Add2~12COUT1_71 ));
// synopsys translate_off
defparam \B0|Add2~10 .cin0_used = "true";
defparam \B0|Add2~10 .cin1_used = "true";
defparam \B0|Add2~10 .lut_mask = "5a5f";
defparam \B0|Add2~10 .operation_mode = "arithmetic";
defparam \B0|Add2~10 .output_mode = "comb_only";
defparam \B0|Add2~10 .register_cascade_mode = "off";
defparam \B0|Add2~10 .sum_lutc_input = "cin";
defparam \B0|Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxii_lcell \B0|counter2[3] (
// Equation(s):
// \B0|counter2 [3] = DFFEAS((\B0|Add2~10_combout  & ((\B0|st_out.waiting_out~regout ) # ((\B0|st_out.delay_out~regout  & \B0|counter2 [3])))) # (!\B0|Add2~10_combout  & (((\B0|st_out.delay_out~regout  & \B0|counter2 [3])))), GLOBAL(\B1|temp~regout ), VCC, , 
// , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|Add2~10_combout ),
	.datab(\B0|st_out.waiting_out~regout ),
	.datac(\B0|st_out.delay_out~regout ),
	.datad(\B0|counter2 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter2[3] .lut_mask = "f888";
defparam \B0|counter2[3] .operation_mode = "normal";
defparam \B0|counter2[3] .output_mode = "reg_only";
defparam \B0|counter2[3] .register_cascade_mode = "off";
defparam \B0|counter2[3] .sum_lutc_input = "datac";
defparam \B0|counter2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxii_lcell \B0|Add2~0 (
// Equation(s):
// \B0|Add2~0_combout  = (\B0|counter2 [4] $ ((!\B0|Add2~12 )))
// \B0|Add2~2  = CARRY(((\B0|counter2 [4] & !\B0|Add2~12COUT1_71 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter2 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B0|Add2~12 ),
	.cin1(\B0|Add2~12COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add2~0_combout ),
	.regout(),
	.cout(\B0|Add2~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Add2~0 .cin0_used = "true";
defparam \B0|Add2~0 .cin1_used = "true";
defparam \B0|Add2~0 .lut_mask = "c30c";
defparam \B0|Add2~0 .operation_mode = "arithmetic";
defparam \B0|Add2~0 .output_mode = "comb_only";
defparam \B0|Add2~0 .register_cascade_mode = "off";
defparam \B0|Add2~0 .sum_lutc_input = "cin";
defparam \B0|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxii_lcell \B0|counter2[4] (
// Equation(s):
// \B0|counter2 [4] = DFFEAS((\B0|st_out.delay_out~regout  & ((\B0|counter2 [4]) # ((\B0|Add2~0_combout  & \B0|st_out.waiting_out~regout )))) # (!\B0|st_out.delay_out~regout  & (\B0|Add2~0_combout  & ((\B0|st_out.waiting_out~regout )))), 
// GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.delay_out~regout ),
	.datab(\B0|Add2~0_combout ),
	.datac(\B0|counter2 [4]),
	.datad(\B0|st_out.waiting_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter2[4] .lut_mask = "eca0";
defparam \B0|counter2[4] .operation_mode = "normal";
defparam \B0|counter2[4] .output_mode = "reg_only";
defparam \B0|counter2[4] .register_cascade_mode = "off";
defparam \B0|counter2[4] .sum_lutc_input = "datac";
defparam \B0|counter2[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxii_lcell \B0|Add2~5 (
// Equation(s):
// \B0|Add2~5_combout  = \B0|counter2 [5] $ ((((\B0|Add2~2 ))))
// \B0|Add2~7  = CARRY(((!\B0|Add2~2 )) # (!\B0|counter2 [5]))
// \B0|Add2~7COUT1_73  = CARRY(((!\B0|Add2~2 )) # (!\B0|counter2 [5]))

	.clk(gnd),
	.dataa(\B0|counter2 [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B0|Add2~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add2~7 ),
	.cout1(\B0|Add2~7COUT1_73 ));
// synopsys translate_off
defparam \B0|Add2~5 .cin_used = "true";
defparam \B0|Add2~5 .lut_mask = "5a5f";
defparam \B0|Add2~5 .operation_mode = "arithmetic";
defparam \B0|Add2~5 .output_mode = "comb_only";
defparam \B0|Add2~5 .register_cascade_mode = "off";
defparam \B0|Add2~5 .sum_lutc_input = "cin";
defparam \B0|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxii_lcell \B0|counter2[5] (
// Equation(s):
// \B0|counter2 [5] = DFFEAS((\B0|counter2 [5] & ((\B0|st_out.delay_out~regout ) # ((\B0|st_out.waiting_out~regout  & \B0|Add2~5_combout )))) # (!\B0|counter2 [5] & (\B0|st_out.waiting_out~regout  & ((\B0|Add2~5_combout )))), GLOBAL(\B1|temp~regout ), VCC, , 
// , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|counter2 [5]),
	.datab(\B0|st_out.waiting_out~regout ),
	.datac(\B0|st_out.delay_out~regout ),
	.datad(\B0|Add2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter2[5] .lut_mask = "eca0";
defparam \B0|counter2[5] .operation_mode = "normal";
defparam \B0|counter2[5] .output_mode = "reg_only";
defparam \B0|counter2[5] .register_cascade_mode = "off";
defparam \B0|counter2[5] .sum_lutc_input = "datac";
defparam \B0|counter2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxii_lcell \B0|Add2~20 (
// Equation(s):
// \B0|Add2~20_combout  = \B0|counter2 [6] $ ((((!(!\B0|Add2~2  & \B0|Add2~7 ) # (\B0|Add2~2  & \B0|Add2~7COUT1_73 )))))
// \B0|Add2~22  = CARRY((\B0|counter2 [6] & ((!\B0|Add2~7 ))))
// \B0|Add2~22COUT1_75  = CARRY((\B0|counter2 [6] & ((!\B0|Add2~7COUT1_73 ))))

	.clk(gnd),
	.dataa(\B0|counter2 [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B0|Add2~2 ),
	.cin0(\B0|Add2~7 ),
	.cin1(\B0|Add2~7COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add2~22 ),
	.cout1(\B0|Add2~22COUT1_75 ));
// synopsys translate_off
defparam \B0|Add2~20 .cin0_used = "true";
defparam \B0|Add2~20 .cin1_used = "true";
defparam \B0|Add2~20 .cin_used = "true";
defparam \B0|Add2~20 .lut_mask = "a50a";
defparam \B0|Add2~20 .operation_mode = "arithmetic";
defparam \B0|Add2~20 .output_mode = "comb_only";
defparam \B0|Add2~20 .register_cascade_mode = "off";
defparam \B0|Add2~20 .sum_lutc_input = "cin";
defparam \B0|Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxii_lcell \B0|counter2[6] (
// Equation(s):
// \B0|counter2 [6] = DFFEAS((\B0|st_out.delay_out~regout  & ((\B0|counter2 [6]) # ((\B0|st_out.waiting_out~regout  & \B0|Add2~20_combout )))) # (!\B0|st_out.delay_out~regout  & (\B0|st_out.waiting_out~regout  & ((\B0|Add2~20_combout )))), 
// GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.delay_out~regout ),
	.datab(\B0|st_out.waiting_out~regout ),
	.datac(\B0|counter2 [6]),
	.datad(\B0|Add2~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter2[6] .lut_mask = "eca0";
defparam \B0|counter2[6] .operation_mode = "normal";
defparam \B0|counter2[6] .output_mode = "reg_only";
defparam \B0|counter2[6] .register_cascade_mode = "off";
defparam \B0|counter2[6] .sum_lutc_input = "datac";
defparam \B0|counter2[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxii_lcell \B0|Add2~25 (
// Equation(s):
// \B0|Add2~25_combout  = (\B0|counter2 [7] $ (((!\B0|Add2~2  & \B0|Add2~22 ) # (\B0|Add2~2  & \B0|Add2~22COUT1_75 ))))
// \B0|Add2~27  = CARRY(((!\B0|Add2~22 ) # (!\B0|counter2 [7])))
// \B0|Add2~27COUT1_77  = CARRY(((!\B0|Add2~22COUT1_75 ) # (!\B0|counter2 [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter2 [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B0|Add2~2 ),
	.cin0(\B0|Add2~22 ),
	.cin1(\B0|Add2~22COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add2~27 ),
	.cout1(\B0|Add2~27COUT1_77 ));
// synopsys translate_off
defparam \B0|Add2~25 .cin0_used = "true";
defparam \B0|Add2~25 .cin1_used = "true";
defparam \B0|Add2~25 .cin_used = "true";
defparam \B0|Add2~25 .lut_mask = "3c3f";
defparam \B0|Add2~25 .operation_mode = "arithmetic";
defparam \B0|Add2~25 .output_mode = "comb_only";
defparam \B0|Add2~25 .register_cascade_mode = "off";
defparam \B0|Add2~25 .sum_lutc_input = "cin";
defparam \B0|Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxii_lcell \B0|counter2[7] (
// Equation(s):
// \B0|counter2 [7] = DFFEAS((\B0|st_out.delay_out~regout  & ((\B0|counter2 [7]) # ((\B0|st_out.waiting_out~regout  & \B0|Add2~25_combout )))) # (!\B0|st_out.delay_out~regout  & (((\B0|st_out.waiting_out~regout  & \B0|Add2~25_combout )))), 
// GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.delay_out~regout ),
	.datab(\B0|counter2 [7]),
	.datac(\B0|st_out.waiting_out~regout ),
	.datad(\B0|Add2~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter2 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter2[7] .lut_mask = "f888";
defparam \B0|counter2[7] .operation_mode = "normal";
defparam \B0|counter2[7] .output_mode = "reg_only";
defparam \B0|counter2[7] .register_cascade_mode = "off";
defparam \B0|counter2[7] .sum_lutc_input = "datac";
defparam \B0|counter2[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \B0|Equal1~1 (
// Equation(s):
// \B0|Equal1~1_combout  = (!\B0|counter2 [1] & (\B0|counter2 [7] & (\B0|counter2 [6] & !\B0|counter2 [0])))

	.clk(gnd),
	.dataa(\B0|counter2 [1]),
	.datab(\B0|counter2 [7]),
	.datac(\B0|counter2 [6]),
	.datad(\B0|counter2 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Equal1~1 .lut_mask = "0040";
defparam \B0|Equal1~1 .operation_mode = "normal";
defparam \B0|Equal1~1 .output_mode = "comb_only";
defparam \B0|Equal1~1 .register_cascade_mode = "off";
defparam \B0|Equal1~1 .sum_lutc_input = "datac";
defparam \B0|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \B0|Add2~40 (
// Equation(s):
// \B0|Add2~40_combout  = (\B0|counter2 [8] $ ((!(!\B0|Add2~2  & \B0|Add2~27 ) # (\B0|Add2~2  & \B0|Add2~27COUT1_77 ))))
// \B0|Add2~42  = CARRY(((\B0|counter2 [8] & !\B0|Add2~27 )))
// \B0|Add2~42COUT1_79  = CARRY(((\B0|counter2 [8] & !\B0|Add2~27COUT1_77 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter2 [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B0|Add2~2 ),
	.cin0(\B0|Add2~27 ),
	.cin1(\B0|Add2~27COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add2~40_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add2~42 ),
	.cout1(\B0|Add2~42COUT1_79 ));
// synopsys translate_off
defparam \B0|Add2~40 .cin0_used = "true";
defparam \B0|Add2~40 .cin1_used = "true";
defparam \B0|Add2~40 .cin_used = "true";
defparam \B0|Add2~40 .lut_mask = "c30c";
defparam \B0|Add2~40 .operation_mode = "arithmetic";
defparam \B0|Add2~40 .output_mode = "comb_only";
defparam \B0|Add2~40 .register_cascade_mode = "off";
defparam \B0|Add2~40 .sum_lutc_input = "cin";
defparam \B0|Add2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxii_lcell \B0|counter2[8] (
// Equation(s):
// \B0|counter2 [8] = DFFEAS((\B0|counter2 [8] & ((\B0|st_out.delay_out~regout ) # ((\B0|st_out.waiting_out~regout  & \B0|Add2~40_combout )))) # (!\B0|counter2 [8] & (((\B0|st_out.waiting_out~regout  & \B0|Add2~40_combout )))), GLOBAL(\B1|temp~regout ), VCC, 
// , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|counter2 [8]),
	.datab(\B0|st_out.delay_out~regout ),
	.datac(\B0|st_out.waiting_out~regout ),
	.datad(\B0|Add2~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter2 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter2[8] .lut_mask = "f888";
defparam \B0|counter2[8] .operation_mode = "normal";
defparam \B0|counter2[8] .output_mode = "reg_only";
defparam \B0|counter2[8] .register_cascade_mode = "off";
defparam \B0|counter2[8] .sum_lutc_input = "datac";
defparam \B0|counter2[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxii_lcell \B0|Add2~45 (
// Equation(s):
// \B0|Add2~45_combout  = (\B0|counter2 [9] $ (((!\B0|Add2~2  & \B0|Add2~42 ) # (\B0|Add2~2  & \B0|Add2~42COUT1_79 ))))
// \B0|Add2~47  = CARRY(((!\B0|Add2~42COUT1_79 ) # (!\B0|counter2 [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter2 [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B0|Add2~2 ),
	.cin0(\B0|Add2~42 ),
	.cin1(\B0|Add2~42COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add2~45_combout ),
	.regout(),
	.cout(\B0|Add2~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Add2~45 .cin0_used = "true";
defparam \B0|Add2~45 .cin1_used = "true";
defparam \B0|Add2~45 .cin_used = "true";
defparam \B0|Add2~45 .lut_mask = "3c3f";
defparam \B0|Add2~45 .operation_mode = "arithmetic";
defparam \B0|Add2~45 .output_mode = "comb_only";
defparam \B0|Add2~45 .register_cascade_mode = "off";
defparam \B0|Add2~45 .sum_lutc_input = "cin";
defparam \B0|Add2~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxii_lcell \B0|counter2[9] (
// Equation(s):
// \B0|counter2 [9] = DFFEAS((\B0|st_out.waiting_out~regout  & ((\B0|Add2~45_combout ) # ((\B0|st_out.delay_out~regout  & \B0|counter2 [9])))) # (!\B0|st_out.waiting_out~regout  & (((\B0|st_out.delay_out~regout  & \B0|counter2 [9])))), GLOBAL(\B1|temp~regout 
// ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.waiting_out~regout ),
	.datab(\B0|Add2~45_combout ),
	.datac(\B0|st_out.delay_out~regout ),
	.datad(\B0|counter2 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter2 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter2[9] .lut_mask = "f888";
defparam \B0|counter2[9] .operation_mode = "normal";
defparam \B0|counter2[9] .output_mode = "reg_only";
defparam \B0|counter2[9] .register_cascade_mode = "off";
defparam \B0|counter2[9] .sum_lutc_input = "datac";
defparam \B0|counter2[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxii_lcell \B0|Add2~50 (
// Equation(s):
// \B0|Add2~50_combout  = (\B0|counter2 [10] $ ((!\B0|Add2~47 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter2 [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B0|Add2~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add2~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Add2~50 .cin_used = "true";
defparam \B0|Add2~50 .lut_mask = "c3c3";
defparam \B0|Add2~50 .operation_mode = "normal";
defparam \B0|Add2~50 .output_mode = "comb_only";
defparam \B0|Add2~50 .register_cascade_mode = "off";
defparam \B0|Add2~50 .sum_lutc_input = "cin";
defparam \B0|Add2~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N9
maxii_lcell \B0|counter2[10] (
// Equation(s):
// \B0|counter2 [10] = DFFEAS((\B0|st_out.delay_out~regout  & ((\B0|counter2 [10]) # ((\B0|st_out.waiting_out~regout  & \B0|Add2~50_combout )))) # (!\B0|st_out.delay_out~regout  & (((\B0|st_out.waiting_out~regout  & \B0|Add2~50_combout )))), 
// GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.delay_out~regout ),
	.datab(\B0|counter2 [10]),
	.datac(\B0|st_out.waiting_out~regout ),
	.datad(\B0|Add2~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter2 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter2[10] .lut_mask = "f888";
defparam \B0|counter2[10] .operation_mode = "normal";
defparam \B0|counter2[10] .output_mode = "reg_only";
defparam \B0|counter2[10] .register_cascade_mode = "off";
defparam \B0|counter2[10] .sum_lutc_input = "datac";
defparam \B0|counter2[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N0
maxii_lcell \B0|Equal1~2 (
// Equation(s):
// \B0|Equal1~2_combout  = ((\B0|counter2 [10] & ((\B0|counter2 [9]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter2 [10]),
	.datac(vcc),
	.datad(\B0|counter2 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Equal1~2 .lut_mask = "cc00";
defparam \B0|Equal1~2 .operation_mode = "normal";
defparam \B0|Equal1~2 .output_mode = "comb_only";
defparam \B0|Equal1~2 .register_cascade_mode = "off";
defparam \B0|Equal1~2 .sum_lutc_input = "datac";
defparam \B0|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxii_lcell \B0|Equal1~0 (
// Equation(s):
// \B0|Equal1~0_combout  = (!\B0|counter2 [3] & (!\B0|counter2 [2] & (\B0|counter2 [4] & !\B0|counter2 [5])))

	.clk(gnd),
	.dataa(\B0|counter2 [3]),
	.datab(\B0|counter2 [2]),
	.datac(\B0|counter2 [4]),
	.datad(\B0|counter2 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Equal1~0 .lut_mask = "0010";
defparam \B0|Equal1~0 .operation_mode = "normal";
defparam \B0|Equal1~0 .output_mode = "comb_only";
defparam \B0|Equal1~0 .register_cascade_mode = "off";
defparam \B0|Equal1~0 .sum_lutc_input = "datac";
defparam \B0|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxii_lcell \B0|Equal1~3 (
// Equation(s):
// \B0|Equal1~3_combout  = (\B0|Equal1~1_combout  & (\B0|Equal1~2_combout  & (\B0|counter2 [8] & \B0|Equal1~0_combout )))

	.clk(gnd),
	.dataa(\B0|Equal1~1_combout ),
	.datab(\B0|Equal1~2_combout ),
	.datac(\B0|counter2 [8]),
	.datad(\B0|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Equal1~3 .lut_mask = "8000";
defparam \B0|Equal1~3 .operation_mode = "normal";
defparam \B0|Equal1~3 .output_mode = "comb_only";
defparam \B0|Equal1~3 .register_cascade_mode = "off";
defparam \B0|Equal1~3 .sum_lutc_input = "datac";
defparam \B0|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N2
maxii_lcell \B0|st_out.waiting_out (
// Equation(s):
// \B0|st_out.waiting_out~regout  = DFFEAS((!\sensor_out~combout  & (((\B0|st_out.waiting_out~regout  & !\B0|Equal1~3_combout )) # (!\B0|sig_out~regout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.waiting_out~regout ),
	.datab(\sensor_out~combout ),
	.datac(\B0|Equal1~3_combout ),
	.datad(\B0|sig_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|st_out.waiting_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|st_out.waiting_out .lut_mask = "0233";
defparam \B0|st_out.waiting_out .operation_mode = "normal";
defparam \B0|st_out.waiting_out .output_mode = "reg_only";
defparam \B0|st_out.waiting_out .register_cascade_mode = "off";
defparam \B0|st_out.waiting_out .sum_lutc_input = "datac";
defparam \B0|st_out.waiting_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxii_lcell \B0|st_out.countdown (
// Equation(s):
// \B0|st_out.countdown~regout  = DFFEAS((\B0|st_out.waiting_out~regout  & (!\sensor_out~combout  & (\B0|Equal1~3_combout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.waiting_out~regout ),
	.datab(\sensor_out~combout ),
	.datac(\B0|Equal1~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|st_out.countdown~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|st_out.countdown .lut_mask = "2020";
defparam \B0|st_out.countdown .operation_mode = "normal";
defparam \B0|st_out.countdown .output_mode = "reg_only";
defparam \B0|st_out.countdown .register_cascade_mode = "off";
defparam \B0|st_out.countdown .sum_lutc_input = "datac";
defparam \B0|st_out.countdown .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \sensor_in~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sensor_in~combout ),
	.padio(sensor_in));
// synopsys translate_off
defparam \sensor_in~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \B0|sig_in (
// Equation(s):
// \B0|sig_in~regout  = DFFEAS((((!\sensor_in~combout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sensor_in~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|sig_in~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|sig_in .lut_mask = "0f0f";
defparam \B0|sig_in .operation_mode = "normal";
defparam \B0|sig_in .output_mode = "reg_only";
defparam \B0|sig_in .register_cascade_mode = "off";
defparam \B0|sig_in .sum_lutc_input = "datac";
defparam \B0|sig_in .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxii_lcell \B0|st_in.waiting_in (
// Equation(s):
// \B0|st_in.waiting_in~regout  = DFFEAS((!\sensor_in~combout  & (((!\B0|Equal0~3_combout  & \B0|st_in.waiting_in~regout )) # (!\B0|sig_in~regout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|Equal0~3_combout ),
	.datab(\sensor_in~combout ),
	.datac(\B0|sig_in~regout ),
	.datad(\B0|st_in.waiting_in~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|st_in.waiting_in~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|st_in.waiting_in .lut_mask = "1303";
defparam \B0|st_in.waiting_in .operation_mode = "normal";
defparam \B0|st_in.waiting_in .output_mode = "reg_only";
defparam \B0|st_in.waiting_in .register_cascade_mode = "off";
defparam \B0|st_in.waiting_in .sum_lutc_input = "datac";
defparam \B0|st_in.waiting_in .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxii_lcell \B0|st_in.delay_in (
// Equation(s):
// \B0|st_in.delay_in~regout  = DFFEAS((\B0|sig_in~regout  & (((!\sensor_in~combout  & !\B0|st_in.waiting_in~regout )))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|sig_in~regout ),
	.datab(vcc),
	.datac(\sensor_in~combout ),
	.datad(\B0|st_in.waiting_in~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|st_in.delay_in~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|st_in.delay_in .lut_mask = "000a";
defparam \B0|st_in.delay_in .operation_mode = "normal";
defparam \B0|st_in.delay_in .output_mode = "reg_only";
defparam \B0|st_in.delay_in .register_cascade_mode = "off";
defparam \B0|st_in.delay_in .sum_lutc_input = "datac";
defparam \B0|st_in.delay_in .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \B0|st_in~9 (
// Equation(s):
// \B0|st_in~9_combout  = ((\B0|st_in.countup~regout ) # ((\B0|st_in.delay_in~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|st_in.countup~regout ),
	.datac(\B0|st_in.delay_in~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|st_in~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|st_in~9 .lut_mask = "fcfc";
defparam \B0|st_in~9 .operation_mode = "normal";
defparam \B0|st_in~9 .output_mode = "comb_only";
defparam \B0|st_in~9 .register_cascade_mode = "off";
defparam \B0|st_in~9 .sum_lutc_input = "datac";
defparam \B0|st_in~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \B0|Add0~0 (
// Equation(s):
// \B0|Add0~0_combout  = ((!\B0|counter1 [0]))
// \B0|Add0~2  = CARRY(((\B0|counter1 [0])))
// \B0|Add0~2COUT1_65  = CARRY(((\B0|counter1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter1 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add0~2 ),
	.cout1(\B0|Add0~2COUT1_65 ));
// synopsys translate_off
defparam \B0|Add0~0 .lut_mask = "33cc";
defparam \B0|Add0~0 .operation_mode = "arithmetic";
defparam \B0|Add0~0 .output_mode = "comb_only";
defparam \B0|Add0~0 .register_cascade_mode = "off";
defparam \B0|Add0~0 .sum_lutc_input = "datac";
defparam \B0|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \B0|counter1[0] (
// Equation(s):
// \B0|counter1 [0] = DFFEAS((\B0|st_in.waiting_in~regout  & ((\B0|Add0~0_combout ) # ((\B0|counter1 [0] & \B0|st_in~9_combout )))) # (!\B0|st_in.waiting_in~regout  & (\B0|counter1 [0] & ((\B0|st_in~9_combout )))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_in.waiting_in~regout ),
	.datab(\B0|counter1 [0]),
	.datac(\B0|Add0~0_combout ),
	.datad(\B0|st_in~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter1[0] .lut_mask = "eca0";
defparam \B0|counter1[0] .operation_mode = "normal";
defparam \B0|counter1[0] .output_mode = "reg_only";
defparam \B0|counter1[0] .register_cascade_mode = "off";
defparam \B0|counter1[0] .sum_lutc_input = "datac";
defparam \B0|counter1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \B0|Add0~5 (
// Equation(s):
// \B0|Add0~5_combout  = \B0|counter1 [1] $ ((((\B0|Add0~2 ))))
// \B0|Add0~7  = CARRY(((!\B0|Add0~2 )) # (!\B0|counter1 [1]))
// \B0|Add0~7COUT1_67  = CARRY(((!\B0|Add0~2COUT1_65 )) # (!\B0|counter1 [1]))

	.clk(gnd),
	.dataa(\B0|counter1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B0|Add0~2 ),
	.cin1(\B0|Add0~2COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add0~7 ),
	.cout1(\B0|Add0~7COUT1_67 ));
// synopsys translate_off
defparam \B0|Add0~5 .cin0_used = "true";
defparam \B0|Add0~5 .cin1_used = "true";
defparam \B0|Add0~5 .lut_mask = "5a5f";
defparam \B0|Add0~5 .operation_mode = "arithmetic";
defparam \B0|Add0~5 .output_mode = "comb_only";
defparam \B0|Add0~5 .register_cascade_mode = "off";
defparam \B0|Add0~5 .sum_lutc_input = "cin";
defparam \B0|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \B0|counter1[1] (
// Equation(s):
// \B0|counter1 [1] = DFFEAS((\B0|counter1 [1] & ((\B0|st_in~9_combout ) # ((\B0|Add0~5_combout  & \B0|st_in.waiting_in~regout )))) # (!\B0|counter1 [1] & (\B0|Add0~5_combout  & (\B0|st_in.waiting_in~regout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|counter1 [1]),
	.datab(\B0|Add0~5_combout ),
	.datac(\B0|st_in.waiting_in~regout ),
	.datad(\B0|st_in~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter1[1] .lut_mask = "eac0";
defparam \B0|counter1[1] .operation_mode = "normal";
defparam \B0|counter1[1] .output_mode = "reg_only";
defparam \B0|counter1[1] .register_cascade_mode = "off";
defparam \B0|counter1[1] .sum_lutc_input = "datac";
defparam \B0|counter1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \B0|Add0~10 (
// Equation(s):
// \B0|Add0~10_combout  = \B0|counter1 [2] $ ((((!\B0|Add0~7 ))))
// \B0|Add0~12  = CARRY((\B0|counter1 [2] & ((!\B0|Add0~7 ))))
// \B0|Add0~12COUT1_69  = CARRY((\B0|counter1 [2] & ((!\B0|Add0~7COUT1_67 ))))

	.clk(gnd),
	.dataa(\B0|counter1 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B0|Add0~7 ),
	.cin1(\B0|Add0~7COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add0~12 ),
	.cout1(\B0|Add0~12COUT1_69 ));
// synopsys translate_off
defparam \B0|Add0~10 .cin0_used = "true";
defparam \B0|Add0~10 .cin1_used = "true";
defparam \B0|Add0~10 .lut_mask = "a50a";
defparam \B0|Add0~10 .operation_mode = "arithmetic";
defparam \B0|Add0~10 .output_mode = "comb_only";
defparam \B0|Add0~10 .register_cascade_mode = "off";
defparam \B0|Add0~10 .sum_lutc_input = "cin";
defparam \B0|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \B0|counter1[2] (
// Equation(s):
// \B0|counter1 [2] = DFFEAS((\B0|counter1 [2] & ((\B0|st_in~9_combout ) # ((\B0|Add0~10_combout  & \B0|st_in.waiting_in~regout )))) # (!\B0|counter1 [2] & (\B0|Add0~10_combout  & (\B0|st_in.waiting_in~regout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|counter1 [2]),
	.datab(\B0|Add0~10_combout ),
	.datac(\B0|st_in.waiting_in~regout ),
	.datad(\B0|st_in~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter1[2] .lut_mask = "eac0";
defparam \B0|counter1[2] .operation_mode = "normal";
defparam \B0|counter1[2] .output_mode = "reg_only";
defparam \B0|counter1[2] .register_cascade_mode = "off";
defparam \B0|counter1[2] .sum_lutc_input = "datac";
defparam \B0|counter1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \B0|Add0~15 (
// Equation(s):
// \B0|Add0~15_combout  = (\B0|counter1 [3] $ ((\B0|Add0~12 )))
// \B0|Add0~17  = CARRY(((!\B0|Add0~12 ) # (!\B0|counter1 [3])))
// \B0|Add0~17COUT1_71  = CARRY(((!\B0|Add0~12COUT1_69 ) # (!\B0|counter1 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter1 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B0|Add0~12 ),
	.cin1(\B0|Add0~12COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add0~17 ),
	.cout1(\B0|Add0~17COUT1_71 ));
// synopsys translate_off
defparam \B0|Add0~15 .cin0_used = "true";
defparam \B0|Add0~15 .cin1_used = "true";
defparam \B0|Add0~15 .lut_mask = "3c3f";
defparam \B0|Add0~15 .operation_mode = "arithmetic";
defparam \B0|Add0~15 .output_mode = "comb_only";
defparam \B0|Add0~15 .register_cascade_mode = "off";
defparam \B0|Add0~15 .sum_lutc_input = "cin";
defparam \B0|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \B0|counter1[3] (
// Equation(s):
// \B0|counter1 [3] = DFFEAS((\B0|Add0~15_combout  & ((\B0|st_in.waiting_in~regout ) # ((\B0|counter1 [3] & \B0|st_in~9_combout )))) # (!\B0|Add0~15_combout  & (\B0|counter1 [3] & ((\B0|st_in~9_combout )))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|Add0~15_combout ),
	.datab(\B0|counter1 [3]),
	.datac(\B0|st_in.waiting_in~regout ),
	.datad(\B0|st_in~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter1[3] .lut_mask = "eca0";
defparam \B0|counter1[3] .operation_mode = "normal";
defparam \B0|counter1[3] .output_mode = "reg_only";
defparam \B0|counter1[3] .register_cascade_mode = "off";
defparam \B0|counter1[3] .sum_lutc_input = "datac";
defparam \B0|counter1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \B0|Add0~20 (
// Equation(s):
// \B0|Add0~20_combout  = (\B0|counter1 [4] $ ((!\B0|Add0~17 )))
// \B0|Add0~22  = CARRY(((\B0|counter1 [4] & !\B0|Add0~17COUT1_71 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter1 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B0|Add0~17 ),
	.cin1(\B0|Add0~17COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add0~20_combout ),
	.regout(),
	.cout(\B0|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Add0~20 .cin0_used = "true";
defparam \B0|Add0~20 .cin1_used = "true";
defparam \B0|Add0~20 .lut_mask = "c30c";
defparam \B0|Add0~20 .operation_mode = "arithmetic";
defparam \B0|Add0~20 .output_mode = "comb_only";
defparam \B0|Add0~20 .register_cascade_mode = "off";
defparam \B0|Add0~20 .sum_lutc_input = "cin";
defparam \B0|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N9
maxii_lcell \B0|counter1[4] (
// Equation(s):
// \B0|counter1 [4] = DFFEAS((\B0|st_in~9_combout  & ((\B0|counter1 [4]) # ((\B0|st_in.waiting_in~regout  & \B0|Add0~20_combout )))) # (!\B0|st_in~9_combout  & (\B0|st_in.waiting_in~regout  & (\B0|Add0~20_combout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , 
// )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_in~9_combout ),
	.datab(\B0|st_in.waiting_in~regout ),
	.datac(\B0|Add0~20_combout ),
	.datad(\B0|counter1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter1[4] .lut_mask = "eac0";
defparam \B0|counter1[4] .operation_mode = "normal";
defparam \B0|counter1[4] .output_mode = "reg_only";
defparam \B0|counter1[4] .register_cascade_mode = "off";
defparam \B0|counter1[4] .sum_lutc_input = "datac";
defparam \B0|counter1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N0
maxii_lcell \B0|Add0~35 (
// Equation(s):
// \B0|Add0~35_combout  = (\B0|counter1 [5] $ ((\B0|Add0~22 )))
// \B0|Add0~37  = CARRY(((!\B0|Add0~22 ) # (!\B0|counter1 [5])))
// \B0|Add0~37COUT1_73  = CARRY(((!\B0|Add0~22 ) # (!\B0|counter1 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter1 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B0|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add0~37 ),
	.cout1(\B0|Add0~37COUT1_73 ));
// synopsys translate_off
defparam \B0|Add0~35 .cin_used = "true";
defparam \B0|Add0~35 .lut_mask = "3c3f";
defparam \B0|Add0~35 .operation_mode = "arithmetic";
defparam \B0|Add0~35 .output_mode = "comb_only";
defparam \B0|Add0~35 .register_cascade_mode = "off";
defparam \B0|Add0~35 .sum_lutc_input = "cin";
defparam \B0|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
maxii_lcell \B0|counter1[5] (
// Equation(s):
// \B0|counter1 [5] = DFFEAS((\B0|st_in~9_combout  & ((\B0|counter1 [5]) # ((\B0|Add0~35_combout  & \B0|st_in.waiting_in~regout )))) # (!\B0|st_in~9_combout  & (\B0|Add0~35_combout  & ((\B0|st_in.waiting_in~regout )))), GLOBAL(\B1|temp~regout ), VCC, , , , , 
// , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_in~9_combout ),
	.datab(\B0|Add0~35_combout ),
	.datac(\B0|counter1 [5]),
	.datad(\B0|st_in.waiting_in~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter1[5] .lut_mask = "eca0";
defparam \B0|counter1[5] .operation_mode = "normal";
defparam \B0|counter1[5] .output_mode = "reg_only";
defparam \B0|counter1[5] .register_cascade_mode = "off";
defparam \B0|counter1[5] .sum_lutc_input = "datac";
defparam \B0|counter1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N1
maxii_lcell \B0|Add0~25 (
// Equation(s):
// \B0|Add0~25_combout  = (\B0|counter1 [6] $ ((!(!\B0|Add0~22  & \B0|Add0~37 ) # (\B0|Add0~22  & \B0|Add0~37COUT1_73 ))))
// \B0|Add0~27  = CARRY(((\B0|counter1 [6] & !\B0|Add0~37 )))
// \B0|Add0~27COUT1_75  = CARRY(((\B0|counter1 [6] & !\B0|Add0~37COUT1_73 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter1 [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B0|Add0~22 ),
	.cin0(\B0|Add0~37 ),
	.cin1(\B0|Add0~37COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add0~27 ),
	.cout1(\B0|Add0~27COUT1_75 ));
// synopsys translate_off
defparam \B0|Add0~25 .cin0_used = "true";
defparam \B0|Add0~25 .cin1_used = "true";
defparam \B0|Add0~25 .cin_used = "true";
defparam \B0|Add0~25 .lut_mask = "c30c";
defparam \B0|Add0~25 .operation_mode = "arithmetic";
defparam \B0|Add0~25 .output_mode = "comb_only";
defparam \B0|Add0~25 .register_cascade_mode = "off";
defparam \B0|Add0~25 .sum_lutc_input = "cin";
defparam \B0|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
maxii_lcell \B0|counter1[6] (
// Equation(s):
// \B0|counter1 [6] = DFFEAS((\B0|Add0~25_combout  & ((\B0|st_in.waiting_in~regout ) # ((\B0|counter1 [6] & \B0|st_in~9_combout )))) # (!\B0|Add0~25_combout  & (\B0|counter1 [6] & (\B0|st_in~9_combout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|Add0~25_combout ),
	.datab(\B0|counter1 [6]),
	.datac(\B0|st_in~9_combout ),
	.datad(\B0|st_in.waiting_in~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter1[6] .lut_mask = "eac0";
defparam \B0|counter1[6] .operation_mode = "normal";
defparam \B0|counter1[6] .output_mode = "reg_only";
defparam \B0|counter1[6] .register_cascade_mode = "off";
defparam \B0|counter1[6] .sum_lutc_input = "datac";
defparam \B0|counter1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N2
maxii_lcell \B0|Add0~30 (
// Equation(s):
// \B0|Add0~30_combout  = \B0|counter1 [7] $ (((((!\B0|Add0~22  & \B0|Add0~27 ) # (\B0|Add0~22  & \B0|Add0~27COUT1_75 )))))
// \B0|Add0~32  = CARRY(((!\B0|Add0~27 )) # (!\B0|counter1 [7]))
// \B0|Add0~32COUT1_77  = CARRY(((!\B0|Add0~27COUT1_75 )) # (!\B0|counter1 [7]))

	.clk(gnd),
	.dataa(\B0|counter1 [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B0|Add0~22 ),
	.cin0(\B0|Add0~27 ),
	.cin1(\B0|Add0~27COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add0~32 ),
	.cout1(\B0|Add0~32COUT1_77 ));
// synopsys translate_off
defparam \B0|Add0~30 .cin0_used = "true";
defparam \B0|Add0~30 .cin1_used = "true";
defparam \B0|Add0~30 .cin_used = "true";
defparam \B0|Add0~30 .lut_mask = "5a5f";
defparam \B0|Add0~30 .operation_mode = "arithmetic";
defparam \B0|Add0~30 .output_mode = "comb_only";
defparam \B0|Add0~30 .register_cascade_mode = "off";
defparam \B0|Add0~30 .sum_lutc_input = "cin";
defparam \B0|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N6
maxii_lcell \B0|counter1[7] (
// Equation(s):
// \B0|counter1 [7] = DFFEAS((\B0|st_in~9_combout  & ((\B0|counter1 [7]) # ((\B0|Add0~30_combout  & \B0|st_in.waiting_in~regout )))) # (!\B0|st_in~9_combout  & (\B0|Add0~30_combout  & ((\B0|st_in.waiting_in~regout )))), GLOBAL(\B1|temp~regout ), VCC, , , , , 
// , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_in~9_combout ),
	.datab(\B0|Add0~30_combout ),
	.datac(\B0|counter1 [7]),
	.datad(\B0|st_in.waiting_in~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter1[7] .lut_mask = "eca0";
defparam \B0|counter1[7] .operation_mode = "normal";
defparam \B0|counter1[7] .output_mode = "reg_only";
defparam \B0|counter1[7] .register_cascade_mode = "off";
defparam \B0|counter1[7] .sum_lutc_input = "datac";
defparam \B0|counter1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N3
maxii_lcell \B0|Add0~40 (
// Equation(s):
// \B0|Add0~40_combout  = (\B0|counter1 [8] $ ((!(!\B0|Add0~22  & \B0|Add0~32 ) # (\B0|Add0~22  & \B0|Add0~32COUT1_77 ))))
// \B0|Add0~42  = CARRY(((\B0|counter1 [8] & !\B0|Add0~32 )))
// \B0|Add0~42COUT1_79  = CARRY(((\B0|counter1 [8] & !\B0|Add0~32COUT1_77 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter1 [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B0|Add0~22 ),
	.cin0(\B0|Add0~32 ),
	.cin1(\B0|Add0~32COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\B0|Add0~42 ),
	.cout1(\B0|Add0~42COUT1_79 ));
// synopsys translate_off
defparam \B0|Add0~40 .cin0_used = "true";
defparam \B0|Add0~40 .cin1_used = "true";
defparam \B0|Add0~40 .cin_used = "true";
defparam \B0|Add0~40 .lut_mask = "c30c";
defparam \B0|Add0~40 .operation_mode = "arithmetic";
defparam \B0|Add0~40 .output_mode = "comb_only";
defparam \B0|Add0~40 .register_cascade_mode = "off";
defparam \B0|Add0~40 .sum_lutc_input = "cin";
defparam \B0|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxii_lcell \B0|counter1[8] (
// Equation(s):
// \B0|counter1 [8] = DFFEAS((\B0|st_in~9_combout  & ((\B0|counter1 [8]) # ((\B0|st_in.waiting_in~regout  & \B0|Add0~40_combout )))) # (!\B0|st_in~9_combout  & (\B0|st_in.waiting_in~regout  & (\B0|Add0~40_combout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , 
// )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_in~9_combout ),
	.datab(\B0|st_in.waiting_in~regout ),
	.datac(\B0|Add0~40_combout ),
	.datad(\B0|counter1 [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter1 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter1[8] .lut_mask = "eac0";
defparam \B0|counter1[8] .operation_mode = "normal";
defparam \B0|counter1[8] .output_mode = "reg_only";
defparam \B0|counter1[8] .register_cascade_mode = "off";
defparam \B0|counter1[8] .sum_lutc_input = "datac";
defparam \B0|counter1[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxii_lcell \B0|Add0~45 (
// Equation(s):
// \B0|Add0~45_combout  = (\B0|counter1 [9] $ (((!\B0|Add0~22  & \B0|Add0~42 ) # (\B0|Add0~22  & \B0|Add0~42COUT1_79 ))))
// \B0|Add0~47  = CARRY(((!\B0|Add0~42COUT1_79 ) # (!\B0|counter1 [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|counter1 [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B0|Add0~22 ),
	.cin0(\B0|Add0~42 ),
	.cin1(\B0|Add0~42COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add0~45_combout ),
	.regout(),
	.cout(\B0|Add0~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Add0~45 .cin0_used = "true";
defparam \B0|Add0~45 .cin1_used = "true";
defparam \B0|Add0~45 .cin_used = "true";
defparam \B0|Add0~45 .lut_mask = "3c3f";
defparam \B0|Add0~45 .operation_mode = "arithmetic";
defparam \B0|Add0~45 .output_mode = "comb_only";
defparam \B0|Add0~45 .register_cascade_mode = "off";
defparam \B0|Add0~45 .sum_lutc_input = "cin";
defparam \B0|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxii_lcell \B0|counter1[9] (
// Equation(s):
// \B0|counter1 [9] = DFFEAS((\B0|st_in~9_combout  & ((\B0|counter1 [9]) # ((\B0|st_in.waiting_in~regout  & \B0|Add0~45_combout )))) # (!\B0|st_in~9_combout  & (\B0|st_in.waiting_in~regout  & (\B0|Add0~45_combout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , 
// )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_in~9_combout ),
	.datab(\B0|st_in.waiting_in~regout ),
	.datac(\B0|Add0~45_combout ),
	.datad(\B0|counter1 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter1 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter1[9] .lut_mask = "eac0";
defparam \B0|counter1[9] .operation_mode = "normal";
defparam \B0|counter1[9] .output_mode = "reg_only";
defparam \B0|counter1[9] .register_cascade_mode = "off";
defparam \B0|counter1[9] .sum_lutc_input = "datac";
defparam \B0|counter1[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N5
maxii_lcell \B0|Add0~50 (
// Equation(s):
// \B0|Add0~50_combout  = ((\B0|Add0~47  $ (!\B0|counter1 [10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B0|counter1 [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\B0|Add0~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Add0~50 .cin_used = "true";
defparam \B0|Add0~50 .lut_mask = "f00f";
defparam \B0|Add0~50 .operation_mode = "normal";
defparam \B0|Add0~50 .output_mode = "comb_only";
defparam \B0|Add0~50 .register_cascade_mode = "off";
defparam \B0|Add0~50 .sum_lutc_input = "cin";
defparam \B0|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N0
maxii_lcell \B0|counter1[10] (
// Equation(s):
// \B0|counter1 [10] = DFFEAS((\B0|st_in~9_combout  & ((\B0|counter1 [10]) # ((\B0|st_in.waiting_in~regout  & \B0|Add0~50_combout )))) # (!\B0|st_in~9_combout  & (\B0|st_in.waiting_in~regout  & ((\B0|Add0~50_combout )))), GLOBAL(\B1|temp~regout ), VCC, , , , 
// , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_in~9_combout ),
	.datab(\B0|st_in.waiting_in~regout ),
	.datac(\B0|counter1 [10]),
	.datad(\B0|Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|counter1 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|counter1[10] .lut_mask = "eca0";
defparam \B0|counter1[10] .operation_mode = "normal";
defparam \B0|counter1[10] .output_mode = "reg_only";
defparam \B0|counter1[10] .register_cascade_mode = "off";
defparam \B0|counter1[10] .sum_lutc_input = "datac";
defparam \B0|counter1[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxii_lcell \B0|Equal0~2 (
// Equation(s):
// \B0|Equal0~2_combout  = (((\B0|counter1 [10] & \B0|counter1 [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B0|counter1 [10]),
	.datad(\B0|counter1 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Equal0~2 .lut_mask = "f000";
defparam \B0|Equal0~2 .operation_mode = "normal";
defparam \B0|Equal0~2 .output_mode = "comb_only";
defparam \B0|Equal0~2 .register_cascade_mode = "off";
defparam \B0|Equal0~2 .sum_lutc_input = "datac";
defparam \B0|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N8
maxii_lcell \B0|Equal0~1 (
// Equation(s):
// \B0|Equal0~1_combout  = (\B0|counter1 [7] & (\B0|counter1 [6] & (!\B0|counter1 [5] & \B0|counter1 [4])))

	.clk(gnd),
	.dataa(\B0|counter1 [7]),
	.datab(\B0|counter1 [6]),
	.datac(\B0|counter1 [5]),
	.datad(\B0|counter1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Equal0~1 .lut_mask = "0800";
defparam \B0|Equal0~1 .operation_mode = "normal";
defparam \B0|Equal0~1 .output_mode = "comb_only";
defparam \B0|Equal0~1 .register_cascade_mode = "off";
defparam \B0|Equal0~1 .sum_lutc_input = "datac";
defparam \B0|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \B0|Equal0~0 (
// Equation(s):
// \B0|Equal0~0_combout  = (!\B0|counter1 [2] & (!\B0|counter1 [3] & (!\B0|counter1 [1] & !\B0|counter1 [0])))

	.clk(gnd),
	.dataa(\B0|counter1 [2]),
	.datab(\B0|counter1 [3]),
	.datac(\B0|counter1 [1]),
	.datad(\B0|counter1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Equal0~0 .lut_mask = "0001";
defparam \B0|Equal0~0 .operation_mode = "normal";
defparam \B0|Equal0~0 .output_mode = "comb_only";
defparam \B0|Equal0~0 .register_cascade_mode = "off";
defparam \B0|Equal0~0 .sum_lutc_input = "datac";
defparam \B0|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxii_lcell \B0|Equal0~3 (
// Equation(s):
// \B0|Equal0~3_combout  = (\B0|Equal0~2_combout  & (\B0|Equal0~1_combout  & (\B0|Equal0~0_combout  & \B0|counter1 [8])))

	.clk(gnd),
	.dataa(\B0|Equal0~2_combout ),
	.datab(\B0|Equal0~1_combout ),
	.datac(\B0|Equal0~0_combout ),
	.datad(\B0|counter1 [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|Equal0~3 .lut_mask = "8000";
defparam \B0|Equal0~3 .operation_mode = "normal";
defparam \B0|Equal0~3 .output_mode = "comb_only";
defparam \B0|Equal0~3 .register_cascade_mode = "off";
defparam \B0|Equal0~3 .sum_lutc_input = "datac";
defparam \B0|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxii_lcell \B0|st_in.countup (
// Equation(s):
// \B0|st_in.countup~regout  = DFFEAS((\B0|Equal0~3_combout  & (((!\sensor_in~combout  & \B0|st_in.waiting_in~regout )))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|Equal0~3_combout ),
	.datab(vcc),
	.datac(\sensor_in~combout ),
	.datad(\B0|st_in.waiting_in~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|st_in.countup~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|st_in.countup .lut_mask = "0a00";
defparam \B0|st_in.countup .operation_mode = "normal";
defparam \B0|st_in.countup .output_mode = "reg_only";
defparam \B0|st_in.countup .register_cascade_mode = "off";
defparam \B0|st_in.countup .sum_lutc_input = "datac";
defparam \B0|st_in.countup .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \B0|count_car_temp[2]~14 (
// Equation(s):
// \B0|count_car_temp[2]~14_combout  = (((\B0|st_out.countdown~regout ) # (\B0|st_in.countup~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B0|st_out.countdown~regout ),
	.datad(\B0|st_in.countup~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B0|count_car_temp[2]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|count_car_temp[2]~14 .lut_mask = "fff0";
defparam \B0|count_car_temp[2]~14 .operation_mode = "normal";
defparam \B0|count_car_temp[2]~14 .output_mode = "comb_only";
defparam \B0|count_car_temp[2]~14 .register_cascade_mode = "off";
defparam \B0|count_car_temp[2]~14 .sum_lutc_input = "datac";
defparam \B0|count_car_temp[2]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \B0|count_car_temp[0] (
// Equation(s):
// \B0|count_car_temp [0] = DFFEAS(((!\B0|count_car_temp [0])), GLOBAL(\B1|temp~regout ), VCC, , \B0|count_car_temp[2]~14_combout , , , , )
// \B0|count_car_temp[0]~1  = CARRY(((\B0|count_car_temp [0])))
// \B0|count_car_temp[0]~1COUT1_22  = CARRY(((\B0|count_car_temp [0])))

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(\B0|count_car_temp [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|count_car_temp[2]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|count_car_temp [0]),
	.cout(),
	.cout0(\B0|count_car_temp[0]~1 ),
	.cout1(\B0|count_car_temp[0]~1COUT1_22 ));
// synopsys translate_off
defparam \B0|count_car_temp[0] .lut_mask = "33cc";
defparam \B0|count_car_temp[0] .operation_mode = "arithmetic";
defparam \B0|count_car_temp[0] .output_mode = "reg_only";
defparam \B0|count_car_temp[0] .register_cascade_mode = "off";
defparam \B0|count_car_temp[0] .sum_lutc_input = "datac";
defparam \B0|count_car_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \B0|count_car_temp[1] (
// Equation(s):
// \B0|count_car_temp [1] = DFFEAS(\B0|st_out.countdown~regout  $ (\B0|count_car_temp [1] $ ((\B0|count_car_temp[0]~1 ))), GLOBAL(\B1|temp~regout ), VCC, , \B0|count_car_temp[2]~14_combout , , , , )
// \B0|count_car_temp[1]~3  = CARRY((\B0|st_out.countdown~regout  & (!\B0|count_car_temp [1] & !\B0|count_car_temp[0]~1 )) # (!\B0|st_out.countdown~regout  & ((!\B0|count_car_temp[0]~1 ) # (!\B0|count_car_temp [1]))))
// \B0|count_car_temp[1]~3COUT1_24  = CARRY((\B0|st_out.countdown~regout  & (!\B0|count_car_temp [1] & !\B0|count_car_temp[0]~1COUT1_22 )) # (!\B0|st_out.countdown~regout  & ((!\B0|count_car_temp[0]~1COUT1_22 ) # (!\B0|count_car_temp [1]))))

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.countdown~regout ),
	.datab(\B0|count_car_temp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|count_car_temp[2]~14_combout ),
	.cin(gnd),
	.cin0(\B0|count_car_temp[0]~1 ),
	.cin1(\B0|count_car_temp[0]~1COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|count_car_temp [1]),
	.cout(),
	.cout0(\B0|count_car_temp[1]~3 ),
	.cout1(\B0|count_car_temp[1]~3COUT1_24 ));
// synopsys translate_off
defparam \B0|count_car_temp[1] .cin0_used = "true";
defparam \B0|count_car_temp[1] .cin1_used = "true";
defparam \B0|count_car_temp[1] .lut_mask = "9617";
defparam \B0|count_car_temp[1] .operation_mode = "arithmetic";
defparam \B0|count_car_temp[1] .output_mode = "reg_only";
defparam \B0|count_car_temp[1] .register_cascade_mode = "off";
defparam \B0|count_car_temp[1] .sum_lutc_input = "cin";
defparam \B0|count_car_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \B0|count_car_temp[2] (
// Equation(s):
// \B0|count_car_temp [2] = DFFEAS(\B0|st_out.countdown~regout  $ (\B0|count_car_temp [2] $ ((!\B0|count_car_temp[1]~3 ))), GLOBAL(\B1|temp~regout ), VCC, , \B0|count_car_temp[2]~14_combout , , , , )
// \B0|count_car_temp[2]~5  = CARRY((\B0|st_out.countdown~regout  & ((\B0|count_car_temp [2]) # (!\B0|count_car_temp[1]~3 ))) # (!\B0|st_out.countdown~regout  & (\B0|count_car_temp [2] & !\B0|count_car_temp[1]~3 )))
// \B0|count_car_temp[2]~5COUT1_26  = CARRY((\B0|st_out.countdown~regout  & ((\B0|count_car_temp [2]) # (!\B0|count_car_temp[1]~3COUT1_24 ))) # (!\B0|st_out.countdown~regout  & (\B0|count_car_temp [2] & !\B0|count_car_temp[1]~3COUT1_24 )))

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.countdown~regout ),
	.datab(\B0|count_car_temp [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|count_car_temp[2]~14_combout ),
	.cin(gnd),
	.cin0(\B0|count_car_temp[1]~3 ),
	.cin1(\B0|count_car_temp[1]~3COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|count_car_temp [2]),
	.cout(),
	.cout0(\B0|count_car_temp[2]~5 ),
	.cout1(\B0|count_car_temp[2]~5COUT1_26 ));
// synopsys translate_off
defparam \B0|count_car_temp[2] .cin0_used = "true";
defparam \B0|count_car_temp[2] .cin1_used = "true";
defparam \B0|count_car_temp[2] .lut_mask = "698e";
defparam \B0|count_car_temp[2] .operation_mode = "arithmetic";
defparam \B0|count_car_temp[2] .output_mode = "reg_only";
defparam \B0|count_car_temp[2] .register_cascade_mode = "off";
defparam \B0|count_car_temp[2] .sum_lutc_input = "cin";
defparam \B0|count_car_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \B0|count_car_temp[3] (
// Equation(s):
// \B0|count_car_temp [3] = DFFEAS(\B0|st_out.countdown~regout  $ (\B0|count_car_temp [3] $ ((\B0|count_car_temp[2]~5 ))), GLOBAL(\B1|temp~regout ), VCC, , \B0|count_car_temp[2]~14_combout , , , , )
// \B0|count_car_temp[3]~7  = CARRY((\B0|st_out.countdown~regout  & (!\B0|count_car_temp [3] & !\B0|count_car_temp[2]~5COUT1_26 )) # (!\B0|st_out.countdown~regout  & ((!\B0|count_car_temp[2]~5COUT1_26 ) # (!\B0|count_car_temp [3]))))

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.countdown~regout ),
	.datab(\B0|count_car_temp [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|count_car_temp[2]~14_combout ),
	.cin(gnd),
	.cin0(\B0|count_car_temp[2]~5 ),
	.cin1(\B0|count_car_temp[2]~5COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|count_car_temp [3]),
	.cout(\B0|count_car_temp[3]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|count_car_temp[3] .cin0_used = "true";
defparam \B0|count_car_temp[3] .cin1_used = "true";
defparam \B0|count_car_temp[3] .lut_mask = "9617";
defparam \B0|count_car_temp[3] .operation_mode = "arithmetic";
defparam \B0|count_car_temp[3] .output_mode = "reg_only";
defparam \B0|count_car_temp[3] .register_cascade_mode = "off";
defparam \B0|count_car_temp[3] .sum_lutc_input = "cin";
defparam \B0|count_car_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \B0|count_car_temp[4] (
// Equation(s):
// \B0|count_car_temp [4] = DFFEAS(\B0|st_out.countdown~regout  $ (\B0|count_car_temp [4] $ ((!\B0|count_car_temp[3]~7 ))), GLOBAL(\B1|temp~regout ), VCC, , \B0|count_car_temp[2]~14_combout , , , , )
// \B0|count_car_temp[4]~9  = CARRY((\B0|st_out.countdown~regout  & ((\B0|count_car_temp [4]) # (!\B0|count_car_temp[3]~7 ))) # (!\B0|st_out.countdown~regout  & (\B0|count_car_temp [4] & !\B0|count_car_temp[3]~7 )))
// \B0|count_car_temp[4]~9COUT1_28  = CARRY((\B0|st_out.countdown~regout  & ((\B0|count_car_temp [4]) # (!\B0|count_car_temp[3]~7 ))) # (!\B0|st_out.countdown~regout  & (\B0|count_car_temp [4] & !\B0|count_car_temp[3]~7 )))

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.countdown~regout ),
	.datab(\B0|count_car_temp [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|count_car_temp[2]~14_combout ),
	.cin(\B0|count_car_temp[3]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|count_car_temp [4]),
	.cout(),
	.cout0(\B0|count_car_temp[4]~9 ),
	.cout1(\B0|count_car_temp[4]~9COUT1_28 ));
// synopsys translate_off
defparam \B0|count_car_temp[4] .cin_used = "true";
defparam \B0|count_car_temp[4] .lut_mask = "698e";
defparam \B0|count_car_temp[4] .operation_mode = "arithmetic";
defparam \B0|count_car_temp[4] .output_mode = "reg_only";
defparam \B0|count_car_temp[4] .register_cascade_mode = "off";
defparam \B0|count_car_temp[4] .sum_lutc_input = "cin";
defparam \B0|count_car_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \B0|count_car_temp[5] (
// Equation(s):
// \B0|count_car_temp [5] = DFFEAS(\B0|st_out.countdown~regout  $ (\B0|count_car_temp [5] $ (((!\B0|count_car_temp[3]~7  & \B0|count_car_temp[4]~9 ) # (\B0|count_car_temp[3]~7  & \B0|count_car_temp[4]~9COUT1_28 )))), GLOBAL(\B1|temp~regout ), VCC, , 
// \B0|count_car_temp[2]~14_combout , , , , )
// \B0|count_car_temp[5]~11  = CARRY((\B0|st_out.countdown~regout  & (!\B0|count_car_temp [5] & !\B0|count_car_temp[4]~9 )) # (!\B0|st_out.countdown~regout  & ((!\B0|count_car_temp[4]~9 ) # (!\B0|count_car_temp [5]))))
// \B0|count_car_temp[5]~11COUT1_30  = CARRY((\B0|st_out.countdown~regout  & (!\B0|count_car_temp [5] & !\B0|count_car_temp[4]~9COUT1_28 )) # (!\B0|st_out.countdown~regout  & ((!\B0|count_car_temp[4]~9COUT1_28 ) # (!\B0|count_car_temp [5]))))

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.countdown~regout ),
	.datab(\B0|count_car_temp [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|count_car_temp[2]~14_combout ),
	.cin(\B0|count_car_temp[3]~7 ),
	.cin0(\B0|count_car_temp[4]~9 ),
	.cin1(\B0|count_car_temp[4]~9COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|count_car_temp [5]),
	.cout(),
	.cout0(\B0|count_car_temp[5]~11 ),
	.cout1(\B0|count_car_temp[5]~11COUT1_30 ));
// synopsys translate_off
defparam \B0|count_car_temp[5] .cin0_used = "true";
defparam \B0|count_car_temp[5] .cin1_used = "true";
defparam \B0|count_car_temp[5] .cin_used = "true";
defparam \B0|count_car_temp[5] .lut_mask = "9617";
defparam \B0|count_car_temp[5] .operation_mode = "arithmetic";
defparam \B0|count_car_temp[5] .output_mode = "reg_only";
defparam \B0|count_car_temp[5] .register_cascade_mode = "off";
defparam \B0|count_car_temp[5] .sum_lutc_input = "cin";
defparam \B0|count_car_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \B0|count_car_temp[6] (
// Equation(s):
// \B0|count_car_temp [6] = DFFEAS(\B0|st_out.countdown~regout  $ (\B0|count_car_temp [6] $ ((!(!\B0|count_car_temp[3]~7  & \B0|count_car_temp[5]~11 ) # (\B0|count_car_temp[3]~7  & \B0|count_car_temp[5]~11COUT1_30 )))), GLOBAL(\B1|temp~regout ), VCC, , 
// \B0|count_car_temp[2]~14_combout , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|st_out.countdown~regout ),
	.datab(\B0|count_car_temp [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|count_car_temp[2]~14_combout ),
	.cin(\B0|count_car_temp[3]~7 ),
	.cin0(\B0|count_car_temp[5]~11 ),
	.cin1(\B0|count_car_temp[5]~11COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B0|count_car_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B0|count_car_temp[6] .cin0_used = "true";
defparam \B0|count_car_temp[6] .cin1_used = "true";
defparam \B0|count_car_temp[6] .cin_used = "true";
defparam \B0|count_car_temp[6] .lut_mask = "6969";
defparam \B0|count_car_temp[6] .operation_mode = "normal";
defparam \B0|count_car_temp[6] .output_mode = "reg_only";
defparam \B0|count_car_temp[6] .register_cascade_mode = "off";
defparam \B0|count_car_temp[6] .sum_lutc_input = "cin";
defparam \B0|count_car_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \B4|led_in (
// Equation(s):
// \B4|led_in~regout  = DFFEAS((((\B0|sig_in~regout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B0|sig_in~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B4|led_in~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B4|led_in .lut_mask = "ff00";
defparam \B4|led_in .operation_mode = "normal";
defparam \B4|led_in .output_mode = "reg_only";
defparam \B4|led_in .register_cascade_mode = "off";
defparam \B4|led_in .sum_lutc_input = "datac";
defparam \B4|led_in .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxii_lcell \B4|led_out (
// Equation(s):
// \B4|led_out~regout  = DFFEAS((((\B0|sig_out~regout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B0|sig_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B4|led_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B4|led_out .lut_mask = "ff00";
defparam \B4|led_out .operation_mode = "normal";
defparam \B4|led_out .output_mode = "reg_only";
defparam \B4|led_out .register_cascade_mode = "off";
defparam \B4|led_out .sum_lutc_input = "datac";
defparam \B4|led_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \B2|counter[0] (
// Equation(s):
// \B2|counter [0] = DFFEAS((((!\B2|counter [0]))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B2|counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B2|counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B2|counter[0] .lut_mask = "00ff";
defparam \B2|counter[0] .operation_mode = "normal";
defparam \B2|counter[0] .output_mode = "reg_only";
defparam \B2|counter[0] .register_cascade_mode = "off";
defparam \B2|counter[0] .sum_lutc_input = "datac";
defparam \B2|counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N7
maxii_lcell \B2|counter[1] (
// Equation(s):
// \B2|Add0~0  = (((D1_counter[1] & \B2|counter [0])))
// \B2|counter [1] = DFFEAS(\B2|Add0~0 , GLOBAL(\B1|temp~regout ), VCC, , , \B3|Add0~0_combout , , , VCC)

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B3|Add0~0_combout ),
	.datad(\B2|counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B2|Add0~0 ),
	.regout(\B2|counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B2|counter[1] .lut_mask = "f000";
defparam \B2|counter[1] .operation_mode = "normal";
defparam \B2|counter[1] .output_mode = "reg_and_comb";
defparam \B2|counter[1] .register_cascade_mode = "off";
defparam \B2|counter[1] .sum_lutc_input = "qfbk";
defparam \B2|counter[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxii_lcell \B3|Add0~0 (
// Equation(s):
// \B3|Add0~0_combout  = \B2|counter [1] $ ((\B2|counter [0]))
// \B3|Add0~2  = CARRY((\B2|counter [1] & (\B2|counter [0])))
// \B3|Add0~2COUT1_25  = CARRY((\B2|counter [1] & (\B2|counter [0])))

	.clk(gnd),
	.dataa(\B2|counter [1]),
	.datab(\B2|counter [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B3|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\B3|Add0~2 ),
	.cout1(\B3|Add0~2COUT1_25 ));
// synopsys translate_off
defparam \B3|Add0~0 .lut_mask = "6688";
defparam \B3|Add0~0 .operation_mode = "arithmetic";
defparam \B3|Add0~0 .output_mode = "comb_only";
defparam \B3|Add0~0 .register_cascade_mode = "off";
defparam \B3|Add0~0 .sum_lutc_input = "datac";
defparam \B3|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N4
maxii_lcell \B2|counter[3] (
// Equation(s):
// \B2|Add0~3  = D1_counter[3] $ (((\B2|counter [1] & (\B2|counter [2] & \B2|counter [0]))))
// \B2|counter [3] = DFFEAS(\B2|Add0~3 , GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B2|counter [1]),
	.datab(\B2|counter [2]),
	.datac(vcc),
	.datad(\B2|counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B2|Add0~3 ),
	.regout(\B2|counter [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B2|counter[3] .lut_mask = "78f0";
defparam \B2|counter[3] .operation_mode = "normal";
defparam \B2|counter[3] .output_mode = "reg_and_comb";
defparam \B2|counter[3] .register_cascade_mode = "off";
defparam \B2|counter[3] .sum_lutc_input = "qfbk";
defparam \B2|counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N8
maxii_lcell \B2|Equal0~0 (
// Equation(s):
// \B2|Equal0~0_combout  = (((!\B3|Add0~0_combout  & \B2|counter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B3|Add0~0_combout ),
	.datad(\B2|counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B2|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B2|Equal0~0 .lut_mask = "0f00";
defparam \B2|Equal0~0 .operation_mode = "normal";
defparam \B2|Equal0~0 .output_mode = "comb_only";
defparam \B2|Equal0~0 .register_cascade_mode = "off";
defparam \B2|Equal0~0 .sum_lutc_input = "datac";
defparam \B2|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N9
maxii_lcell \B2|counter[2] (
// Equation(s):
// \B2|counter [2] = DFFEAS((\B2|Add0~2_combout  & (((\B2|Add0~3 ) # (!\B2|Equal0~0_combout )) # (!\B2|Add0~1_combout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B2|Add0~1_combout ),
	.datab(\B2|Add0~2_combout ),
	.datac(\B2|Add0~3 ),
	.datad(\B2|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B2|counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B2|counter[2] .lut_mask = "c4cc";
defparam \B2|counter[2] .operation_mode = "normal";
defparam \B2|counter[2] .output_mode = "reg_only";
defparam \B2|counter[2] .register_cascade_mode = "off";
defparam \B2|counter[2] .sum_lutc_input = "datac";
defparam \B2|counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N1
maxii_lcell \B2|Add0~2 (
// Equation(s):
// \B2|Add0~2_combout  = (\B2|counter [2] $ (((\B2|counter [1] & \B2|counter [0]))))

	.clk(gnd),
	.dataa(\B2|counter [1]),
	.datab(vcc),
	.datac(\B2|counter [2]),
	.datad(\B2|counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B2|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B2|Add0~2 .lut_mask = "5af0";
defparam \B2|Add0~2 .operation_mode = "normal";
defparam \B2|Add0~2 .output_mode = "comb_only";
defparam \B2|Add0~2 .register_cascade_mode = "off";
defparam \B2|Add0~2 .sum_lutc_input = "datac";
defparam \B2|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N2
maxii_lcell \B2|counter[4] (
// Equation(s):
// \B2|counter [4] = DFFEAS((\B2|Add0~1_combout  & (((\B2|Add0~3 ) # (!\B2|Equal0~0_combout )) # (!\B2|Add0~2_combout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B2|Add0~1_combout ),
	.datab(\B2|Add0~2_combout ),
	.datac(\B2|Add0~3 ),
	.datad(\B2|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B2|counter [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B2|counter[4] .lut_mask = "a2aa";
defparam \B2|counter[4] .operation_mode = "normal";
defparam \B2|counter[4] .output_mode = "reg_only";
defparam \B2|counter[4] .register_cascade_mode = "off";
defparam \B2|counter[4] .sum_lutc_input = "datac";
defparam \B2|counter[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N3
maxii_lcell \B2|Add0~1 (
// Equation(s):
// \B2|Add0~1_combout  = \B2|counter [4] $ (((\B2|Add0~0  & (\B2|counter [2] & \B2|counter [3]))))

	.clk(gnd),
	.dataa(\B2|Add0~0 ),
	.datab(\B2|counter [4]),
	.datac(\B2|counter [2]),
	.datad(\B2|counter [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B2|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B2|Add0~1 .lut_mask = "6ccc";
defparam \B2|Add0~1 .operation_mode = "normal";
defparam \B2|Add0~1 .output_mode = "comb_only";
defparam \B2|Add0~1 .register_cascade_mode = "off";
defparam \B2|Add0~1 .sum_lutc_input = "datac";
defparam \B2|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxii_lcell \B2|LessThan0~0 (
// Equation(s):
// \B2|LessThan0~0_combout  = ((\B3|Add0~0_combout  & ((\B0|sig_in~regout ) # (!\B2|counter [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B2|counter [0]),
	.datac(\B3|Add0~0_combout ),
	.datad(\B0|sig_in~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B2|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B2|LessThan0~0 .lut_mask = "f030";
defparam \B2|LessThan0~0 .operation_mode = "normal";
defparam \B2|LessThan0~0 .output_mode = "comb_only";
defparam \B2|LessThan0~0 .register_cascade_mode = "off";
defparam \B2|LessThan0~0 .sum_lutc_input = "datac";
defparam \B2|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N6
maxii_lcell \B2|PWM_Servo_In (
// Equation(s):
// \B2|PWM_Servo_In~regout  = DFFEAS((!\B2|Add0~1_combout  & (!\B2|Add0~2_combout  & (!\B2|Add0~3  & !\B2|LessThan0~0_combout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B2|Add0~1_combout ),
	.datab(\B2|Add0~2_combout ),
	.datac(\B2|Add0~3 ),
	.datad(\B2|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B2|PWM_Servo_In~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B2|PWM_Servo_In .lut_mask = "0001";
defparam \B2|PWM_Servo_In .operation_mode = "normal";
defparam \B2|PWM_Servo_In .output_mode = "reg_only";
defparam \B2|PWM_Servo_In .register_cascade_mode = "off";
defparam \B2|PWM_Servo_In .sum_lutc_input = "datac";
defparam \B2|PWM_Servo_In .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N1
maxii_lcell \B3|Add0~5 (
// Equation(s):
// \B3|Add0~5_combout  = \B2|counter [2] $ ((((\B3|Add0~2 ))))
// \B3|Add0~7  = CARRY(((!\B3|Add0~2 )) # (!\B2|counter [2]))
// \B3|Add0~7COUT1_27  = CARRY(((!\B3|Add0~2COUT1_25 )) # (!\B2|counter [2]))

	.clk(gnd),
	.dataa(\B2|counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B3|Add0~2 ),
	.cin1(\B3|Add0~2COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B3|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\B3|Add0~7 ),
	.cout1(\B3|Add0~7COUT1_27 ));
// synopsys translate_off
defparam \B3|Add0~5 .cin0_used = "true";
defparam \B3|Add0~5 .cin1_used = "true";
defparam \B3|Add0~5 .lut_mask = "5a5f";
defparam \B3|Add0~5 .operation_mode = "arithmetic";
defparam \B3|Add0~5 .output_mode = "comb_only";
defparam \B3|Add0~5 .register_cascade_mode = "off";
defparam \B3|Add0~5 .sum_lutc_input = "cin";
defparam \B3|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxii_lcell \B3|Add0~10 (
// Equation(s):
// \B3|Add0~10_combout  = (\B2|counter [3] $ ((!\B3|Add0~7 )))
// \B3|Add0~12  = CARRY(((\B2|counter [3] & !\B3|Add0~7 )))
// \B3|Add0~12COUT1_29  = CARRY(((\B2|counter [3] & !\B3|Add0~7COUT1_27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B2|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B3|Add0~7 ),
	.cin1(\B3|Add0~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B3|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\B3|Add0~12 ),
	.cout1(\B3|Add0~12COUT1_29 ));
// synopsys translate_off
defparam \B3|Add0~10 .cin0_used = "true";
defparam \B3|Add0~10 .cin1_used = "true";
defparam \B3|Add0~10 .lut_mask = "c30c";
defparam \B3|Add0~10 .operation_mode = "arithmetic";
defparam \B3|Add0~10 .output_mode = "comb_only";
defparam \B3|Add0~10 .register_cascade_mode = "off";
defparam \B3|Add0~10 .sum_lutc_input = "cin";
defparam \B3|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxii_lcell \B3|Add0~15 (
// Equation(s):
// \B3|Add0~15_combout  = ((\B3|Add0~12  $ (\B2|counter [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B2|counter [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B3|Add0~12 ),
	.cin1(\B3|Add0~12COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B3|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B3|Add0~15 .cin0_used = "true";
defparam \B3|Add0~15 .cin1_used = "true";
defparam \B3|Add0~15 .lut_mask = "0ff0";
defparam \B3|Add0~15 .operation_mode = "normal";
defparam \B3|Add0~15 .output_mode = "comb_only";
defparam \B3|Add0~15 .register_cascade_mode = "off";
defparam \B3|Add0~15 .sum_lutc_input = "cin";
defparam \B3|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \B3|LessThan0~0 (
// Equation(s):
// \B3|LessThan0~0_combout  = ((\B3|Add0~0_combout  & ((!\B0|sig_out~regout ) # (!\B2|counter [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B2|counter [0]),
	.datac(\B3|Add0~0_combout ),
	.datad(\B0|sig_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B3|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B3|LessThan0~0 .lut_mask = "30f0";
defparam \B3|LessThan0~0 .operation_mode = "normal";
defparam \B3|LessThan0~0 .output_mode = "comb_only";
defparam \B3|LessThan0~0 .register_cascade_mode = "off";
defparam \B3|LessThan0~0 .sum_lutc_input = "datac";
defparam \B3|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \B3|PWM_Servo_Out (
// Equation(s):
// \B3|PWM_Servo_Out~regout  = DFFEAS((!\B3|Add0~15_combout  & (!\B3|Add0~10_combout  & (!\B3|LessThan0~0_combout  & !\B3|Add0~5_combout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B3|Add0~15_combout ),
	.datab(\B3|Add0~10_combout ),
	.datac(\B3|LessThan0~0_combout ),
	.datad(\B3|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B3|PWM_Servo_Out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B3|PWM_Servo_Out .lut_mask = "0001";
defparam \B3|PWM_Servo_Out .operation_mode = "normal";
defparam \B3|PWM_Servo_Out .output_mode = "reg_only";
defparam \B3|PWM_Servo_Out .register_cascade_mode = "off";
defparam \B3|PWM_Servo_Out .sum_lutc_input = "datac";
defparam \B3|PWM_Servo_Out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N2
maxii_lcell \B6|count[0] (
// Equation(s):
// \B6|count [0] = DFFEAS(((!\B6|count [0] & (!\B6|st~regout ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(\B6|count [0]),
	.datac(\B6|st~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|count[0] .lut_mask = "0303";
defparam \B6|count[0] .operation_mode = "normal";
defparam \B6|count[0] .output_mode = "reg_only";
defparam \B6|count[0] .register_cascade_mode = "off";
defparam \B6|count[0] .sum_lutc_input = "datac";
defparam \B6|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N4
maxii_lcell \B6|count[1] (
// Equation(s):
// \B6|count [1] = DFFEAS(((\B6|count [1] $ (\B6|count [0]))), GLOBAL(\B1|temp~regout ), VCC, , , , , \B6|st~regout , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B6|count [1]),
	.datad(\B6|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\B6|st~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|count[1] .lut_mask = "0ff0";
defparam \B6|count[1] .operation_mode = "normal";
defparam \B6|count[1] .output_mode = "reg_only";
defparam \B6|count[1] .register_cascade_mode = "off";
defparam \B6|count[1] .sum_lutc_input = "datac";
defparam \B6|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N7
maxii_lcell \B6|count[2] (
// Equation(s):
// \B6|count [2] = DFFEAS((\B6|count [2] $ (((\B6|count [1] & \B6|count [0])))), GLOBAL(\B1|temp~regout ), VCC, , , , , \B6|st~regout , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(\B6|count [2]),
	.datac(\B6|count [1]),
	.datad(\B6|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\B6|st~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|count[2] .lut_mask = "3ccc";
defparam \B6|count[2] .operation_mode = "normal";
defparam \B6|count[2] .output_mode = "reg_only";
defparam \B6|count[2] .register_cascade_mode = "off";
defparam \B6|count[2] .sum_lutc_input = "datac";
defparam \B6|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y1_N5
maxii_lcell \B6|st~2 (
// Equation(s):
// \B6|st~2_combout  = ((!\B6|count [2] & (!\B6|st~regout  & \B6|count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B6|count [2]),
	.datac(\B6|st~regout ),
	.datad(\B6|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|st~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|st~2 .lut_mask = "0300";
defparam \B6|st~2 .operation_mode = "normal";
defparam \B6|st~2 .output_mode = "comb_only";
defparam \B6|st~2 .register_cascade_mode = "off";
defparam \B6|st~2 .sum_lutc_input = "datac";
defparam \B6|st~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \B6|command[1] (
// Equation(s):
// \B6|command [1] = DFFEAS((\B6|command[0]~0_combout  & ((\B6|Equal8~0_combout ) # (\B6|command [1] $ (\B6|command [0])))) # (!\B6|command[0]~0_combout  & (\B6|command [1])), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|command [1]),
	.datab(\B6|Equal8~0_combout ),
	.datac(\B6|command[0]~0_combout ),
	.datad(\B6|command [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|command [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|command[1] .lut_mask = "daea";
defparam \B6|command[1] .operation_mode = "normal";
defparam \B6|command[1] .output_mode = "reg_only";
defparam \B6|command[1] .register_cascade_mode = "off";
defparam \B6|command[1] .sum_lutc_input = "datac";
defparam \B6|command[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \B6|Equal7~0 (
// Equation(s):
// \B6|Equal7~0_combout  = ((\B6|command [0] & (!\B6|command [3] & \B6|command [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B6|command [0]),
	.datac(\B6|command [3]),
	.datad(\B6|command [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Equal7~0 .lut_mask = "0c00";
defparam \B6|Equal7~0 .operation_mode = "normal";
defparam \B6|Equal7~0 .output_mode = "comb_only";
defparam \B6|Equal7~0 .register_cascade_mode = "off";
defparam \B6|Equal7~0 .sum_lutc_input = "datac";
defparam \B6|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \B6|index[3]~0 (
// Equation(s):
// \B6|index[3]~0_combout  = ((\B6|Equal7~0_combout  & (\B6|st~regout  & \B6|command [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B6|Equal7~0_combout ),
	.datac(\B6|st~regout ),
	.datad(\B6|command [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|index[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|index[3]~0 .lut_mask = "c000";
defparam \B6|index[3]~0 .operation_mode = "normal";
defparam \B6|index[3]~0 .output_mode = "comb_only";
defparam \B6|index[3]~0 .register_cascade_mode = "off";
defparam \B6|index[3]~0 .sum_lutc_input = "datac";
defparam \B6|index[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \B6|index[0] (
// Equation(s):
// \B6|index [0] = DFFEAS(((!\B6|index [0] & (!\B6|index [3]))), GLOBAL(\B1|temp~regout ), VCC, , \B6|index[3]~0_combout , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(\B6|index [0]),
	.datac(\B6|index [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B6|index[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|index [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|index[0] .lut_mask = "0303";
defparam \B6|index[0] .operation_mode = "normal";
defparam \B6|index[0] .output_mode = "reg_only";
defparam \B6|index[0] .register_cascade_mode = "off";
defparam \B6|index[0] .sum_lutc_input = "datac";
defparam \B6|index[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \B6|index[1] (
// Equation(s):
// \B6|index [1] = DFFEAS(((!\B6|index [3] & (\B6|index [1] $ (\B6|index [0])))), GLOBAL(\B1|temp~regout ), VCC, , \B6|index[3]~0_combout , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(\B6|index [1]),
	.datac(\B6|index [3]),
	.datad(\B6|index [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B6|index[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|index [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|index[1] .lut_mask = "030c";
defparam \B6|index[1] .operation_mode = "normal";
defparam \B6|index[1] .output_mode = "reg_only";
defparam \B6|index[1] .register_cascade_mode = "off";
defparam \B6|index[1] .sum_lutc_input = "datac";
defparam \B6|index[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \B6|index[2] (
// Equation(s):
// \B6|index [2] = DFFEAS((\B6|index [2] $ (((\B6|index [1] & \B6|index [0])))), GLOBAL(\B1|temp~regout ), VCC, , \B6|index[3]~0_combout , , , \B6|index [3], )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(\B6|index [1]),
	.datac(\B6|index [2]),
	.datad(\B6|index [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\B6|index [3]),
	.sload(gnd),
	.ena(\B6|index[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|index [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|index[2] .lut_mask = "3cf0";
defparam \B6|index[2] .operation_mode = "normal";
defparam \B6|index[2] .output_mode = "reg_only";
defparam \B6|index[2] .register_cascade_mode = "off";
defparam \B6|index[2] .sum_lutc_input = "datac";
defparam \B6|index[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \B6|index[3] (
// Equation(s):
// \B6|index [3] = DFFEAS(\B6|index [3] $ (((\B6|index [1] & (\B6|index [2] & \B6|index [0])))), GLOBAL(\B1|temp~regout ), VCC, , \B6|index[3]~0_combout , , , \B6|index [3], )

	.clk(\B1|temp~regout ),
	.dataa(\B6|index [3]),
	.datab(\B6|index [1]),
	.datac(\B6|index [2]),
	.datad(\B6|index [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\B6|index [3]),
	.sload(gnd),
	.ena(\B6|index[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|index [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|index[3] .lut_mask = "6aaa";
defparam \B6|index[3] .operation_mode = "normal";
defparam \B6|index[3] .output_mode = "reg_only";
defparam \B6|index[3] .register_cascade_mode = "off";
defparam \B6|index[3] .sum_lutc_input = "datac";
defparam \B6|index[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \B6|command[0]~0 (
// Equation(s):
// \B6|command[0]~0_combout  = (\B6|st~regout  & (((\B6|index [3]) # (!\B6|command [2])) # (!\B6|Equal7~0_combout )))

	.clk(gnd),
	.dataa(\B6|Equal7~0_combout ),
	.datab(\B6|index [3]),
	.datac(\B6|command [2]),
	.datad(\B6|st~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|command[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|command[0]~0 .lut_mask = "df00";
defparam \B6|command[0]~0 .operation_mode = "normal";
defparam \B6|command[0]~0 .output_mode = "comb_only";
defparam \B6|command[0]~0 .register_cascade_mode = "off";
defparam \B6|command[0]~0 .sum_lutc_input = "datac";
defparam \B6|command[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \B6|command[0] (
// Equation(s):
// \B6|command [0] = DFFEAS(((\B6|command[0]~0_combout  $ (\B6|command [0]))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B6|command[0]~0_combout ),
	.datad(\B6|command [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|command [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|command[0] .lut_mask = "0ff0";
defparam \B6|command[0] .operation_mode = "normal";
defparam \B6|command[0] .output_mode = "reg_only";
defparam \B6|command[0] .register_cascade_mode = "off";
defparam \B6|command[0] .sum_lutc_input = "datac";
defparam \B6|command[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \B6|LessThan2~1 (
// Equation(s):
// \B6|LessThan2~1_combout  = (\B6|command [0] & (((\B6|command [1]))))

	.clk(gnd),
	.dataa(\B6|command [0]),
	.datab(vcc),
	.datac(\B6|command [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|LessThan2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|LessThan2~1 .lut_mask = "a0a0";
defparam \B6|LessThan2~1 .operation_mode = "normal";
defparam \B6|LessThan2~1 .output_mode = "comb_only";
defparam \B6|LessThan2~1 .register_cascade_mode = "off";
defparam \B6|LessThan2~1 .sum_lutc_input = "datac";
defparam \B6|LessThan2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \B6|command[3]~4 (
// Equation(s):
// \B6|command[3]~4_combout  = (\B6|command[0]~0_combout  & (\B6|command [3] $ (((\B6|LessThan2~1_combout  & \B6|command [2])))))

	.clk(gnd),
	.dataa(\B6|command [3]),
	.datab(\B6|LessThan2~1_combout ),
	.datac(\B6|command[0]~0_combout ),
	.datad(\B6|command [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|command[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|command[3]~4 .lut_mask = "60a0";
defparam \B6|command[3]~4 .operation_mode = "normal";
defparam \B6|command[3]~4 .output_mode = "comb_only";
defparam \B6|command[3]~4 .register_cascade_mode = "off";
defparam \B6|command[3]~4 .sum_lutc_input = "datac";
defparam \B6|command[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \B6|command[3] (
// Equation(s):
// \B6|command [3] = DFFEAS((\B6|command [3] & (((!\B6|Equal8~0_combout  & \B6|command[3]~4_combout )) # (!\B6|st~regout ))) # (!\B6|command [3] & (((!\B6|Equal8~0_combout  & \B6|command[3]~4_combout )))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|command [3]),
	.datab(\B6|st~regout ),
	.datac(\B6|Equal8~0_combout ),
	.datad(\B6|command[3]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|command [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|command[3] .lut_mask = "2f22";
defparam \B6|command[3] .operation_mode = "normal";
defparam \B6|command[3] .output_mode = "reg_only";
defparam \B6|command[3] .register_cascade_mode = "off";
defparam \B6|command[3] .sum_lutc_input = "datac";
defparam \B6|command[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \B6|Equal8~0 (
// Equation(s):
// \B6|Equal8~0_combout  = (\B6|command [3] & (!\B6|command [2] & (!\B6|command [1] & !\B6|command [0])))

	.clk(gnd),
	.dataa(\B6|command [3]),
	.datab(\B6|command [2]),
	.datac(\B6|command [1]),
	.datad(\B6|command [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Equal8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Equal8~0 .lut_mask = "0002";
defparam \B6|Equal8~0 .operation_mode = "normal";
defparam \B6|Equal8~0 .output_mode = "comb_only";
defparam \B6|Equal8~0 .register_cascade_mode = "off";
defparam \B6|Equal8~0 .sum_lutc_input = "datac";
defparam \B6|Equal8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \B6|command[2] (
// Equation(s):
// \B6|command [2] = DFFEAS((\B6|command[0]~0_combout  & ((\B6|Equal8~0_combout ) # (\B6|LessThan2~1_combout  $ (\B6|command [2])))) # (!\B6|command[0]~0_combout  & (((\B6|command [2])))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|Equal8~0_combout ),
	.datab(\B6|LessThan2~1_combout ),
	.datac(\B6|command[0]~0_combout ),
	.datad(\B6|command [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|command [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|command[2] .lut_mask = "bfe0";
defparam \B6|command[2] .operation_mode = "normal";
defparam \B6|command[2] .output_mode = "reg_only";
defparam \B6|command[2] .register_cascade_mode = "off";
defparam \B6|command[2] .sum_lutc_input = "datac";
defparam \B6|command[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \B6|st~1 (
// Equation(s):
// \B6|st~1_combout  = (\B6|command [2] & (\B6|index [3] & (\B6|Equal7~0_combout )))

	.clk(gnd),
	.dataa(\B6|command [2]),
	.datab(\B6|index [3]),
	.datac(\B6|Equal7~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|st~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|st~1 .lut_mask = "8080";
defparam \B6|st~1 .operation_mode = "normal";
defparam \B6|st~1 .output_mode = "comb_only";
defparam \B6|st~1 .register_cascade_mode = "off";
defparam \B6|st~1 .sum_lutc_input = "datac";
defparam \B6|st~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N0
maxii_lcell \B6|st (
// Equation(s):
// \B6|st~regout  = DFFEAS((\B6|count [1] & ((\B6|st~2_combout ) # ((\B6|st~regout  & \B6|st~1_combout )))) # (!\B6|count [1] & (\B6|st~regout  & ((\B6|st~1_combout )))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|count [1]),
	.datab(\B6|st~regout ),
	.datac(\B6|st~2_combout ),
	.datad(\B6|st~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|st~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|st .lut_mask = "eca0";
defparam \B6|st .operation_mode = "normal";
defparam \B6|st .output_mode = "reg_only";
defparam \B6|st .register_cascade_mode = "off";
defparam \B6|st .sum_lutc_input = "datac";
defparam \B6|st .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N6
maxii_lcell \B6|st~0 (
// Equation(s):
// \B6|st~0_combout  = ((!\B6|st~regout  & (!\B6|count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B6|st~regout ),
	.datac(\B6|count [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|st~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|st~0 .lut_mask = "0303";
defparam \B6|st~0 .operation_mode = "normal";
defparam \B6|st~0 .output_mode = "comb_only";
defparam \B6|st~0 .register_cascade_mode = "off";
defparam \B6|st~0 .sum_lutc_input = "datac";
defparam \B6|st~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N9
maxii_lcell \B6|EN (
// Equation(s):
// \B6|EN~regout  = DFFEAS((\B6|st~0_combout  & ((\B6|count [1] & ((\B6|EN~regout ))) # (!\B6|count [1] & (!\B6|count [0])))) # (!\B6|st~0_combout  & (((\B6|EN~regout )))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|st~0_combout ),
	.datab(\B6|count [0]),
	.datac(\B6|count [1]),
	.datad(\B6|EN~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|EN~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|EN .lut_mask = "f702";
defparam \B6|EN .operation_mode = "normal";
defparam \B6|EN .output_mode = "reg_only";
defparam \B6|EN .register_cascade_mode = "off";
defparam \B6|EN .sum_lutc_input = "datac";
defparam \B6|EN .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \B6|RS (
// Equation(s):
// \B6|RS~regout  = DFFEAS((\B6|Equal7~0_combout  & (\B6|command [2] & ((\B6|RS~regout ) # (!\B6|index [3])))), GLOBAL(\B1|temp~regout ), VCC, , \B6|st~regout , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|Equal7~0_combout ),
	.datab(\B6|index [3]),
	.datac(\B6|command [2]),
	.datad(\B6|RS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B6|st~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|RS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|RS .lut_mask = "a020";
defparam \B6|RS .operation_mode = "normal";
defparam \B6|RS .output_mode = "reg_only";
defparam \B6|RS .register_cascade_mode = "off";
defparam \B6|RS .sum_lutc_input = "datac";
defparam \B6|RS .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \B6|LessThan2~0 (
// Equation(s):
// \B6|LessThan2~0_combout  = (\B6|command [2]) # ((\B6|command [3]) # ((\B6|command [0] & \B6|command [1])))

	.clk(gnd),
	.dataa(\B6|command [2]),
	.datab(\B6|command [0]),
	.datac(\B6|command [3]),
	.datad(\B6|command [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|LessThan2~0 .lut_mask = "fefa";
defparam \B6|LessThan2~0 .operation_mode = "normal";
defparam \B6|LessThan2~0 .output_mode = "comb_only";
defparam \B6|LessThan2~0 .register_cascade_mode = "off";
defparam \B6|LessThan2~0 .sum_lutc_input = "datac";
defparam \B6|LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \B6|Selector11~2 (
// Equation(s):
// \B6|Selector11~2_combout  = ((\B6|data_out [0] & ((\B6|st~1_combout ) # (!\B6|LessThan2~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B6|data_out [0]),
	.datac(\B6|st~1_combout ),
	.datad(\B6|LessThan2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector11~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Selector11~2 .lut_mask = "c0cc";
defparam \B6|Selector11~2 .operation_mode = "normal";
defparam \B6|Selector11~2 .output_mode = "comb_only";
defparam \B6|Selector11~2 .register_cascade_mode = "off";
defparam \B6|Selector11~2 .sum_lutc_input = "datac";
defparam \B6|Selector11~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \B6|Selector9~0 (
// Equation(s):
// \B6|Selector9~0_combout  = ((\B6|index [2] & ((!\B6|index [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B6|index [2]),
	.datac(vcc),
	.datad(\B6|index [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Selector9~0 .lut_mask = "00cc";
defparam \B6|Selector9~0 .operation_mode = "normal";
defparam \B6|Selector9~0 .output_mode = "comb_only";
defparam \B6|Selector9~0 .register_cascade_mode = "off";
defparam \B6|Selector9~0 .sum_lutc_input = "datac";
defparam \B6|Selector9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \B5|donvi[0] (
// Equation(s):
// \B5|donvi [0] = DFFEAS((((\B0|count_car_temp [0]))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B0|count_car_temp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B5|donvi [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|donvi[0] .lut_mask = "ff00";
defparam \B5|donvi[0] .operation_mode = "normal";
defparam \B5|donvi[0] .output_mode = "reg_only";
defparam \B5|donvi[0] .register_cascade_mode = "off";
defparam \B5|donvi[0] .sum_lutc_input = "datac";
defparam \B5|donvi[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \B5|donvi_ascii[0] (
// Equation(s):
// \B6|Selector11~0  = (\B6|index [2] & ((\B6|index [1] & (G1_donvi_ascii[0] & \B6|index [0])) # (!\B6|index [1] & ((!\B6|index [0]))))) # (!\B6|index [2] & (!\B6|index [1]))

	.clk(\B1|temp~regout ),
	.dataa(\B6|index [2]),
	.datab(\B6|index [1]),
	.datac(\B5|donvi [0]),
	.datad(\B6|index [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector11~0 ),
	.regout(\B5|donvi_ascii [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|donvi_ascii[0] .lut_mask = "9133";
defparam \B5|donvi_ascii[0] .operation_mode = "normal";
defparam \B5|donvi_ascii[0] .output_mode = "comb_only";
defparam \B5|donvi_ascii[0] .register_cascade_mode = "off";
defparam \B5|donvi_ascii[0] .sum_lutc_input = "qfbk";
defparam \B5|donvi_ascii[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] = (\B0|count_car_temp [4])
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT  = CARRY((\B0|count_car_temp [4]))
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_29  = CARRY((\B0|count_car_temp [4]))

	.clk(gnd),
	.dataa(\B0|count_car_temp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_29 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .lut_mask = "aaaa";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout  = (((\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUT ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~COUTCOUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin0_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .cin1_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .lut_mask = "f0f0";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_31  = CARRY(((\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_31 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \B0|count_car_temp [5] $ ((((!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((!\B0|count_car_temp [5] & ((!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ))))
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_33  = CARRY((!\B0|count_car_temp [5] & ((!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_31 ))))

	.clk(gnd),
	.dataa(\B0|count_car_temp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_33 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "a505";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \B0|count_car_temp [6] $ ((((!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((\B0|count_car_temp [6] & ((!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_35  = CARRY((\B0|count_car_temp [6] & ((!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_33 ))))

	.clk(gnd),
	.dataa(\B0|count_car_temp [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_35 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "a50a";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \B5|chuc[3] (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0  = (((\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))
// \B5|chuc [3] = DFFEAS(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 , GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.regout(\B5|chuc [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|chuc[3] .cin0_used = "true";
defparam \B5|chuc[3] .cin1_used = "true";
defparam \B5|chuc[3] .lut_mask = "f0f0";
defparam \B5|chuc[3] .operation_mode = "normal";
defparam \B5|chuc[3] .output_mode = "reg_and_comb";
defparam \B5|chuc[3] .register_cascade_mode = "off";
defparam \B5|chuc[3] .sum_lutc_input = "cin";
defparam \B5|chuc[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[16]~4_combout  = ((!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1] & ((\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datac(vcc),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = "3300";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[16]~4 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[16]~4 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[16]~4 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[16]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[16]~3 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[16]~3_combout  = (((!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0  & \B0|count_car_temp [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.datad(\B0|count_car_temp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[16]~3 .lut_mask = "0f00";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[16]~3 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[16]~3 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[16]~3 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[16]~3 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[16]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] = ((\B0|count_car_temp [3]))
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT  = CARRY(((\B0|count_car_temp [3])))
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_43  = CARRY(((\B0|count_car_temp [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|count_car_temp [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_43 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .lut_mask = "cccc";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout  = (((\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUT ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~COUTCOUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin0_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .cin1_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  = CARRY(((\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_35  = CARRY(((\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_35 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .lut_mask = "ffcc";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .output_mode = "none";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0  $ (((!\B5|Div0|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// (!\B5|Div0|auto_generated|divider|divider|StageOut[16]~3_combout ))))
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((!\B5|Div0|auto_generated|divider|divider|StageOut[16]~4_combout  & (!\B5|Div0|auto_generated|divider|divider|StageOut[16]~3_combout  & 
// !\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 )))
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_37  = CARRY((!\B5|Div0|auto_generated|divider|divider|StageOut[16]~4_combout  & (!\B5|Div0|auto_generated|divider|divider|StageOut[16]~3_combout  & 
// !\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_35 )))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(\B5|Div0|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17_cout0 ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_37 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "e101";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[18]~11 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[18]~11_combout  = (((\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0  & \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[18]~11 .lut_mask = "f000";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[18]~11 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[18]~11 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[18]~11 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[18]~11 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[18]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[18]~10 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[18]~10_combout  = (\B0|count_car_temp [6] & (((!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(\B0|count_car_temp [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[18]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[18]~10 .lut_mask = "00aa";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[18]~10 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[18]~10 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[18]~10 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[18]~10 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[18]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[17]~16 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[17]~16_combout  = (((!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0  & \B0|count_car_temp [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.datad(\B0|count_car_temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[17]~16 .lut_mask = "0f00";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[17]~16 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[17]~16 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[17]~16 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[17]~16 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[17]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[17]~17 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[17]~17_combout  = (((\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  & \B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[17]~17 .lut_mask = "f000";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[17]~17 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[17]~17 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[17]~17 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[17]~17 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[17]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout  = \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  $ (((!\B5|Div0|auto_generated|divider|divider|StageOut[17]~16_combout  & 
// (!\B5|Div0|auto_generated|divider|divider|StageOut[17]~17_combout ))))
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22  = CARRY((!\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  & ((\B5|Div0|auto_generated|divider|divider|StageOut[17]~16_combout ) # 
// (\B5|Div0|auto_generated|divider|divider|StageOut[17]~17_combout ))))
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_39  = CARRY((!\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_37  & ((\B5|Div0|auto_generated|divider|divider|StageOut[17]~16_combout ) # 
// (\B5|Div0|auto_generated|divider|divider|StageOut[17]~17_combout ))))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.datab(\B5|Div0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_39 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin0_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin1_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .lut_mask = "e10e";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0  = CARRY((!\B5|Div0|auto_generated|divider|divider|StageOut[18]~11_combout  & (!\B5|Div0|auto_generated|divider|divider|StageOut[18]~10_combout  & 
// !\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 )))
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_41  = CARRY((!\B5|Div0|auto_generated|divider|divider|StageOut[18]~11_combout  & (!\B5|Div0|auto_generated|divider|divider|StageOut[18]~10_combout  & 
// !\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_39 )))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.datab(\B5|Div0|auto_generated|divider|divider|StageOut[18]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_41 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin0_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .cin1_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .output_mode = "none";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \B5|chuc[2] (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  = (((!\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 )))
// \B5|chuc [2] = DFFEAS(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 , GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12_cout0 ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.regout(\B5|chuc [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|chuc[2] .cin0_used = "true";
defparam \B5|chuc[2] .cin1_used = "true";
defparam \B5|chuc[2] .lut_mask = "0f0f";
defparam \B5|chuc[2] .operation_mode = "normal";
defparam \B5|chuc[2] .output_mode = "reg_and_comb";
defparam \B5|chuc[2] .register_cascade_mode = "off";
defparam \B5|chuc[2] .sum_lutc_input = "cin";
defparam \B5|chuc[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[22]~0 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[22]~0_combout  = (!\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & ((\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0  & 
// ((!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]))) # (!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0  & (\B0|count_car_temp [4]))))

	.clk(gnd),
	.dataa(\B0|count_car_temp [4]),
	.datab(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella [1]),
	.datac(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[22]~0 .lut_mask = "030a";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[22]~0 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[22]~0 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[22]~0 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[22]~0 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[22]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[23]~8 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[23]~8_combout  = (!\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & ((\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0  & 
// ((\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ))) # (!\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0  & (\B0|count_car_temp [5]))))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 ),
	.datab(\B0|count_car_temp [5]),
	.datac(\B5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[23]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[23]~8 .lut_mask = "00e4";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[23]~8 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[23]~8 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[23]~8 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[23]~8 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[23]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[23]~9 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[23]~9_combout  = (((\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[23]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[23]~9 .lut_mask = "f000";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[23]~9 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[23]~9 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[23]~9 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[23]~9 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[23]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[22]~5 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[22]~5_combout  = (\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & (((\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[22]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[22]~5 .lut_mask = "aa00";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[22]~5 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[22]~5 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[22]~5 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[22]~5 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[22]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[21]~12 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[21]~12_combout  = (((\B0|count_car_temp [3] & !\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B0|count_car_temp [3]),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[21]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[21]~12 .lut_mask = "00f0";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[21]~12 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[21]~12 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[21]~12 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[21]~12 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[21]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[21]~13 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[21]~13_combout  = ((!\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1] & ((\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(vcc),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[21]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[21]~13 .lut_mask = "3300";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[21]~13 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[21]~13 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[21]~13 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[21]~13 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[21]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] = ((\B0|count_car_temp [2]))
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT  = CARRY(((\B0|count_car_temp [2])))
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_43  = CARRY(((\B0|count_car_temp [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B0|count_car_temp [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_43 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .lut_mask = "cccc";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout  = (((\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUT ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~COUTCOUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin0_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .cin1_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "f0f0";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N0
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  = CARRY(((\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_35  = CARRY(((\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_35 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .lut_mask = "ffcc";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .output_mode = "none";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N1
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0  $ (((!\B5|Div0|auto_generated|divider|divider|StageOut[21]~12_combout  & 
// (!\B5|Div0|auto_generated|divider|divider|StageOut[21]~13_combout ))))
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((!\B5|Div0|auto_generated|divider|divider|StageOut[21]~12_combout  & (!\B5|Div0|auto_generated|divider|divider|StageOut[21]~13_combout  & 
// !\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 )))
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_37  = CARRY((!\B5|Div0|auto_generated|divider|divider|StageOut[21]~12_combout  & (!\B5|Div0|auto_generated|divider|divider|StageOut[21]~13_combout  & 
// !\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_35 )))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|StageOut[21]~12_combout ),
	.datab(\B5|Div0|auto_generated|divider|divider|StageOut[21]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22_cout0 ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_37 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "e101";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  $ (((!\B5|Div0|auto_generated|divider|divider|StageOut[22]~0_combout  & 
// (!\B5|Div0|auto_generated|divider|divider|StageOut[22]~5_combout ))))
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  = CARRY((!\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  & ((\B5|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ) # 
// (\B5|Div0|auto_generated|divider|divider|StageOut[22]~5_combout ))))
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_39  = CARRY((!\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_37  & ((\B5|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ) # 
// (\B5|Div0|auto_generated|divider|divider|StageOut[22]~5_combout ))))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datab(\B5|Div0|auto_generated|divider|divider|StageOut[22]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_39 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin0_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin1_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "e10e";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N3
maxii_lcell \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0  = CARRY((!\B5|Div0|auto_generated|divider|divider|StageOut[23]~8_combout  & (!\B5|Div0|auto_generated|divider|divider|StageOut[23]~9_combout  & 
// !\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 )))
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_41  = CARRY((!\B5|Div0|auto_generated|divider|divider|StageOut[23]~8_combout  & (!\B5|Div0|auto_generated|divider|divider|StageOut[23]~9_combout  & 
// !\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_39 )))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|StageOut[23]~8_combout ),
	.datab(\B5|Div0|auto_generated|divider|divider|StageOut[23]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ),
	.cout1(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_41 ));
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .cin0_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .cin1_used = "true";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .lut_mask = "ff01";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .output_mode = "none";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxii_lcell \B5|chuc[1] (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0  = (((!\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 )))
// \B5|chuc [1] = DFFEAS(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 , GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12_cout0 ),
	.cin1(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.regout(\B5|chuc [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|chuc[1] .cin0_used = "true";
defparam \B5|chuc[1] .cin1_used = "true";
defparam \B5|chuc[1] .lut_mask = "0f0f";
defparam \B5|chuc[1] .operation_mode = "normal";
defparam \B5|chuc[1] .output_mode = "reg_and_comb";
defparam \B5|chuc[1] .register_cascade_mode = "off";
defparam \B5|chuc[1] .sum_lutc_input = "cin";
defparam \B5|chuc[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[28]~1 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[28]~1_combout  = (!\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0  & ((\B5|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ) # 
// ((\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & \B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ))))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datab(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datac(\B5|Div0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[28]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[28]~1 .lut_mask = "00f8";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[28]~1 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[28]~1 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[28]~1 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[28]~1 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[28]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[28]~2 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[28]~2_combout  = (((\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0  & \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[28]~2 .lut_mask = "f000";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[28]~2 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[28]~2 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[28]~2 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[28]~2 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[28]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[27]~7_combout  = (((\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  & \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = "f000";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[27]~7 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[27]~7 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[27]~7 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[27]~7 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[27]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[27]~6 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[27]~6_combout  = (!\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0  & ((\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & 
// ((!\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]))) # (!\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0  & (\B0|count_car_temp [3]))))

	.clk(gnd),
	.dataa(\B0|count_car_temp [3]),
	.datab(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella [1]),
	.datac(\B5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 ),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[27]~6 .lut_mask = "003a";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[27]~6 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[27]~6 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[27]~6 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[27]~6 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[27]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[26]~15 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[26]~15_combout  = (((!\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1] & \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella [1]),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[26]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[26]~15 .lut_mask = "0f00";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[26]~15 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[26]~15 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[26]~15 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[26]~15 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[26]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[26]~14 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[26]~14_combout  = (((\B0|count_car_temp [2] & !\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B0|count_car_temp [2]),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[26]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[26]~14 .lut_mask = "00f0";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[26]~14 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[26]~14 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[26]~14 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[26]~14 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[26]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[25]~19 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[25]~19_combout  = (((\B0|count_car_temp [1] & \B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B0|count_car_temp [1]),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[25]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[25]~19 .lut_mask = "f000";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[25]~19 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[25]~19 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[25]~19 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[25]~19 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[25]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \B5|Div0|auto_generated|divider|divider|StageOut[25]~18 (
// Equation(s):
// \B5|Div0|auto_generated|divider|divider|StageOut[25]~18_combout  = (((\B0|count_car_temp [1] & !\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B0|count_car_temp [1]),
	.datad(\B5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Div0|auto_generated|divider|divider|StageOut[25]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Div0|auto_generated|divider|divider|StageOut[25]~18 .lut_mask = "00f0";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[25]~18 .operation_mode = "normal";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[25]~18 .output_mode = "comb_only";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[25]~18 .register_cascade_mode = "off";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[25]~18 .sum_lutc_input = "datac";
defparam \B5|Div0|auto_generated|divider|divider|StageOut[25]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \B5|chuc[0]~19 (
// Equation(s):
// \B5|chuc[0]~19COUT0_39  = CARRY((\B5|Div0|auto_generated|divider|divider|StageOut[25]~19_combout ) # ((\B5|Div0|auto_generated|divider|divider|StageOut[25]~18_combout )))
// \B5|chuc[0]~19COUT1_40  = CARRY((\B5|Div0|auto_generated|divider|divider|StageOut[25]~19_combout ) # ((\B5|Div0|auto_generated|divider|divider|StageOut[25]~18_combout )))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|StageOut[25]~19_combout ),
	.datab(\B5|Div0|auto_generated|divider|divider|StageOut[25]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\B5|chuc[0]~19_cout ),
	.cout0(\B5|chuc[0]~19COUT0_39 ),
	.cout1(\B5|chuc[0]~19COUT1_40 ));
// synopsys translate_off
defparam \B5|chuc[0]~19 .lut_mask = "00ee";
defparam \B5|chuc[0]~19 .operation_mode = "arithmetic";
defparam \B5|chuc[0]~19 .output_mode = "none";
defparam \B5|chuc[0]~19 .register_cascade_mode = "off";
defparam \B5|chuc[0]~19 .sum_lutc_input = "datac";
defparam \B5|chuc[0]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \B5|chuc[0]~14 (
// Equation(s):
// \B5|chuc[0]~14COUT0_42  = CARRY((!\B5|Div0|auto_generated|divider|divider|StageOut[26]~15_combout  & (!\B5|Div0|auto_generated|divider|divider|StageOut[26]~14_combout  & !\B5|chuc[0]~19COUT0_39 )))
// \B5|chuc[0]~14COUT1_43  = CARRY((!\B5|Div0|auto_generated|divider|divider|StageOut[26]~15_combout  & (!\B5|Div0|auto_generated|divider|divider|StageOut[26]~14_combout  & !\B5|chuc[0]~19COUT1_40 )))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|StageOut[26]~15_combout ),
	.datab(\B5|Div0|auto_generated|divider|divider|StageOut[26]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|chuc[0]~19COUT0_39 ),
	.cin1(\B5|chuc[0]~19COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\B5|chuc[0]~14_cout ),
	.cout0(\B5|chuc[0]~14COUT0_42 ),
	.cout1(\B5|chuc[0]~14COUT1_43 ));
// synopsys translate_off
defparam \B5|chuc[0]~14 .cin0_used = "true";
defparam \B5|chuc[0]~14 .cin1_used = "true";
defparam \B5|chuc[0]~14 .lut_mask = "0001";
defparam \B5|chuc[0]~14 .operation_mode = "arithmetic";
defparam \B5|chuc[0]~14 .output_mode = "none";
defparam \B5|chuc[0]~14 .register_cascade_mode = "off";
defparam \B5|chuc[0]~14 .sum_lutc_input = "cin";
defparam \B5|chuc[0]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \B5|chuc[0]~9 (
// Equation(s):
// \B5|chuc[0]~9COUT0_45  = CARRY((!\B5|chuc[0]~14COUT0_42  & ((\B5|Div0|auto_generated|divider|divider|StageOut[27]~7_combout ) # (\B5|Div0|auto_generated|divider|divider|StageOut[27]~6_combout ))))
// \B5|chuc[0]~9COUT1_46  = CARRY((!\B5|chuc[0]~14COUT1_43  & ((\B5|Div0|auto_generated|divider|divider|StageOut[27]~7_combout ) # (\B5|Div0|auto_generated|divider|divider|StageOut[27]~6_combout ))))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datab(\B5|Div0|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|chuc[0]~14COUT0_42 ),
	.cin1(\B5|chuc[0]~14COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\B5|chuc[0]~9_cout ),
	.cout0(\B5|chuc[0]~9COUT0_45 ),
	.cout1(\B5|chuc[0]~9COUT1_46 ));
// synopsys translate_off
defparam \B5|chuc[0]~9 .cin0_used = "true";
defparam \B5|chuc[0]~9 .cin1_used = "true";
defparam \B5|chuc[0]~9 .lut_mask = "000e";
defparam \B5|chuc[0]~9 .operation_mode = "arithmetic";
defparam \B5|chuc[0]~9 .output_mode = "none";
defparam \B5|chuc[0]~9 .register_cascade_mode = "off";
defparam \B5|chuc[0]~9 .sum_lutc_input = "cin";
defparam \B5|chuc[0]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \B5|chuc[0]~4 (
// Equation(s):
// \B5|chuc[0]~4COUT0_48  = CARRY((!\B5|Div0|auto_generated|divider|divider|StageOut[28]~1_combout  & (!\B5|Div0|auto_generated|divider|divider|StageOut[28]~2_combout  & !\B5|chuc[0]~9COUT0_45 )))
// \B5|chuc[0]~4COUT1_49  = CARRY((!\B5|Div0|auto_generated|divider|divider|StageOut[28]~1_combout  & (!\B5|Div0|auto_generated|divider|divider|StageOut[28]~2_combout  & !\B5|chuc[0]~9COUT1_46 )))

	.clk(gnd),
	.dataa(\B5|Div0|auto_generated|divider|divider|StageOut[28]~1_combout ),
	.datab(\B5|Div0|auto_generated|divider|divider|StageOut[28]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|chuc[0]~9COUT0_45 ),
	.cin1(\B5|chuc[0]~9COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\B5|chuc[0]~4_cout ),
	.cout0(\B5|chuc[0]~4COUT0_48 ),
	.cout1(\B5|chuc[0]~4COUT1_49 ));
// synopsys translate_off
defparam \B5|chuc[0]~4 .cin0_used = "true";
defparam \B5|chuc[0]~4 .cin1_used = "true";
defparam \B5|chuc[0]~4 .lut_mask = "0001";
defparam \B5|chuc[0]~4 .operation_mode = "arithmetic";
defparam \B5|chuc[0]~4 .output_mode = "none";
defparam \B5|chuc[0]~4 .register_cascade_mode = "off";
defparam \B5|chuc[0]~4 .sum_lutc_input = "cin";
defparam \B5|chuc[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \B5|chuc[0] (
// Equation(s):
// \B5|chuc [0] = DFFEAS((((!\B5|chuc[0]~4COUT0_48 ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|chuc[0]~4COUT0_48 ),
	.cin1(\B5|chuc[0]~4COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B5|chuc [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|chuc[0] .cin0_used = "true";
defparam \B5|chuc[0] .cin1_used = "true";
defparam \B5|chuc[0] .lut_mask = "0f0f";
defparam \B5|chuc[0] .operation_mode = "normal";
defparam \B5|chuc[0] .output_mode = "reg_only";
defparam \B5|chuc[0] .register_cascade_mode = "off";
defparam \B5|chuc[0] .sum_lutc_input = "cin";
defparam \B5|chuc[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \B6|Selector6~0 (
// Equation(s):
// \B6|Selector6~0_combout  = ((\B6|Equal7~0_combout  & (!\B6|index [3] & \B6|command [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B6|Equal7~0_combout ),
	.datac(\B6|index [3]),
	.datad(\B6|command [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Selector6~0 .lut_mask = "0c00";
defparam \B6|Selector6~0 .operation_mode = "normal";
defparam \B6|Selector6~0 .output_mode = "comb_only";
defparam \B6|Selector6~0 .register_cascade_mode = "off";
defparam \B6|Selector6~0 .sum_lutc_input = "datac";
defparam \B6|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \B5|chuc_ascii[0] (
// Equation(s):
// \B6|Selector11~1  = (\B6|Selector6~0_combout  & ((\B6|Selector11~0 ) # ((\B6|Selector9~0_combout  & G1_chuc_ascii[0]))))

	.clk(\B1|temp~regout ),
	.dataa(\B6|Selector9~0_combout ),
	.datab(\B6|Selector11~0 ),
	.datac(\B5|chuc [0]),
	.datad(\B6|Selector6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector11~1 ),
	.regout(\B5|chuc_ascii [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|chuc_ascii[0] .lut_mask = "ec00";
defparam \B5|chuc_ascii[0] .operation_mode = "normal";
defparam \B5|chuc_ascii[0] .output_mode = "comb_only";
defparam \B5|chuc_ascii[0] .register_cascade_mode = "off";
defparam \B5|chuc_ascii[0] .sum_lutc_input = "qfbk";
defparam \B5|chuc_ascii[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \B6|data_out[0] (
// Equation(s):
// \B6|data_out [0] = DFFEAS((\B6|Selector11~2_combout ) # ((\B6|Selector11~1 ) # ((\B6|Equal7~0_combout  & !\B6|command [2]))), GLOBAL(\B1|temp~regout ), VCC, , \B6|st~regout , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|Equal7~0_combout ),
	.datab(\B6|Selector11~2_combout ),
	.datac(\B6|command [2]),
	.datad(\B6|Selector11~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B6|st~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|data_out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|data_out[0] .lut_mask = "ffce";
defparam \B6|data_out[0] .operation_mode = "normal";
defparam \B6|data_out[0] .output_mode = "reg_only";
defparam \B6|data_out[0] .register_cascade_mode = "off";
defparam \B6|data_out[0] .sum_lutc_input = "datac";
defparam \B6|data_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \B6|Selector10~0 (
// Equation(s):
// \B6|Selector10~0_combout  = ((\B6|data_out [1] & ((\B6|st~1_combout ) # (!\B6|LessThan2~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B6|data_out [1]),
	.datac(\B6|st~1_combout ),
	.datad(\B6|LessThan2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Selector10~0 .lut_mask = "c0cc";
defparam \B6|Selector10~0 .operation_mode = "normal";
defparam \B6|Selector10~0 .output_mode = "comb_only";
defparam \B6|Selector10~0 .register_cascade_mode = "off";
defparam \B6|Selector10~0 .sum_lutc_input = "datac";
defparam \B6|Selector10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \B5|donvi[1] (
// Equation(s):
// \B5|donvi [1] = DFFEAS(\B5|chuc [0] $ ((\B0|count_car_temp [1])), GLOBAL(\B1|temp~regout ), VCC, , , , , , )
// \B5|donvi[1]~1  = CARRY(((\B0|count_car_temp [1])) # (!\B5|chuc [0]))
// \B5|donvi[1]~1COUT1_11  = CARRY(((\B0|count_car_temp [1])) # (!\B5|chuc [0]))

	.clk(\B1|temp~regout ),
	.dataa(\B5|chuc [0]),
	.datab(\B0|count_car_temp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B5|donvi [1]),
	.cout(),
	.cout0(\B5|donvi[1]~1 ),
	.cout1(\B5|donvi[1]~1COUT1_11 ));
// synopsys translate_off
defparam \B5|donvi[1] .lut_mask = "66dd";
defparam \B5|donvi[1] .operation_mode = "arithmetic";
defparam \B5|donvi[1] .output_mode = "reg_only";
defparam \B5|donvi[1] .register_cascade_mode = "off";
defparam \B5|donvi[1] .sum_lutc_input = "datac";
defparam \B5|donvi[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \B5|donvi_ascii[1] (
// Equation(s):
// \B6|Selector10~1  = (\B6|index [2] & (((G1_donvi_ascii[1] & \B6|index [0]))))

	.clk(\B1|temp~regout ),
	.dataa(\B6|index [2]),
	.datab(vcc),
	.datac(\B5|donvi [1]),
	.datad(\B6|index [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector10~1 ),
	.regout(\B5|donvi_ascii [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|donvi_ascii[1] .lut_mask = "a000";
defparam \B5|donvi_ascii[1] .operation_mode = "normal";
defparam \B5|donvi_ascii[1] .output_mode = "comb_only";
defparam \B5|donvi_ascii[1] .register_cascade_mode = "off";
defparam \B5|donvi_ascii[1] .sum_lutc_input = "qfbk";
defparam \B5|donvi_ascii[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \B5|chuc_ascii[1] (
// Equation(s):
// \B6|Selector10~2  = (\B6|Selector10~1 ) # ((\B6|Selector9~0_combout  & (\B6|index [1] & G1_chuc_ascii[1])) # (!\B6|Selector9~0_combout  & (!\B6|index [1])))

	.clk(\B1|temp~regout ),
	.dataa(\B6|Selector9~0_combout ),
	.datab(\B6|index [1]),
	.datac(\B5|chuc [1]),
	.datad(\B6|Selector10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector10~2 ),
	.regout(\B5|chuc_ascii [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|chuc_ascii[1] .lut_mask = "ff91";
defparam \B5|chuc_ascii[1] .operation_mode = "normal";
defparam \B5|chuc_ascii[1] .output_mode = "comb_only";
defparam \B5|chuc_ascii[1] .register_cascade_mode = "off";
defparam \B5|chuc_ascii[1] .sum_lutc_input = "qfbk";
defparam \B5|chuc_ascii[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \B6|data_out[1] (
// Equation(s):
// \B6|data_out [1] = DFFEAS((\B6|Selector10~0_combout ) # ((\B6|Equal8~0_combout ) # ((\B6|Selector10~2  & \B6|Selector6~0_combout ))), GLOBAL(\B1|temp~regout ), VCC, , \B6|st~regout , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|Selector10~0_combout ),
	.datab(\B6|Selector10~2 ),
	.datac(\B6|Equal8~0_combout ),
	.datad(\B6|Selector6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B6|st~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|data_out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|data_out[1] .lut_mask = "fefa";
defparam \B6|data_out[1] .operation_mode = "normal";
defparam \B6|data_out[1] .output_mode = "reg_only";
defparam \B6|data_out[1] .register_cascade_mode = "off";
defparam \B6|data_out[1] .sum_lutc_input = "datac";
defparam \B6|data_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \B6|Equal5~0 (
// Equation(s):
// \B6|Equal5~0_combout  = (\B6|command [2] & (\B6|command [0] & (!\B6|command [3] & !\B6|command [1])))

	.clk(gnd),
	.dataa(\B6|command [2]),
	.datab(\B6|command [0]),
	.datac(\B6|command [3]),
	.datad(\B6|command [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Equal5~0 .lut_mask = "0008";
defparam \B6|Equal5~0 .operation_mode = "normal";
defparam \B6|Equal5~0 .output_mode = "comb_only";
defparam \B6|Equal5~0 .register_cascade_mode = "off";
defparam \B6|Equal5~0 .sum_lutc_input = "datac";
defparam \B6|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \B6|Selector9~1 (
// Equation(s):
// \B6|Selector9~1_combout  = (\B6|Equal5~0_combout ) # ((\B6|data_out [2] & ((\B6|st~1_combout ) # (!\B6|LessThan2~0_combout ))))

	.clk(gnd),
	.dataa(\B6|LessThan2~0_combout ),
	.datab(\B6|data_out [2]),
	.datac(\B6|st~1_combout ),
	.datad(\B6|Equal5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Selector9~1 .lut_mask = "ffc4";
defparam \B6|Selector9~1 .operation_mode = "normal";
defparam \B6|Selector9~1 .output_mode = "comb_only";
defparam \B6|Selector9~1 .register_cascade_mode = "off";
defparam \B6|Selector9~1 .sum_lutc_input = "datac";
defparam \B6|Selector9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \B5|donvi[2] (
// Equation(s):
// \B5|donvi [2] = DFFEAS(\B5|chuc [1] $ (\B0|count_car_temp [2] $ ((!\B5|donvi[1]~1 ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )
// \B5|donvi[2]~3  = CARRY((\B5|chuc [1] & ((!\B5|donvi[1]~1 ) # (!\B0|count_car_temp [2]))) # (!\B5|chuc [1] & (!\B0|count_car_temp [2] & !\B5|donvi[1]~1 )))
// \B5|donvi[2]~3COUT1_13  = CARRY((\B5|chuc [1] & ((!\B5|donvi[1]~1COUT1_11 ) # (!\B0|count_car_temp [2]))) # (!\B5|chuc [1] & (!\B0|count_car_temp [2] & !\B5|donvi[1]~1COUT1_11 )))

	.clk(\B1|temp~regout ),
	.dataa(\B5|chuc [1]),
	.datab(\B0|count_car_temp [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|donvi[1]~1 ),
	.cin1(\B5|donvi[1]~1COUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B5|donvi [2]),
	.cout(),
	.cout0(\B5|donvi[2]~3 ),
	.cout1(\B5|donvi[2]~3COUT1_13 ));
// synopsys translate_off
defparam \B5|donvi[2] .cin0_used = "true";
defparam \B5|donvi[2] .cin1_used = "true";
defparam \B5|donvi[2] .lut_mask = "692b";
defparam \B5|donvi[2] .operation_mode = "arithmetic";
defparam \B5|donvi[2] .output_mode = "reg_only";
defparam \B5|donvi[2] .register_cascade_mode = "off";
defparam \B5|donvi[2] .sum_lutc_input = "cin";
defparam \B5|donvi[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \B5|donvi_ascii[2] (
// Equation(s):
// \B6|Selector9~2  = (\B6|index [2] & (\B6|index [1] & (G1_donvi_ascii[2] & \B6|index [0])))

	.clk(\B1|temp~regout ),
	.dataa(\B6|index [2]),
	.datab(\B6|index [1]),
	.datac(\B5|donvi [2]),
	.datad(\B6|index [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector9~2 ),
	.regout(\B5|donvi_ascii [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|donvi_ascii[2] .lut_mask = "8000";
defparam \B5|donvi_ascii[2] .operation_mode = "normal";
defparam \B5|donvi_ascii[2] .output_mode = "comb_only";
defparam \B5|donvi_ascii[2] .register_cascade_mode = "off";
defparam \B5|donvi_ascii[2] .sum_lutc_input = "qfbk";
defparam \B5|donvi_ascii[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \B5|chuc_ascii[2] (
// Equation(s):
// \B6|Selector9~3  = (\B6|index [2] & (!\B6|index [0] & ((G1_chuc_ascii[2]) # (!\B6|index [1])))) # (!\B6|index [2] & (!\B6|index [1] & ((\B6|index [0]))))

	.clk(\B1|temp~regout ),
	.dataa(\B6|index [2]),
	.datab(\B6|index [1]),
	.datac(\B5|chuc [2]),
	.datad(\B6|index [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector9~3 ),
	.regout(\B5|chuc_ascii [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|chuc_ascii[2] .lut_mask = "11a2";
defparam \B5|chuc_ascii[2] .operation_mode = "normal";
defparam \B5|chuc_ascii[2] .output_mode = "comb_only";
defparam \B5|chuc_ascii[2] .register_cascade_mode = "off";
defparam \B5|chuc_ascii[2] .sum_lutc_input = "qfbk";
defparam \B5|chuc_ascii[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \B6|data_out[2] (
// Equation(s):
// \B6|data_out [2] = DFFEAS((\B6|Selector9~1_combout ) # ((\B6|Selector6~0_combout  & ((\B6|Selector9~2 ) # (\B6|Selector9~3 )))), GLOBAL(\B1|temp~regout ), VCC, , \B6|st~regout , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|Selector9~1_combout ),
	.datab(\B6|Selector9~2 ),
	.datac(\B6|Selector9~3 ),
	.datad(\B6|Selector6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B6|st~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|data_out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|data_out[2] .lut_mask = "feaa";
defparam \B6|data_out[2] .operation_mode = "normal";
defparam \B6|data_out[2] .output_mode = "reg_only";
defparam \B6|data_out[2] .register_cascade_mode = "off";
defparam \B6|data_out[2] .sum_lutc_input = "datac";
defparam \B6|data_out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \B5|Add0~0 (
// Equation(s):
// \B5|Add0~0_combout  = \B5|chuc [0] $ ((((\B5|chuc [2]))))

	.clk(gnd),
	.dataa(\B5|chuc [0]),
	.datab(vcc),
	.datac(\B5|chuc [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B5|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|Add0~0 .lut_mask = "5a5a";
defparam \B5|Add0~0 .operation_mode = "normal";
defparam \B5|Add0~0 .output_mode = "comb_only";
defparam \B5|Add0~0 .register_cascade_mode = "off";
defparam \B5|Add0~0 .sum_lutc_input = "datac";
defparam \B5|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \B5|donvi[3] (
// Equation(s):
// \B5|donvi [3] = DFFEAS(\B0|count_car_temp [3] $ (\B5|Add0~0_combout  $ ((\B5|donvi[2]~3 ))), GLOBAL(\B1|temp~regout ), VCC, , , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B0|count_car_temp [3]),
	.datab(\B5|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\B5|donvi[2]~3 ),
	.cin1(\B5|donvi[2]~3COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B5|donvi [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|donvi[3] .cin0_used = "true";
defparam \B5|donvi[3] .cin1_used = "true";
defparam \B5|donvi[3] .lut_mask = "9696";
defparam \B5|donvi[3] .operation_mode = "normal";
defparam \B5|donvi[3] .output_mode = "reg_only";
defparam \B5|donvi[3] .register_cascade_mode = "off";
defparam \B5|donvi[3] .sum_lutc_input = "cin";
defparam \B5|donvi[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \B5|donvi_ascii[3] (
// Equation(s):
// \B6|Selector8~2  = (\B6|index [0] & (((G1_donvi_ascii[3]) # (!\B6|index [1])) # (!\B6|index [2])))

	.clk(\B1|temp~regout ),
	.dataa(\B6|index [2]),
	.datab(\B6|index [1]),
	.datac(\B5|donvi [3]),
	.datad(\B6|index [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector8~2 ),
	.regout(\B5|donvi_ascii [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|donvi_ascii[3] .lut_mask = "f700";
defparam \B5|donvi_ascii[3] .operation_mode = "normal";
defparam \B5|donvi_ascii[3] .output_mode = "comb_only";
defparam \B5|donvi_ascii[3] .register_cascade_mode = "off";
defparam \B5|donvi_ascii[3] .sum_lutc_input = "qfbk";
defparam \B5|donvi_ascii[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \B5|chuc_ascii[3] (
// Equation(s):
// \B6|Selector8~1  = (\B6|index [2] & (\B6|index [1] & (G1_chuc_ascii[3] & !\B6|index [0])))

	.clk(\B1|temp~regout ),
	.dataa(\B6|index [2]),
	.datab(\B6|index [1]),
	.datac(\B5|chuc [3]),
	.datad(\B6|index [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector8~1 ),
	.regout(\B5|chuc_ascii [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B5|chuc_ascii[3] .lut_mask = "0080";
defparam \B5|chuc_ascii[3] .operation_mode = "normal";
defparam \B5|chuc_ascii[3] .output_mode = "comb_only";
defparam \B5|chuc_ascii[3] .register_cascade_mode = "off";
defparam \B5|chuc_ascii[3] .sum_lutc_input = "qfbk";
defparam \B5|chuc_ascii[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \B6|Equal4~0 (
// Equation(s):
// \B6|Equal4~0_combout  = ((!\B6|command [3] & (\B6|command [2] & !\B6|command [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B6|command [3]),
	.datac(\B6|command [2]),
	.datad(\B6|command [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Equal4~0 .lut_mask = "0030";
defparam \B6|Equal4~0 .operation_mode = "normal";
defparam \B6|Equal4~0 .output_mode = "comb_only";
defparam \B6|Equal4~0 .register_cascade_mode = "off";
defparam \B6|Equal4~0 .sum_lutc_input = "datac";
defparam \B6|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \B6|Selector8~0 (
// Equation(s):
// \B6|Selector8~0_combout  = (\B6|Equal4~0_combout ) # ((\B6|data_out [3] & ((\B6|st~1_combout ) # (!\B6|LessThan2~0_combout ))))

	.clk(gnd),
	.dataa(\B6|LessThan2~0_combout ),
	.datab(\B6|data_out [3]),
	.datac(\B6|st~1_combout ),
	.datad(\B6|Equal4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Selector8~0 .lut_mask = "ffc4";
defparam \B6|Selector8~0 .operation_mode = "normal";
defparam \B6|Selector8~0 .output_mode = "comb_only";
defparam \B6|Selector8~0 .register_cascade_mode = "off";
defparam \B6|Selector8~0 .sum_lutc_input = "datac";
defparam \B6|Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \B6|data_out[3] (
// Equation(s):
// \B6|data_out [3] = DFFEAS((\B6|Selector8~0_combout ) # ((\B6|Selector6~0_combout  & ((\B6|Selector8~2 ) # (\B6|Selector8~1 )))), GLOBAL(\B1|temp~regout ), VCC, , \B6|st~regout , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|Selector8~2 ),
	.datab(\B6|Selector8~1 ),
	.datac(\B6|Selector8~0_combout ),
	.datad(\B6|Selector6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B6|st~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|data_out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|data_out[3] .lut_mask = "fef0";
defparam \B6|data_out[3] .operation_mode = "normal";
defparam \B6|data_out[3] .output_mode = "reg_only";
defparam \B6|data_out[3] .register_cascade_mode = "off";
defparam \B6|data_out[3] .sum_lutc_input = "datac";
defparam \B6|data_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \B6|Selector5~0 (
// Equation(s):
// \B6|Selector5~0_combout  = (!\B6|command [3] & ((\B6|LessThan2~1_combout  & (\B6|index [3] & \B6|command [2])) # (!\B6|LessThan2~1_combout  & ((!\B6|command [2])))))

	.clk(gnd),
	.dataa(\B6|command [3]),
	.datab(\B6|LessThan2~1_combout ),
	.datac(\B6|index [3]),
	.datad(\B6|command [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Selector5~0 .lut_mask = "4011";
defparam \B6|Selector5~0 .operation_mode = "normal";
defparam \B6|Selector5~0 .output_mode = "comb_only";
defparam \B6|Selector5~0 .register_cascade_mode = "off";
defparam \B6|Selector5~0 .sum_lutc_input = "datac";
defparam \B6|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \B6|Equal4~1 (
// Equation(s):
// \B6|Equal4~1_combout  = (\B6|command [2] & (!\B6|command [0] & (!\B6|command [3] & !\B6|command [1])))

	.clk(gnd),
	.dataa(\B6|command [2]),
	.datab(\B6|command [0]),
	.datac(\B6|command [3]),
	.datad(\B6|command [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Equal4~1 .lut_mask = "0002";
defparam \B6|Equal4~1 .operation_mode = "normal";
defparam \B6|Equal4~1 .output_mode = "comb_only";
defparam \B6|Equal4~1 .register_cascade_mode = "off";
defparam \B6|Equal4~1 .sum_lutc_input = "datac";
defparam \B6|Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \B6|Selector7~0 (
// Equation(s):
// \B6|Selector7~0_combout  = (\B6|Selector6~0_combout  & ((\B6|index [2] & ((\B6|index [0]) # (\B6|index [1]))) # (!\B6|index [2] & (\B6|index [0] $ (!\B6|index [1])))))

	.clk(gnd),
	.dataa(\B6|index [2]),
	.datab(\B6|index [0]),
	.datac(\B6|index [1]),
	.datad(\B6|Selector6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Selector7~0 .lut_mask = "e900";
defparam \B6|Selector7~0 .operation_mode = "normal";
defparam \B6|Selector7~0 .output_mode = "comb_only";
defparam \B6|Selector7~0 .register_cascade_mode = "off";
defparam \B6|Selector7~0 .sum_lutc_input = "datac";
defparam \B6|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \B6|data_out[4] (
// Equation(s):
// \B6|data_out [4] = DFFEAS((\B6|Equal4~1_combout ) # ((\B6|Selector7~0_combout ) # ((\B6|data_out [4] & \B6|Selector5~0_combout ))), GLOBAL(\B1|temp~regout ), VCC, , \B6|st~regout , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|data_out [4]),
	.datab(\B6|Selector5~0_combout ),
	.datac(\B6|Equal4~1_combout ),
	.datad(\B6|Selector7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B6|st~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|data_out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|data_out[4] .lut_mask = "fff8";
defparam \B6|data_out[4] .operation_mode = "normal";
defparam \B6|data_out[4] .output_mode = "reg_only";
defparam \B6|data_out[4] .register_cascade_mode = "off";
defparam \B6|data_out[4] .sum_lutc_input = "datac";
defparam \B6|data_out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \B6|Mux2~0 (
// Equation(s):
// \B6|Mux2~0_combout  = ((\B6|index [0] & ((\B6|index [2]))) # (!\B6|index [0] & (\B6|index [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B6|index [1]),
	.datac(\B6|index [2]),
	.datad(\B6|index [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Mux2~0 .lut_mask = "f0cc";
defparam \B6|Mux2~0 .operation_mode = "normal";
defparam \B6|Mux2~0 .output_mode = "comb_only";
defparam \B6|Mux2~0 .register_cascade_mode = "off";
defparam \B6|Mux2~0 .sum_lutc_input = "datac";
defparam \B6|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \B6|Selector6~1 (
// Equation(s):
// \B6|Selector6~1_combout  = (!\B6|index [3] & (\B6|Equal7~0_combout  & (\B6|Mux2~0_combout  & \B6|command [2])))

	.clk(gnd),
	.dataa(\B6|index [3]),
	.datab(\B6|Equal7~0_combout ),
	.datac(\B6|Mux2~0_combout ),
	.datad(\B6|command [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Selector6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Selector6~1 .lut_mask = "4000";
defparam \B6|Selector6~1 .operation_mode = "normal";
defparam \B6|Selector6~1 .output_mode = "comb_only";
defparam \B6|Selector6~1 .register_cascade_mode = "off";
defparam \B6|Selector6~1 .sum_lutc_input = "datac";
defparam \B6|Selector6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \B6|data_out[5] (
// Equation(s):
// \B6|data_out [5] = DFFEAS((\B6|Equal4~1_combout ) # ((\B6|Selector6~1_combout ) # ((\B6|data_out [5] & \B6|Selector5~0_combout ))), GLOBAL(\B1|temp~regout ), VCC, , \B6|st~regout , , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|data_out [5]),
	.datab(\B6|Equal4~1_combout ),
	.datac(\B6|Selector6~1_combout ),
	.datad(\B6|Selector5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B6|st~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|data_out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|data_out[5] .lut_mask = "fefc";
defparam \B6|data_out[5] .operation_mode = "normal";
defparam \B6|data_out[5] .output_mode = "reg_only";
defparam \B6|data_out[5] .register_cascade_mode = "off";
defparam \B6|data_out[5] .sum_lutc_input = "datac";
defparam \B6|data_out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \B6|data_out[6] (
// Equation(s):
// \B6|data_out [6] = DFFEAS((\B6|data_out [6] & ((\B6|Selector5~0_combout ) # ((\B6|Selector6~0_combout  & !\B6|Mux2~0_combout )))) # (!\B6|data_out [6] & (\B6|Selector6~0_combout  & (!\B6|Mux2~0_combout ))), GLOBAL(\B1|temp~regout ), VCC, , \B6|st~regout , 
// , , , )

	.clk(\B1|temp~regout ),
	.dataa(\B6|data_out [6]),
	.datab(\B6|Selector6~0_combout ),
	.datac(\B6|Mux2~0_combout ),
	.datad(\B6|Selector5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B6|st~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|data_out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|data_out[6] .lut_mask = "ae0c";
defparam \B6|data_out[6] .operation_mode = "normal";
defparam \B6|data_out[6] .output_mode = "reg_only";
defparam \B6|data_out[6] .register_cascade_mode = "off";
defparam \B6|data_out[6] .sum_lutc_input = "datac";
defparam \B6|data_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \B6|Equal6~0 (
// Equation(s):
// \B6|Equal6~0_combout  = (!\B6|command [3] & (\B6|command [2] & (\B6|command [1] & !\B6|command [0])))

	.clk(gnd),
	.dataa(\B6|command [3]),
	.datab(\B6|command [2]),
	.datac(\B6|command [1]),
	.datad(\B6|command [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\B6|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|Equal6~0 .lut_mask = "0040";
defparam \B6|Equal6~0 .operation_mode = "normal";
defparam \B6|Equal6~0 .output_mode = "comb_only";
defparam \B6|Equal6~0 .register_cascade_mode = "off";
defparam \B6|Equal6~0 .sum_lutc_input = "datac";
defparam \B6|Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \B6|data_out[7] (
// Equation(s):
// \B6|data_out [7] = DFFEAS(((\B6|Equal6~0_combout ) # ((\B6|data_out [7] & \B6|Selector5~0_combout ))), GLOBAL(\B1|temp~regout ), VCC, , \B6|st~regout , , , , )

	.clk(\B1|temp~regout ),
	.dataa(vcc),
	.datab(\B6|data_out [7]),
	.datac(\B6|Equal6~0_combout ),
	.datad(\B6|Selector5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B6|st~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\B6|data_out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \B6|data_out[7] .lut_mask = "fcf0";
defparam \B6|data_out[7] .operation_mode = "normal";
defparam \B6|data_out[7] .output_mode = "reg_only";
defparam \B6|data_out[7] .register_cascade_mode = "off";
defparam \B6|data_out[7] .sum_lutc_input = "datac";
defparam \B6|data_out[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_debug[0]~I (
	.datain(\B0|count_car_temp [0]),
	.oe(vcc),
	.combout(),
	.padio(count_debug[0]));
// synopsys translate_off
defparam \count_debug[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_debug[1]~I (
	.datain(\B0|count_car_temp [1]),
	.oe(vcc),
	.combout(),
	.padio(count_debug[1]));
// synopsys translate_off
defparam \count_debug[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_debug[2]~I (
	.datain(\B0|count_car_temp [2]),
	.oe(vcc),
	.combout(),
	.padio(count_debug[2]));
// synopsys translate_off
defparam \count_debug[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_debug[3]~I (
	.datain(\B0|count_car_temp [3]),
	.oe(vcc),
	.combout(),
	.padio(count_debug[3]));
// synopsys translate_off
defparam \count_debug[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_debug[4]~I (
	.datain(\B0|count_car_temp [4]),
	.oe(vcc),
	.combout(),
	.padio(count_debug[4]));
// synopsys translate_off
defparam \count_debug[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_debug[5]~I (
	.datain(\B0|count_car_temp [5]),
	.oe(vcc),
	.combout(),
	.padio(count_debug[5]));
// synopsys translate_off
defparam \count_debug[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \count_debug[6]~I (
	.datain(\B0|count_car_temp [6]),
	.oe(vcc),
	.combout(),
	.padio(count_debug[6]));
// synopsys translate_off
defparam \count_debug[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Led_in~I (
	.datain(\B4|led_in~regout ),
	.oe(vcc),
	.combout(),
	.padio(Led_in));
// synopsys translate_off
defparam \Led_in~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Led_out~I (
	.datain(\B4|led_out~regout ),
	.oe(vcc),
	.combout(),
	.padio(Led_out));
// synopsys translate_off
defparam \Led_out~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_servo_in~I (
	.datain(\B2|PWM_Servo_In~regout ),
	.oe(vcc),
	.combout(),
	.padio(out_servo_in));
// synopsys translate_off
defparam \out_servo_in~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_servo_out~I (
	.datain(\B3|PWM_Servo_Out~regout ),
	.oe(vcc),
	.combout(),
	.padio(out_servo_out));
// synopsys translate_off
defparam \out_servo_out~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_E~I (
	.datain(!\B6|EN~regout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_E));
// synopsys translate_off
defparam \LCD_E~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_RS~I (
	.datain(\B6|RS~regout ),
	.oe(vcc),
	.combout(),
	.padio(LCD_RS));
// synopsys translate_off
defparam \LCD_RS~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_RW~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LCD_RW));
// synopsys translate_off
defparam \LCD_RW~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[0]~I (
	.datain(\B6|data_out [0]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[0]));
// synopsys translate_off
defparam \LCD_data[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[1]~I (
	.datain(\B6|data_out [1]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[1]));
// synopsys translate_off
defparam \LCD_data[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[2]~I (
	.datain(\B6|data_out [2]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[2]));
// synopsys translate_off
defparam \LCD_data[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[3]~I (
	.datain(\B6|data_out [3]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[3]));
// synopsys translate_off
defparam \LCD_data[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[4]~I (
	.datain(\B6|data_out [4]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[4]));
// synopsys translate_off
defparam \LCD_data[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[5]~I (
	.datain(\B6|data_out [5]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[5]));
// synopsys translate_off
defparam \LCD_data[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[6]~I (
	.datain(\B6|data_out [6]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[6]));
// synopsys translate_off
defparam \LCD_data[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LCD_data[7]~I (
	.datain(\B6|data_out [7]),
	.oe(vcc),
	.combout(),
	.padio(LCD_data[7]));
// synopsys translate_off
defparam \LCD_data[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
