{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368391490950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368391490953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 16:44:50 2013 " "Processing started: Sun May 12 16:44:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368391490953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368391490953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_TOP -c DE2_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_TOP -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368391490954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1368391492079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_TOP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE2_TOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_TOP-datapath " "Found design unit 1: DE2_TOP-datapath" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368391493362 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_TOP " "Found entity 1: DE2_TOP" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368391493362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368391493362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-rtl " "Found design unit 1: raminfr-rtl" {  } { { "lab1.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/lab1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368391493371 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ctrl-selector " "Found design unit 2: ctrl-selector" {  } { { "lab1.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/lab1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368391493371 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 hex7seg-combinational " "Found design unit 3: hex7seg-combinational" {  } { { "lab1.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/lab1.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368391493371 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 lab1-datapath " "Found design unit 4: lab1-datapath" {  } { { "lab1.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/lab1.vhd" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368391493371 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "lab1.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/lab1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368391493371 ""} { "Info" "ISGN_ENTITY_NAME" "2 ctrl " "Found entity 2: ctrl" {  } { { "lab1.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/lab1.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368391493371 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex7seg " "Found entity 3: hex7seg" {  } { { "lab1.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/lab1.vhd" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368391493371 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab1 " "Found entity 4: lab1" {  } { { "lab1.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/lab1.vhd" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368391493371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368391493371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_TOP " "Elaborating entity \"DE2_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1368391493569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1 lab1:U1 " "Elaborating entity \"lab1\" for hierarchy \"lab1:U1\"" {  } { { "DE2_TOP.vhd" "U1" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368391493583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl lab1:U1\|ctrl:control " "Elaborating entity \"ctrl\" for hierarchy \"lab1:U1\|ctrl:control\"" {  } { { "lab1.vhd" "control" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/lab1.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368391493591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr lab1:U1\|raminfr:ram " "Elaborating entity \"raminfr\" for hierarchy \"lab1:U1\|raminfr:ram\"" {  } { { "lab1.vhd" "ram" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/lab1.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368391493598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg lab1:U1\|hex7seg:h6 " "Elaborating entity \"hex7seg\" for hierarchy \"lab1:U1\|hex7seg:h6\"" {  } { { "lab1.vhd" "h6" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/lab1.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368391493603 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab1:U1\|raminfr:ram\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab1:U1\|raminfr:ram\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368391494807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368391494807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368391494807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368391494807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368391494807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368391494807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368391494807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368391494807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368391494807 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_TOP.ram0_raminfr_80fe29f.hdl.mif " "Parameter INIT_FILE set to db/DE2_TOP.ram0_raminfr_80fe29f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1368391494807 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1368391494807 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1368391494807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1:U1\|raminfr:ram\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"lab1:U1\|raminfr:ram\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368391495159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1:U1\|raminfr:ram\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"lab1:U1\|raminfr:ram\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368391495161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368391495161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368391495161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368391495161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368391495161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368391495161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368391495161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368391495161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368391495161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_TOP.ram0_raminfr_80fe29f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_TOP.ram0_raminfr_80fe29f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368391495161 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368391495161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o81 " "Found entity 1: altsyncram_8o81" {  } { { "db/altsyncram_8o81.tdf" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/db/altsyncram_8o81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368391495299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368391495299 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Pin \"DRAM_CAS_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Pin \"DRAM_RAS_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N VCC " "Pin \"DRAM_CS_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N VCC " "Pin \"FL_OE_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N VCC " "Pin \"FL_CE_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N VCC " "Pin \"SRAM_UB_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N VCC " "Pin \"SRAM_LB_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N VCC " "Pin \"SRAM_CE_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N VCC " "Pin \"SRAM_OE_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N VCC " "Pin \"OTG_CS_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N VCC " "Pin \"OTG_RD_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N VCC " "Pin \"OTG_WR_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N VCC " "Pin \"OTG_RST_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED VCC " "Pin \"OTG_FSPEED\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED VCC " "Pin \"OTG_LSPEED\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N VCC " "Pin \"OTG_DACK0_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N VCC " "Pin \"OTG_DACK1_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW VCC " "Pin \"LCD_RW\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_DAT3 VCC " "Pin \"SD_DAT3\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SD_DAT3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CMD VCC " "Pin \"SD_CMD\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SD_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK VCC " "Pin \"SD_CLK\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N VCC " "Pin \"ENET_CS_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N VCC " "Pin \"ENET_WR_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N VCC " "Pin \"ENET_RD_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N VCC " "Pin \"ENET_RST_N\" is stuck at VCC" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET GND " "Pin \"TD_RESET\" is stuck at GND" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1368391498023 "|DE2_TOP|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1368391498023 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1368391499022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1368391499022 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT " "No output dependent on input pin \"SD_DAT\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|SD_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1368391499160 "|DE2_TOP|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1368391499160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "530 " "Implemented 530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1368391499166 ""} { "Info" "ICUT_CUT_TM_OPINS" "220 " "Implemented 220 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1368391499166 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "156 " "Implemented 156 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1368391499166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1368391499166 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1368391499166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1368391499166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 245 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 245 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368391499337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 16:44:59 2013 " "Processing ended: Sun May 12 16:44:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368391499337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368391499337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368391499337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368391499337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368391503041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368391503043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 16:45:02 2013 " "Processing started: Sun May 12 16:45:02 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368391503043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368391503043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368391503044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1368391503535 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_TOP EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DE2_TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1368391503635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1368391503994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1368391503995 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1368391504616 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1368391505835 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1368391505835 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1368391505835 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 737 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1368391505848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 738 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1368391505848 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1368391505848 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1368391505858 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_TOP.sdc " "Synopsys Design Constraints File file not found: 'DE2_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1368391506440 ""}
{ "Info" "ITDC_TIMEQUEST_USING_TAN_FMAX_REQ" "" "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." {  } {  } 0 336004 "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." 0 0 "" 0 -1 1368391506440 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1368391506442 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1368391506454 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1368391506455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1368391506455 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLOCK_50 " "   1.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1368391506455 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1368391506455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368391506484 ""}  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 20 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 391 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368391506484 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1368391506608 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1368391506610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1368391506611 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1368391506615 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1368391506618 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1368391506620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1368391506620 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1368391506622 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1368391506623 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1368391506626 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1368391506626 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368391507060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1368391509436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368391509647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1368391509654 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1368391511628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368391511628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1368391512669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1368391514485 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1368391514485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368391514985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1368391514988 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1368391514988 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1368391515041 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "376 " "Found 376 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368391515110 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1368391515110 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1368391515396 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1368391515431 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1368391515710 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368391516470 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1368391516485 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "156 " "Following 156 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 157 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 158 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 159 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 160 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 161 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 162 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 163 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 164 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 171 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 47 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 172 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 149 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 150 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 151 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 153 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 154 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 155 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 62 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 156 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 173 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 174 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 176 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 178 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 179 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 180 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 181 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 182 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 183 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 184 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 185 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 186 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 187 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 71 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 188 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 133 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 135 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 146 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 147 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 81 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 148 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 125 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 126 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 128 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 129 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 103 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 121 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 389 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 112 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 114 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 115 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 116 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 117 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 118 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 119 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 120 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 121 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 122 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 123 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ENET_DATA[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 142 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 124 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 153 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 388 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 155 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 387 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 157 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 386 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 80 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 82 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 83 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 84 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 87 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 88 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 91 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 92 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 93 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 94 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 95 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 96 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 97 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 98 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 99 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 100 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 101 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 102 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 103 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 104 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 169 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_TOP.vhd" "" { Text "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/DE2_TOP.vhd" 170 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1368391516830 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1368391516830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368391517725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 16:45:17 2013 " "Processing ended: Sun May 12 16:45:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368391517725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368391517725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368391517725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368391517725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368391522204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368391522207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 16:45:21 2013 " "Processing started: Sun May 12 16:45:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368391522207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368391522207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368391522208 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1368391526159 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1368391526284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368391527595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 16:45:27 2013 " "Processing ended: Sun May 12 16:45:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368391527595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368391527595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368391527595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368391527595 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1368391528079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368391531595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368391531597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 16:45:30 2013 " "Processing started: Sun May 12 16:45:30 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368391531597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368391531597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_TOP -c DE2_TOP " "Command: quartus_sta DE2_TOP -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368391531598 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1368391531711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1368391532083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1368391532409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1368391532409 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_TOP.sdc " "Synopsys Design Constraints File file not found: 'DE2_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1368391532969 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1368391532970 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1368391532974 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1368391532974 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1368391532981 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1368391533006 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1368391533016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.237 " "Worst-case setup slack is -3.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.237      -111.163 CLOCK_50  " "   -3.237      -111.163 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368391533020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50  " "    0.391         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368391533025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1368391533029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1368391533033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -123.380 CLOCK_50  " "   -2.000      -123.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368391533037 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1368391533131 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1368391533134 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1368391533168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.548 " "Worst-case setup slack is -1.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.548       -39.738 CLOCK_50  " "   -1.548       -39.738 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368391533176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50  " "    0.215         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368391533193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1368391533200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1368391533205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -123.380 CLOCK_50  " "   -2.000      -123.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1368391533212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1368391533212 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1368391533313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1368391533388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1368391533388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368391533610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 16:45:33 2013 " "Processing ended: Sun May 12 16:45:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368391533610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368391533610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368391533610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368391533610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368391538524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368391538527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 16:45:37 2013 " "Processing started: Sun May 12 16:45:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368391538527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368391538527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE2_TOP -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368391538528 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DE2_TOP.vho\", \"DE2_TOP_fast.vho DE2_TOP_vhd.sdo DE2_TOP_vhd_fast.sdo /home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/simulation/modelsim/ simulation " "Generated files \"DE2_TOP.vho\", \"DE2_TOP_fast.vho\", \"DE2_TOP_vhd.sdo\" and \"DE2_TOP_vhd_fast.sdo\" in directory \"/home/user2/spring13/afe2104/EmbeddedSystems/EmbeddedSysFinalProject/archives/lab1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1368391540243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368391540568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 16:45:40 2013 " "Processing ended: Sun May 12 16:45:40 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368391540568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368391540568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368391540568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368391540568 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 251 s " "Quartus II Full Compilation was successful. 0 errors, 251 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368391541511 ""}
