Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Sun Jan 26 23:40:29 2020
| Host         : DESKTOP-EHFVCLS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |             130 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+--------------------------------------+------------------+----------------+
|            Clock Signal           | Enable Signal |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------+--------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG              |               |                                      |                2 |              6 |
|  design_1_i/clock_1Hz_0/U0/clk1hz |               | design_1_i/btn_debounce_0/U0/btn_out |                4 |             32 |
|  CLK100MHZ_IBUF_BUFG              |               | design_1_i/btn_debounce_0/U0/btn_out |               12 |             98 |
+-----------------------------------+---------------+--------------------------------------+------------------+----------------+


