# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../FPGA-Z.srcs/sources_1/ip/ClockDivider/ClockDivider_clk_wiz.v"
verilog xil_defaultlib  "../../../FPGA-Z.srcs/sources_1/ip/ClockDivider/ClockDivider.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
