{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683234386750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683234386750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 02:36:26 2023 " "Processing started: Fri May 05 02:36:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683234386750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683234386750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux_4to1_16 -c mux_4to1_16 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux_4to1_16 -c mux_4to1_16 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683234386750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683234387234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683234387234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/soumy/OneDrive/Desktop/EE309_RISC_Pipeline/EE309_RISC_Pipelined_CPU/components/components/4x1mux_16/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683234397832 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/soumy/OneDrive/Desktop/EE309_RISC_Pipeline/EE309_RISC_Pipelined_CPU/components/components/4x1mux_16/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683234397832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683234397832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_16-Behavioral " "Found design unit 1: mux_4to1_16-Behavioral" {  } { { "mux_4to1_16.vhd" "" { Text "C:/Users/soumy/OneDrive/Desktop/EE309_RISC_Pipeline/EE309_RISC_Pipelined_CPU/components/components/4x1mux_16/mux_4to1_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683234397832 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_16 " "Found entity 1: mux_4to1_16" {  } { { "mux_4to1_16.vhd" "" { Text "C:/Users/soumy/OneDrive/Desktop/EE309_RISC_Pipeline/EE309_RISC_Pipelined_CPU/components/components/4x1mux_16/mux_4to1_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683234397832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683234397832 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "x3 DUT.vhdl(28) " "VHDL Association List error at DUT.vhdl(28): formal \"x3\" does not exist" {  } { { "DUT.vhdl" "" { Text "C:/Users/soumy/OneDrive/Desktop/EE309_RISC_Pipeline/EE309_RISC_Pipelined_CPU/components/components/4x1mux_16/DUT.vhdl" 28 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Design Software" 0 -1 1683234397832 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "x0 DUT.vhdl(23) " "VHDL error at DUT.vhdl(23): formal port or parameter \"x0\" must have actual or default value" {  } { { "DUT.vhdl" "" { Text "C:/Users/soumy/OneDrive/Desktop/EE309_RISC_Pipeline/EE309_RISC_Pipelined_CPU/components/components/4x1mux_16/DUT.vhdl" 23 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1683234397832 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x0 DUT.vhdl(14) " "HDL error at DUT.vhdl(14): see declaration for object \"x0\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/soumy/OneDrive/Desktop/EE309_RISC_Pipeline/EE309_RISC_Pipelined_CPU/components/components/4x1mux_16/DUT.vhdl" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1683234397832 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "x1 DUT.vhdl(23) " "VHDL error at DUT.vhdl(23): formal port or parameter \"x1\" must have actual or default value" {  } { { "DUT.vhdl" "" { Text "C:/Users/soumy/OneDrive/Desktop/EE309_RISC_Pipeline/EE309_RISC_Pipelined_CPU/components/components/4x1mux_16/DUT.vhdl" 23 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1683234397832 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x1 DUT.vhdl(14) " "HDL error at DUT.vhdl(14): see declaration for object \"x1\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/soumy/OneDrive/Desktop/EE309_RISC_Pipeline/EE309_RISC_Pipelined_CPU/components/components/4x1mux_16/DUT.vhdl" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1683234397832 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "x2 DUT.vhdl(23) " "VHDL error at DUT.vhdl(23): formal port or parameter \"x2\" must have actual or default value" {  } { { "DUT.vhdl" "" { Text "C:/Users/soumy/OneDrive/Desktop/EE309_RISC_Pipeline/EE309_RISC_Pipelined_CPU/components/components/4x1mux_16/DUT.vhdl" 23 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Design Software" 0 -1 1683234397832 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x2 DUT.vhdl(14) " "HDL error at DUT.vhdl(14): see declaration for object \"x2\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/soumy/OneDrive/Desktop/EE309_RISC_Pipeline/EE309_RISC_Pipelined_CPU/components/components/4x1mux_16/DUT.vhdl" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1683234397832 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 7 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683234397941 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 05 02:36:37 2023 " "Processing ended: Fri May 05 02:36:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683234397941 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683234397941 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683234397941 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683234397941 ""}
