<pre>name: basic
description: Test memories support
should_fail: 0
tags: 7.4.4
files: <a href="../../../../tests/chapter-7/memories/basic.sv.html" target="file-frame">tests/chapter-7/memories/basic.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../../tests/chapter-7/memories/basic.sv.html" target="file-frame">tests/chapter-7/memories/basic.sv</a>' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.
</pre>