# Generated by vmake version 10.5b

# Define path to each library
LIB_WORK = lib_module/
LIB_SV_STD = /home/vsoria/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../sv_std
LIB_LIB_MODULE/ = lib_module/

# Define path to each design unit
SV_STD__std = $(LIB_SV_STD)/_lib.qdb
LIB_MODULE/__tb_decoder_sv_unit = $(LIB_LIB_MODULE/)/_lib.qdb
LIB_MODULE/__tb_decoder = $(LIB_LIB_MODULE/)/_lib.qdb
LIB_MODULE/__riscv_pkg = $(LIB_LIB_MODULE/)/_lib.qdb
LIB_MODULE/__immediate_sv_unit = $(LIB_LIB_MODULE/)/_lib.qdb
LIB_MODULE/__immediate = $(LIB_LIB_MODULE/)/_lib.qdb
LIB_MODULE/__drac_pkg_sv_unit = $(LIB_LIB_MODULE/)/_lib.qdb
LIB_MODULE/__drac_pkg = $(LIB_LIB_MODULE/)/_lib.qdb
LIB_MODULE/__decoder_sv_unit = $(LIB_LIB_MODULE/)/_lib.qdb
LIB_MODULE/__decoder = $(LIB_LIB_MODULE/)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_LIB_MODULE/)/_lib.qdb

$(LIB_LIB_MODULE/)/_lib.qdb : tb_decoder.sv colors.vh ../../../../../../includes/riscv_pkg.sv \
		 ../../../../../../rtl/datapath/rtl/id_stage/rtl/immediate.sv \
		 ../../../../../../includes/drac_pkg.sv ../../../../../../rtl/datapath/rtl/id_stage/rtl/decoder.sv \
		$(SV_STD__std)
	$(VLOG) -work lib_module/ +acc=rn +incdir+ \
		 ../../../../../../includes/riscv_pkg.sv ../../../../../../includes/drac_pkg.sv \
		 ../../../../../../rtl/datapath/rtl/id_stage/rtl/immediate.sv \
		 ../../../../../../rtl/datapath/rtl/id_stage/rtl/decoder.sv \
		 tb_decoder.sv colors.vh

