\hypertarget{structarch__regs__banked}{\section{arch\-\_\-regs\-\_\-banked \-Struct \-Reference}
\label{structarch__regs__banked}\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}}
}


{\ttfamily \#include $<$context.\-h$>$}

\subsection*{\-Data \-Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_ab0c3d0a7fb315b79b4d6214743b5b082}{sp\-\_\-usr}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_ae6da0f77fc42b43bfc0be39e8e5da763}{spsr\-\_\-svc}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a1d0fa26522eac23d880de2722023522d}{sp\-\_\-svc}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a4e9874b76913bbabf160a5a855581bbc}{lr\-\_\-svc}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_ac5fcf632140189c2cf143162a8388135}{spsr\-\_\-abt}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a6ed5ed1e9e6a1e54a4a720269edfee5e}{sp\-\_\-abt}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a849c08959c26885f666f8adfae89aaf9}{lr\-\_\-abt}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a23e21972e22c7e1c44c75a47e4d6443a}{spsr\-\_\-und}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a184486e6dbb8bf48fd4d4675fb4040e4}{sp\-\_\-und}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a9c99745c4b28ca5c46c0aee6a164b089}{lr\-\_\-und}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_aee1280364392ef11a9db3da9c2a2c5ee}{spsr\-\_\-irq}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a995e4155cdaeb7d8dc530a52f531ad7d}{sp\-\_\-irq}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a40c4ed1151aa96baf0123e142db7fd5c}{lr\-\_\-irq}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a667268175afba21309aaaac957734a43}{spsr\-\_\-fiq}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a969afbee21b8eeb5325d9093d42fb085}{lr\-\_\-fiq}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_ab701f0dbdeace6bb500199d02e3369b3}{r8\-\_\-fiq}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a04eb0a04b720eb5fe1ff3a6105d35e3a}{r9\-\_\-fiq}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a7667e6ed136285709f1c4d4b7b366d90}{r10\-\_\-fiq}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_ad746f675f085d70248a5b6209f8f2c1f}{r11\-\_\-fiq}
\item 
\hyperlink{arch__types_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{structarch__regs__banked_a9b4ae5ee03bbdb881f787bb43620a12a}{r12\-\_\-fiq}
\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}


\-Definition at line 33 of file context.\-h.



\subsection{\-Field \-Documentation}
\hypertarget{structarch__regs__banked_a849c08959c26885f666f8adfae89aaf9}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!lr\-\_\-abt@{lr\-\_\-abt}}
\index{lr\-\_\-abt@{lr\-\_\-abt}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{lr\-\_\-abt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf lr\-\_\-abt}}}\label{structarch__regs__banked_a849c08959c26885f666f8adfae89aaf9}


\-Definition at line 40 of file context.\-h.

\hypertarget{structarch__regs__banked_a969afbee21b8eeb5325d9093d42fb085}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!lr\-\_\-fiq@{lr\-\_\-fiq}}
\index{lr\-\_\-fiq@{lr\-\_\-fiq}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{lr\-\_\-fiq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf lr\-\_\-fiq}}}\label{structarch__regs__banked_a969afbee21b8eeb5325d9093d42fb085}


\-Definition at line 51 of file context.\-h.

\hypertarget{structarch__regs__banked_a40c4ed1151aa96baf0123e142db7fd5c}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!lr\-\_\-irq@{lr\-\_\-irq}}
\index{lr\-\_\-irq@{lr\-\_\-irq}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{lr\-\_\-irq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf lr\-\_\-irq}}}\label{structarch__regs__banked_a40c4ed1151aa96baf0123e142db7fd5c}


\-Definition at line 46 of file context.\-h.

\hypertarget{structarch__regs__banked_a4e9874b76913bbabf160a5a855581bbc}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!lr\-\_\-svc@{lr\-\_\-svc}}
\index{lr\-\_\-svc@{lr\-\_\-svc}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{lr\-\_\-svc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf lr\-\_\-svc}}}\label{structarch__regs__banked_a4e9874b76913bbabf160a5a855581bbc}


\-Definition at line 37 of file context.\-h.

\hypertarget{structarch__regs__banked_a9c99745c4b28ca5c46c0aee6a164b089}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!lr\-\_\-und@{lr\-\_\-und}}
\index{lr\-\_\-und@{lr\-\_\-und}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{lr\-\_\-und}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf lr\-\_\-und}}}\label{structarch__regs__banked_a9c99745c4b28ca5c46c0aee6a164b089}


\-Definition at line 43 of file context.\-h.

\hypertarget{structarch__regs__banked_a7667e6ed136285709f1c4d4b7b366d90}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!r10\-\_\-fiq@{r10\-\_\-fiq}}
\index{r10\-\_\-fiq@{r10\-\_\-fiq}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{r10\-\_\-fiq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf r10\-\_\-fiq}}}\label{structarch__regs__banked_a7667e6ed136285709f1c4d4b7b366d90}


\-Definition at line 54 of file context.\-h.

\hypertarget{structarch__regs__banked_ad746f675f085d70248a5b6209f8f2c1f}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!r11\-\_\-fiq@{r11\-\_\-fiq}}
\index{r11\-\_\-fiq@{r11\-\_\-fiq}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{r11\-\_\-fiq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf r11\-\_\-fiq}}}\label{structarch__regs__banked_ad746f675f085d70248a5b6209f8f2c1f}


\-Definition at line 55 of file context.\-h.

\hypertarget{structarch__regs__banked_a9b4ae5ee03bbdb881f787bb43620a12a}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!r12\-\_\-fiq@{r12\-\_\-fiq}}
\index{r12\-\_\-fiq@{r12\-\_\-fiq}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{r12\-\_\-fiq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf r12\-\_\-fiq}}}\label{structarch__regs__banked_a9b4ae5ee03bbdb881f787bb43620a12a}


\-Definition at line 56 of file context.\-h.

\hypertarget{structarch__regs__banked_ab701f0dbdeace6bb500199d02e3369b3}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!r8\-\_\-fiq@{r8\-\_\-fiq}}
\index{r8\-\_\-fiq@{r8\-\_\-fiq}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{r8\-\_\-fiq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf r8\-\_\-fiq}}}\label{structarch__regs__banked_ab701f0dbdeace6bb500199d02e3369b3}


\-Definition at line 52 of file context.\-h.

\hypertarget{structarch__regs__banked_a04eb0a04b720eb5fe1ff3a6105d35e3a}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!r9\-\_\-fiq@{r9\-\_\-fiq}}
\index{r9\-\_\-fiq@{r9\-\_\-fiq}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{r9\-\_\-fiq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf r9\-\_\-fiq}}}\label{structarch__regs__banked_a04eb0a04b720eb5fe1ff3a6105d35e3a}


\-Definition at line 53 of file context.\-h.

\hypertarget{structarch__regs__banked_a6ed5ed1e9e6a1e54a4a720269edfee5e}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!sp\-\_\-abt@{sp\-\_\-abt}}
\index{sp\-\_\-abt@{sp\-\_\-abt}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{sp\-\_\-abt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf sp\-\_\-abt}}}\label{structarch__regs__banked_a6ed5ed1e9e6a1e54a4a720269edfee5e}


\-Definition at line 39 of file context.\-h.

\hypertarget{structarch__regs__banked_a995e4155cdaeb7d8dc530a52f531ad7d}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!sp\-\_\-irq@{sp\-\_\-irq}}
\index{sp\-\_\-irq@{sp\-\_\-irq}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{sp\-\_\-irq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf sp\-\_\-irq}}}\label{structarch__regs__banked_a995e4155cdaeb7d8dc530a52f531ad7d}


\-Definition at line 45 of file context.\-h.

\hypertarget{structarch__regs__banked_a1d0fa26522eac23d880de2722023522d}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!sp\-\_\-svc@{sp\-\_\-svc}}
\index{sp\-\_\-svc@{sp\-\_\-svc}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{sp\-\_\-svc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf sp\-\_\-svc}}}\label{structarch__regs__banked_a1d0fa26522eac23d880de2722023522d}


\-Definition at line 36 of file context.\-h.

\hypertarget{structarch__regs__banked_a184486e6dbb8bf48fd4d4675fb4040e4}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!sp\-\_\-und@{sp\-\_\-und}}
\index{sp\-\_\-und@{sp\-\_\-und}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{sp\-\_\-und}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf sp\-\_\-und}}}\label{structarch__regs__banked_a184486e6dbb8bf48fd4d4675fb4040e4}


\-Definition at line 42 of file context.\-h.

\hypertarget{structarch__regs__banked_ab0c3d0a7fb315b79b4d6214743b5b082}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!sp\-\_\-usr@{sp\-\_\-usr}}
\index{sp\-\_\-usr@{sp\-\_\-usr}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{sp\-\_\-usr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf sp\-\_\-usr}}}\label{structarch__regs__banked_ab0c3d0a7fb315b79b4d6214743b5b082}


\-Definition at line 34 of file context.\-h.

\hypertarget{structarch__regs__banked_ac5fcf632140189c2cf143162a8388135}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!spsr\-\_\-abt@{spsr\-\_\-abt}}
\index{spsr\-\_\-abt@{spsr\-\_\-abt}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{spsr\-\_\-abt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf spsr\-\_\-abt}}}\label{structarch__regs__banked_ac5fcf632140189c2cf143162a8388135}


\-Definition at line 38 of file context.\-h.

\hypertarget{structarch__regs__banked_a667268175afba21309aaaac957734a43}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!spsr\-\_\-fiq@{spsr\-\_\-fiq}}
\index{spsr\-\_\-fiq@{spsr\-\_\-fiq}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{spsr\-\_\-fiq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf spsr\-\_\-fiq}}}\label{structarch__regs__banked_a667268175afba21309aaaac957734a43}


\-Definition at line 48 of file context.\-h.

\hypertarget{structarch__regs__banked_aee1280364392ef11a9db3da9c2a2c5ee}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!spsr\-\_\-irq@{spsr\-\_\-irq}}
\index{spsr\-\_\-irq@{spsr\-\_\-irq}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{spsr\-\_\-irq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf spsr\-\_\-irq}}}\label{structarch__regs__banked_aee1280364392ef11a9db3da9c2a2c5ee}


\-Definition at line 44 of file context.\-h.

\hypertarget{structarch__regs__banked_ae6da0f77fc42b43bfc0be39e8e5da763}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!spsr\-\_\-svc@{spsr\-\_\-svc}}
\index{spsr\-\_\-svc@{spsr\-\_\-svc}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{spsr\-\_\-svc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf spsr\-\_\-svc}}}\label{structarch__regs__banked_ae6da0f77fc42b43bfc0be39e8e5da763}


\-Definition at line 35 of file context.\-h.

\hypertarget{structarch__regs__banked_a23e21972e22c7e1c44c75a47e4d6443a}{\index{arch\-\_\-regs\-\_\-banked@{arch\-\_\-regs\-\_\-banked}!spsr\-\_\-und@{spsr\-\_\-und}}
\index{spsr\-\_\-und@{spsr\-\_\-und}!arch_regs_banked@{arch\-\_\-regs\-\_\-banked}}
\subsubsection[{spsr\-\_\-und}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} {\bf spsr\-\_\-und}}}\label{structarch__regs__banked_a23e21972e22c7e1c44c75a47e4d6443a}


\-Definition at line 41 of file context.\-h.



\-The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{context_8h}{context.\-h}\end{DoxyCompactItemize}
