Kecheng Hao , Sandip Ray , Fei Xie, Equivalence checking for function pipelining in behavioral synthesis, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Assignment-Space Exploration Approach to Concurrent Data-Path/Floorplan Synthesis, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.370, September 17-20, 2000
Xue-Jie Zhang , Kam-Wing Ng , Wayne Luk, A Combined Approach to High-Level Synthesis for Dynamically Reconfigurable Systems, Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications, p.361-370, August 27-30, 2000
Davide Bruni , Alessandro Bogliolo , Luca Benini, Statistical design space exploration for application-specific unit synthesis, Proceedings of the 38th annual Design Automation Conference, p.641-646, June 2001, Las Vegas, Nevada, USA
Yoichi Yuyama , Masao Aramoto , Kazutoshi Kobayashi , Hidetoshi Onodera, An SoC architecture and its design methodology using unifunctional heterogeneous processor array, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Gang Wang , Wenrui Gong , Brian DeRenzi , Ryan Kastner, Design space exploration using time and resource duality with the ant colony optimization, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA
G. Economakos , P. Oikonomakos , I. Panagopoulos , I. Poulakis , G. Papakonstantinou, Behavioral synthesis with systemC, Proceedings of the conference on Design, automation and test in Europe, p.21-25, March 2001, Munich, Germany
J. Ramanujam , Sandeep Deshpande , Jinpyo Hong , Mahmut Kandemir, A Heuristic for Clock Selection in High-Level Synthesis, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.414, January 07-11, 2002
George Economakos , George K. Papakonstantinou, Refinement and Property Checking in High-Level Synthesis using Attribute Grammars, Proceedings of the 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, p.330-333, September 27-29, 1999
Hashem Hashemi Najaf-Abadi, A procedure for obtaining a behavioral description for the control logic of a non-linear pipeline, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.86-91, January 27-30, 2004, Yokohama, Japan
M. Narasimhan , J. Ramanujam, A fast approach to computing exact solutions to the resource-constrained scheduling problem, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.4, p.490-500, October 2001
Apostolos A. Kountouris , Christophe Wolinski, Hierarchical conditional dependency graphs as a unifying design representation in the CODESIS high-level synthesis system, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain
Kecheng Hao , Sandip Ray , Fei Xie, Equivalence checking for behaviorally synthesized pipelines, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California
Gang Wang , Wenrui Gong , Brian Derenzi , Ryan Kastner, Exploring time/resource trade-offs by solving dual scheduling problems with the ant colony optimization, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.46-es, September 2007
G. Economakos , G. Papakonstantinou , P. Tsanakas, AGENDA: an attribute grammar driven enviornment for the design automation of digital systems, Proceedings of the conference on Design, automation and test in Europe, p.933-934, February 23-26, 1998, Le Palais des Congrés de Paris, France
A. C. Zawada , N. L. Seed , P. A. Ivey, Continuous and high coverage self-testing of dynamically re-configurable systems, Parallel Computing, v.28 n.7-8, p.1155-1178, August 2002
Pankaj Chauhan , Deepak Goyal , Gagan Hasteer , Anmol Mathur , Nikhil Sharma, Non-cycle-accurate sequential equivalence checking, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California
Sudipta Kundu , Sorin Lerner , Rajesh Gupta, Validating High-Level Synthesis, Proceedings of the 20th international conference on Computer Aided Verification, July 07-14, 2008, Princeton, NJ, USA
Sotirios Xydis , Kiamal Pekmestzi , Dimitrios Soudris , George Economakos, Compiler-in-the-loop exploration during datapath synthesis for higher quality delay-area trade-offs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.1, p.1-35, January 2013
Apostolos A. Kountouris , Christophe Wolinski, Efficient scheduling of conditional behaviors for high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.3, p.380-412, July 2002
Alexander G. Dean, Software thread integration for embedded system display applications, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.1, p.116-151, February 2006
Sudipta Kundu , Sorin Lerner , Rajesh K. Gupta, Translation validation of high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.4, p.566-579, April 2010
Angeliki Kritikakou , Francky Catthoor , Vasilios Kelefouras , Costas Goutis, A systematic approach to classify design-time global scheduling techniques, ACM Computing Surveys (CSUR), v.45 n.2, p.1-30, February 2013
Srivaths Ravi , Michael Joseph, High-Level Test Synthesis: A Survey from Synthesis Process Flow Perspective, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.4, p.1-27, August 2014
Lech Jówiak , Nadia Nedjah , Miguel Figueroa, Modern development methods and tools for embedded reconfigurable systems: A survey, Integration, the VLSI Journal, v.43 n.1, p.1-33, January, 2010
