
smart-scale.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000997c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a4  08009b30  08009b30  0000ab30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0d4  0800a0d4  0000c1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a0d4  0800a0d4  0000b0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0dc  0800a0dc  0000c1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0dc  0800a0dc  0000b0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0e0  0800a0e0  0000b0e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800a0e4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1e0  2**0
                  CONTENTS
 10 .bss          00000324  200001e0  200001e0  0000c1e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000504  20000504  0000c1e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001072e  00000000  00000000  0000c210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026f3  00000000  00000000  0001c93e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001060  00000000  00000000  0001f038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cbb  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002567a  00000000  00000000  00020d53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012338  00000000  00000000  000463cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df6c0  00000000  00000000  00058705  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00137dc5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a34  00000000  00000000  00137e08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007d  00000000  00000000  0013d83c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009b14 	.word	0x08009b14

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	08009b14 	.word	0x08009b14

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <Set7SegDisplayWithDecimal>:
    ShowDecimalPoint = 1; // Hin th du thp phn  digit u tin
}

// Hm hin th s vi du thp phn ty chn
void Set7SegDisplayWithDecimal(int val, int show_decimal)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
    if(val > 99) val = 99;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2b63      	cmp	r3, #99	@ 0x63
 800104e:	dd01      	ble.n	8001054 <Set7SegDisplayWithDecimal+0x14>
 8001050:	2363      	movs	r3, #99	@ 0x63
 8001052:	607b      	str	r3, [r7, #4]
    if(val < 0) val = 0;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	da01      	bge.n	800105e <Set7SegDisplayWithDecimal+0x1e>
 800105a:	2300      	movs	r3, #0
 800105c:	607b      	str	r3, [r7, #4]

    DisplayValue = val;
 800105e:	4a07      	ldr	r2, [pc, #28]	@ (800107c <Set7SegDisplayWithDecimal+0x3c>)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6013      	str	r3, [r2, #0]
    pos = 0;
 8001064:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <Set7SegDisplayWithDecimal+0x40>)
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
    ShowDecimalPoint = show_decimal;
 800106a:	4a06      	ldr	r2, [pc, #24]	@ (8001084 <Set7SegDisplayWithDecimal+0x44>)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	6013      	str	r3, [r2, #0]
}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	200001fc 	.word	0x200001fc
 8001080:	20000200 	.word	0x20000200
 8001084:	20000204 	.word	0x20000204

08001088 <Run7SegDisplay>:

void Run7SegDisplay()
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
    unsigned char val;
    int show_decimal_now = 0;
 800108e:	2300      	movs	r3, #0
 8001090:	603b      	str	r3, [r7, #0]

    pos++;
 8001092:	4b73      	ldr	r3, [pc, #460]	@ (8001260 <Run7SegDisplay+0x1d8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	3301      	adds	r3, #1
 8001098:	4a71      	ldr	r2, [pc, #452]	@ (8001260 <Run7SegDisplay+0x1d8>)
 800109a:	6013      	str	r3, [r2, #0]
    HAL_GPIO_WritePin(PORT_7SEG_CONTROL0, PIN_7SEG_CONTROL0, GPIO_PIN_RESET);
 800109c:	2200      	movs	r2, #0
 800109e:	2104      	movs	r1, #4
 80010a0:	4870      	ldr	r0, [pc, #448]	@ (8001264 <Run7SegDisplay+0x1dc>)
 80010a2:	f001 ff9b 	bl	8002fdc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_7SEG_CONTROL1, PIN_7SEG_CONTROL1, GPIO_PIN_RESET);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2108      	movs	r1, #8
 80010aa:	486e      	ldr	r0, [pc, #440]	@ (8001264 <Run7SegDisplay+0x1dc>)
 80010ac:	f001 ff96 	bl	8002fdc <HAL_GPIO_WritePin>

    if (pos & 0x1) {
 80010b0:	4b6b      	ldr	r3, [pc, #428]	@ (8001260 <Run7SegDisplay+0x1d8>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d012      	beq.n	80010e2 <Run7SegDisplay+0x5a>
        // Digit u tin (bn phi) - hng n v
        val = Mask[DisplayValue % 10];
 80010bc:	4b6a      	ldr	r3, [pc, #424]	@ (8001268 <Run7SegDisplay+0x1e0>)
 80010be:	6819      	ldr	r1, [r3, #0]
 80010c0:	4b6a      	ldr	r3, [pc, #424]	@ (800126c <Run7SegDisplay+0x1e4>)
 80010c2:	fb83 2301 	smull	r2, r3, r3, r1
 80010c6:	109a      	asrs	r2, r3, #2
 80010c8:	17cb      	asrs	r3, r1, #31
 80010ca:	1ad2      	subs	r2, r2, r3
 80010cc:	4613      	mov	r3, r2
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	4413      	add	r3, r2
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	1aca      	subs	r2, r1, r3
 80010d6:	4b66      	ldr	r3, [pc, #408]	@ (8001270 <Run7SegDisplay+0x1e8>)
 80010d8:	5c9b      	ldrb	r3, [r3, r2]
 80010da:	71fb      	strb	r3, [r7, #7]
        show_decimal_now = 0; // Khng hin th du thp phn  digit ny
 80010dc:	2300      	movs	r3, #0
 80010de:	603b      	str	r3, [r7, #0]
 80010e0:	e01b      	b.n	800111a <Run7SegDisplay+0x92>
    } else {
        // Digit th hai (bn tri) - hng chc
        val = Mask[(DisplayValue / 10) % 10];
 80010e2:	4b61      	ldr	r3, [pc, #388]	@ (8001268 <Run7SegDisplay+0x1e0>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a61      	ldr	r2, [pc, #388]	@ (800126c <Run7SegDisplay+0x1e4>)
 80010e8:	fb82 1203 	smull	r1, r2, r2, r3
 80010ec:	1092      	asrs	r2, r2, #2
 80010ee:	17db      	asrs	r3, r3, #31
 80010f0:	1ad1      	subs	r1, r2, r3
 80010f2:	4b5e      	ldr	r3, [pc, #376]	@ (800126c <Run7SegDisplay+0x1e4>)
 80010f4:	fb83 2301 	smull	r2, r3, r3, r1
 80010f8:	109a      	asrs	r2, r3, #2
 80010fa:	17cb      	asrs	r3, r1, #31
 80010fc:	1ad2      	subs	r2, r2, r3
 80010fe:	4613      	mov	r3, r2
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	4413      	add	r3, r2
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	1aca      	subs	r2, r1, r3
 8001108:	4b59      	ldr	r3, [pc, #356]	@ (8001270 <Run7SegDisplay+0x1e8>)
 800110a:	5c9b      	ldrb	r3, [r3, r2]
 800110c:	71fb      	strb	r3, [r7, #7]
        // Hin th du thp phn  digit ny nu cn (sau s hng chc)
        if(ShowDecimalPoint) {
 800110e:	4b59      	ldr	r3, [pc, #356]	@ (8001274 <Run7SegDisplay+0x1ec>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <Run7SegDisplay+0x92>
            show_decimal_now = 1;
 8001116:	2301      	movs	r3, #1
 8001118:	603b      	str	r3, [r7, #0]
        }
    }

    // Thit lp segment P (decimal point)
    if (show_decimal_now)
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d006      	beq.n	800112e <Run7SegDisplay+0xa6>
        HAL_GPIO_WritePin(PORT_7SEG_P, PIN_7SEG_P, GPIO_PIN_SET);
 8001120:	2201      	movs	r2, #1
 8001122:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001126:	4854      	ldr	r0, [pc, #336]	@ (8001278 <Run7SegDisplay+0x1f0>)
 8001128:	f001 ff58 	bl	8002fdc <HAL_GPIO_WritePin>
 800112c:	e005      	b.n	800113a <Run7SegDisplay+0xb2>
    else
        HAL_GPIO_WritePin(PORT_7SEG_P, PIN_7SEG_P, GPIO_PIN_RESET);
 800112e:	2200      	movs	r2, #0
 8001130:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001134:	4850      	ldr	r0, [pc, #320]	@ (8001278 <Run7SegDisplay+0x1f0>)
 8001136:	f001 ff51 	bl	8002fdc <HAL_GPIO_WritePin>

    // Thit lp cc segment khc (G, F, E, D, C, B, A)
    if (val & 0x40)
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001140:	2b00      	cmp	r3, #0
 8001142:	d006      	beq.n	8001152 <Run7SegDisplay+0xca>
        HAL_GPIO_WritePin(PORT_7SEG_G, PIN_7SEG_G, GPIO_PIN_SET);
 8001144:	2201      	movs	r2, #1
 8001146:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800114a:	484b      	ldr	r0, [pc, #300]	@ (8001278 <Run7SegDisplay+0x1f0>)
 800114c:	f001 ff46 	bl	8002fdc <HAL_GPIO_WritePin>
 8001150:	e005      	b.n	800115e <Run7SegDisplay+0xd6>
    else
        HAL_GPIO_WritePin(PORT_7SEG_G, PIN_7SEG_G, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001158:	4847      	ldr	r0, [pc, #284]	@ (8001278 <Run7SegDisplay+0x1f0>)
 800115a:	f001 ff3f 	bl	8002fdc <HAL_GPIO_WritePin>

    if (val & 0x20)
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	f003 0320 	and.w	r3, r3, #32
 8001164:	2b00      	cmp	r3, #0
 8001166:	d006      	beq.n	8001176 <Run7SegDisplay+0xee>
        HAL_GPIO_WritePin(PORT_7SEG_F, PIN_7SEG_F, GPIO_PIN_SET);
 8001168:	2201      	movs	r2, #1
 800116a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800116e:	4842      	ldr	r0, [pc, #264]	@ (8001278 <Run7SegDisplay+0x1f0>)
 8001170:	f001 ff34 	bl	8002fdc <HAL_GPIO_WritePin>
 8001174:	e005      	b.n	8001182 <Run7SegDisplay+0xfa>
    else
        HAL_GPIO_WritePin(PORT_7SEG_F, PIN_7SEG_F, GPIO_PIN_RESET);
 8001176:	2200      	movs	r2, #0
 8001178:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800117c:	483e      	ldr	r0, [pc, #248]	@ (8001278 <Run7SegDisplay+0x1f0>)
 800117e:	f001 ff2d 	bl	8002fdc <HAL_GPIO_WritePin>

    if (val & 0x10)
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	f003 0310 	and.w	r3, r3, #16
 8001188:	2b00      	cmp	r3, #0
 800118a:	d006      	beq.n	800119a <Run7SegDisplay+0x112>
        HAL_GPIO_WritePin(PORT_7SEG_E, PIN_7SEG_E, GPIO_PIN_SET);
 800118c:	2201      	movs	r2, #1
 800118e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001192:	4839      	ldr	r0, [pc, #228]	@ (8001278 <Run7SegDisplay+0x1f0>)
 8001194:	f001 ff22 	bl	8002fdc <HAL_GPIO_WritePin>
 8001198:	e005      	b.n	80011a6 <Run7SegDisplay+0x11e>
    else
        HAL_GPIO_WritePin(PORT_7SEG_E, PIN_7SEG_E, GPIO_PIN_RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011a0:	4835      	ldr	r0, [pc, #212]	@ (8001278 <Run7SegDisplay+0x1f0>)
 80011a2:	f001 ff1b 	bl	8002fdc <HAL_GPIO_WritePin>

    if (val & 0x8)
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	f003 0308 	and.w	r3, r3, #8
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d006      	beq.n	80011be <Run7SegDisplay+0x136>
        HAL_GPIO_WritePin(PORT_7SEG_D, PIN_7SEG_D, GPIO_PIN_SET);
 80011b0:	2201      	movs	r2, #1
 80011b2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011b6:	4830      	ldr	r0, [pc, #192]	@ (8001278 <Run7SegDisplay+0x1f0>)
 80011b8:	f001 ff10 	bl	8002fdc <HAL_GPIO_WritePin>
 80011bc:	e005      	b.n	80011ca <Run7SegDisplay+0x142>
    else
        HAL_GPIO_WritePin(PORT_7SEG_D, PIN_7SEG_D, GPIO_PIN_RESET);
 80011be:	2200      	movs	r2, #0
 80011c0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011c4:	482c      	ldr	r0, [pc, #176]	@ (8001278 <Run7SegDisplay+0x1f0>)
 80011c6:	f001 ff09 	bl	8002fdc <HAL_GPIO_WritePin>

    if (val & 0x4)
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	f003 0304 	and.w	r3, r3, #4
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d006      	beq.n	80011e2 <Run7SegDisplay+0x15a>
        HAL_GPIO_WritePin(PORT_7SEG_C, PIN_7SEG_C, GPIO_PIN_SET);
 80011d4:	2201      	movs	r2, #1
 80011d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011da:	4827      	ldr	r0, [pc, #156]	@ (8001278 <Run7SegDisplay+0x1f0>)
 80011dc:	f001 fefe 	bl	8002fdc <HAL_GPIO_WritePin>
 80011e0:	e005      	b.n	80011ee <Run7SegDisplay+0x166>
    else
        HAL_GPIO_WritePin(PORT_7SEG_C, PIN_7SEG_C, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011e8:	4823      	ldr	r0, [pc, #140]	@ (8001278 <Run7SegDisplay+0x1f0>)
 80011ea:	f001 fef7 	bl	8002fdc <HAL_GPIO_WritePin>

    if (val & 0x2)
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d006      	beq.n	8001206 <Run7SegDisplay+0x17e>
        HAL_GPIO_WritePin(PORT_7SEG_B, PIN_7SEG_B, GPIO_PIN_SET);
 80011f8:	2201      	movs	r2, #1
 80011fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011fe:	481e      	ldr	r0, [pc, #120]	@ (8001278 <Run7SegDisplay+0x1f0>)
 8001200:	f001 feec 	bl	8002fdc <HAL_GPIO_WritePin>
 8001204:	e005      	b.n	8001212 <Run7SegDisplay+0x18a>
    else
        HAL_GPIO_WritePin(PORT_7SEG_B, PIN_7SEG_B, GPIO_PIN_RESET);
 8001206:	2200      	movs	r2, #0
 8001208:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800120c:	481a      	ldr	r0, [pc, #104]	@ (8001278 <Run7SegDisplay+0x1f0>)
 800120e:	f001 fee5 	bl	8002fdc <HAL_GPIO_WritePin>

    if (val & 0x1)
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	f003 0301 	and.w	r3, r3, #1
 8001218:	2b00      	cmp	r3, #0
 800121a:	d006      	beq.n	800122a <Run7SegDisplay+0x1a2>
        HAL_GPIO_WritePin(PORT_7SEG_A, PIN_7SEG_A, GPIO_PIN_SET);
 800121c:	2201      	movs	r2, #1
 800121e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001222:	4815      	ldr	r0, [pc, #84]	@ (8001278 <Run7SegDisplay+0x1f0>)
 8001224:	f001 feda 	bl	8002fdc <HAL_GPIO_WritePin>
 8001228:	e005      	b.n	8001236 <Run7SegDisplay+0x1ae>
    else
        HAL_GPIO_WritePin(PORT_7SEG_A, PIN_7SEG_A, GPIO_PIN_RESET);
 800122a:	2200      	movs	r2, #0
 800122c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001230:	4811      	ldr	r0, [pc, #68]	@ (8001278 <Run7SegDisplay+0x1f0>)
 8001232:	f001 fed3 	bl	8002fdc <HAL_GPIO_WritePin>

    // Kch hot digit tng ng
    if (pos & 0x1)
 8001236:	4b0a      	ldr	r3, [pc, #40]	@ (8001260 <Run7SegDisplay+0x1d8>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	2b00      	cmp	r3, #0
 8001240:	d005      	beq.n	800124e <Run7SegDisplay+0x1c6>
        HAL_GPIO_WritePin(PORT_7SEG_CONTROL0, PIN_7SEG_CONTROL0, GPIO_PIN_SET);
 8001242:	2201      	movs	r2, #1
 8001244:	2104      	movs	r1, #4
 8001246:	4807      	ldr	r0, [pc, #28]	@ (8001264 <Run7SegDisplay+0x1dc>)
 8001248:	f001 fec8 	bl	8002fdc <HAL_GPIO_WritePin>
    else
        HAL_GPIO_WritePin(PORT_7SEG_CONTROL1, PIN_7SEG_CONTROL1, GPIO_PIN_SET);
}
 800124c:	e004      	b.n	8001258 <Run7SegDisplay+0x1d0>
        HAL_GPIO_WritePin(PORT_7SEG_CONTROL1, PIN_7SEG_CONTROL1, GPIO_PIN_SET);
 800124e:	2201      	movs	r2, #1
 8001250:	2108      	movs	r1, #8
 8001252:	4804      	ldr	r0, [pc, #16]	@ (8001264 <Run7SegDisplay+0x1dc>)
 8001254:	f001 fec2 	bl	8002fdc <HAL_GPIO_WritePin>
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20000200 	.word	0x20000200
 8001264:	40021800 	.word	0x40021800
 8001268:	200001fc 	.word	0x200001fc
 800126c:	66666667 	.word	0x66666667
 8001270:	20000000 	.word	0x20000000
 8001274:	20000204 	.word	0x20000204
 8001278:	40021000 	.word	0x40021000

0800127c <hx711_init>:
 */

#include <HX711.h>

//#############################################################################################
void hx711_init(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin){
 800127c:	b580      	push	{r7, lr}
 800127e:	b08a      	sub	sp, #40	@ 0x28
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	603b      	str	r3, [r7, #0]
 8001288:	4613      	mov	r3, r2
 800128a:	80fb      	strh	r3, [r7, #6]
  // Setup the pin connections with the STM Board
  hx711->clk_gpio = clk_gpio;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	68ba      	ldr	r2, [r7, #8]
 8001290:	601a      	str	r2, [r3, #0]
  hx711->clk_pin = clk_pin;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	88fa      	ldrh	r2, [r7, #6]
 8001296:	811a      	strh	r2, [r3, #8]
  hx711->dat_gpio = dat_gpio;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	683a      	ldr	r2, [r7, #0]
 800129c:	605a      	str	r2, [r3, #4]
  hx711->dat_pin = dat_pin;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80012a2:	815a      	strh	r2, [r3, #10]

  GPIO_InitTypeDef  gpio = {0};
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 80012b4:	2301      	movs	r3, #1
 80012b6:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 80012bc:	2302      	movs	r3, #2
 80012be:	623b      	str	r3, [r7, #32]
  gpio.Pin = clk_pin;
 80012c0:	88fb      	ldrh	r3, [r7, #6]
 80012c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(clk_gpio, &gpio);
 80012c4:	f107 0314 	add.w	r3, r7, #20
 80012c8:	4619      	mov	r1, r3
 80012ca:	68b8      	ldr	r0, [r7, #8]
 80012cc:	f001 fcc2 	bl	8002c54 <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_PULLUP;
 80012d4:	2301      	movs	r3, #1
 80012d6:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 80012d8:	2302      	movs	r3, #2
 80012da:	623b      	str	r3, [r7, #32]
  gpio.Pin = dat_pin;
 80012dc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80012de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(dat_gpio, &gpio);
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	4619      	mov	r1, r3
 80012e6:	6838      	ldr	r0, [r7, #0]
 80012e8:	f001 fcb4 	bl	8002c54 <HAL_GPIO_Init>

}
 80012ec:	bf00      	nop
 80012ee:	3728      	adds	r7, #40	@ 0x28
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <set_scale>:

//#############################################################################################
void set_scale(hx711_t *hx711, float Ascale, float Bscale){
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001300:	edc7 0a01 	vstr	s1, [r7, #4]
  // Set the scale. To calibrate the cell, run the program with a scale of 1, call the tare function and then the get_units function. 
  // Divide the obtained weight by the real weight. The result is the parameter to pass to scale
	hx711->Ascale = Ascale;
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	68ba      	ldr	r2, [r7, #8]
 8001308:	611a      	str	r2, [r3, #16]
	hx711->Bscale = Bscale;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	61da      	str	r2, [r3, #28]
}
 8001310:	bf00      	nop
 8001312:	3714      	adds	r7, #20
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <set_gain>:

//#############################################################################################
void set_gain(hx711_t *hx711, uint8_t Again, uint8_t Bgain){
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	460b      	mov	r3, r1
 8001326:	70fb      	strb	r3, [r7, #3]
 8001328:	4613      	mov	r3, r2
 800132a:	70bb      	strb	r3, [r7, #2]
  // Define A channel's gain
	switch (Again) {
 800132c:	78fb      	ldrb	r3, [r7, #3]
 800132e:	2b40      	cmp	r3, #64	@ 0x40
 8001330:	d005      	beq.n	800133e <set_gain+0x22>
 8001332:	2b80      	cmp	r3, #128	@ 0x80
 8001334:	d107      	bne.n	8001346 <set_gain+0x2a>
			case 128:		// channel A, gain factor 128
				hx711->Again = 1;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2201      	movs	r2, #1
 800133a:	751a      	strb	r2, [r3, #20]
				break;
 800133c:	e003      	b.n	8001346 <set_gain+0x2a>
			case 64:		// channel A, gain factor 64
				hx711->Again = 3;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2203      	movs	r2, #3
 8001342:	751a      	strb	r2, [r3, #20]
				break;
 8001344:	bf00      	nop
		}
	hx711->Bgain = 2;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2202      	movs	r2, #2
 800134a:	f883 2020 	strb.w	r2, [r3, #32]
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <set_offset>:

//#############################################################################################
void set_offset(hx711_t *hx711, long offset, uint8_t channel){
 800135a:	b480      	push	{r7}
 800135c:	b085      	sub	sp, #20
 800135e:	af00      	add	r7, sp, #0
 8001360:	60f8      	str	r0, [r7, #12]
 8001362:	60b9      	str	r1, [r7, #8]
 8001364:	4613      	mov	r3, r2
 8001366:	71fb      	strb	r3, [r7, #7]
	if(channel == CHANNEL_A) hx711->Aoffset = offset;
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d103      	bne.n	8001376 <set_offset+0x1c>
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	68ba      	ldr	r2, [r7, #8]
 8001372:	60da      	str	r2, [r3, #12]
	else hx711->Boffset = offset;
}
 8001374:	e002      	b.n	800137c <set_offset+0x22>
	else hx711->Boffset = offset;
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	68ba      	ldr	r2, [r7, #8]
 800137a:	619a      	str	r2, [r3, #24]
}
 800137c:	bf00      	nop
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr

08001388 <shiftIn>:

//############################################################################################
uint8_t shiftIn(hx711_t *hx711, uint8_t bitOrder) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	460b      	mov	r3, r1
 8001392:	70fb      	strb	r3, [r7, #3]
    uint8_t value = 0;
 8001394:	2300      	movs	r3, #0
 8001396:	73fb      	strb	r3, [r7, #15]
    uint8_t i;

    for(i = 0; i < 8; ++i) {
 8001398:	2300      	movs	r3, #0
 800139a:	73bb      	strb	r3, [r7, #14]
 800139c:	e03e      	b.n	800141c <shiftIn+0x94>
    	HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, SET);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6818      	ldr	r0, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	891b      	ldrh	r3, [r3, #8]
 80013a6:	2201      	movs	r2, #1
 80013a8:	4619      	mov	r1, r3
 80013aa:	f001 fe17 	bl	8002fdc <HAL_GPIO_WritePin>
        if(bitOrder == 0)
 80013ae:	78fb      	ldrb	r3, [r7, #3]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d113      	bne.n	80013dc <shiftIn+0x54>
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << i;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	685a      	ldr	r2, [r3, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	895b      	ldrh	r3, [r3, #10]
 80013bc:	4619      	mov	r1, r3
 80013be:	4610      	mov	r0, r2
 80013c0:	f001 fdf4 	bl	8002fac <HAL_GPIO_ReadPin>
 80013c4:	4603      	mov	r3, r0
 80013c6:	461a      	mov	r2, r3
 80013c8:	7bbb      	ldrb	r3, [r7, #14]
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	b25a      	sxtb	r2, r3
 80013d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	b25b      	sxtb	r3, r3
 80013d8:	73fb      	strb	r3, [r7, #15]
 80013da:	e014      	b.n	8001406 <shiftIn+0x7e>
        else
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << (7 - i);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685a      	ldr	r2, [r3, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	895b      	ldrh	r3, [r3, #10]
 80013e4:	4619      	mov	r1, r3
 80013e6:	4610      	mov	r0, r2
 80013e8:	f001 fde0 	bl	8002fac <HAL_GPIO_ReadPin>
 80013ec:	4603      	mov	r3, r0
 80013ee:	461a      	mov	r2, r3
 80013f0:	7bbb      	ldrb	r3, [r7, #14]
 80013f2:	f1c3 0307 	rsb	r3, r3, #7
 80013f6:	fa02 f303 	lsl.w	r3, r2, r3
 80013fa:	b25a      	sxtb	r2, r3
 80013fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001400:	4313      	orrs	r3, r2
 8001402:	b25b      	sxtb	r3, r3
 8001404:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, RESET);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6818      	ldr	r0, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	891b      	ldrh	r3, [r3, #8]
 800140e:	2200      	movs	r2, #0
 8001410:	4619      	mov	r1, r3
 8001412:	f001 fde3 	bl	8002fdc <HAL_GPIO_WritePin>
    for(i = 0; i < 8; ++i) {
 8001416:	7bbb      	ldrb	r3, [r7, #14]
 8001418:	3301      	adds	r3, #1
 800141a:	73bb      	strb	r3, [r7, #14]
 800141c:	7bbb      	ldrb	r3, [r7, #14]
 800141e:	2b07      	cmp	r3, #7
 8001420:	d9bd      	bls.n	800139e <shiftIn+0x16>
    }
    return value;
 8001422:	7bfb      	ldrb	r3, [r7, #15]
}
 8001424:	4618      	mov	r0, r3
 8001426:	3710      	adds	r7, #16
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <is_ready>:

//############################################################################################
bool is_ready(hx711_t *hx711) {
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_RESET){
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	685a      	ldr	r2, [r3, #4]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	895b      	ldrh	r3, [r3, #10]
 800143c:	4619      	mov	r1, r3
 800143e:	4610      	mov	r0, r2
 8001440:	f001 fdb4 	bl	8002fac <HAL_GPIO_ReadPin>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d101      	bne.n	800144e <is_ready+0x22>
		return 1;
 800144a:	2301      	movs	r3, #1
 800144c:	e000      	b.n	8001450 <is_ready+0x24>
	}
	return 0;
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <wait_ready>:

//############################################################################################
void wait_ready(hx711_t *hx711) {
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
	// Wait for the chip to become ready.
	while (!is_ready(hx711)) {
 8001460:	e002      	b.n	8001468 <wait_ready+0x10>
		HAL_Delay(0);
 8001462:	2000      	movs	r0, #0
 8001464:	f001 fac0 	bl	80029e8 <HAL_Delay>
	while (!is_ready(hx711)) {
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7ff ffdf 	bl	800142c <is_ready>
 800146e:	4603      	mov	r3, r0
 8001470:	f083 0301 	eor.w	r3, r3, #1
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1f3      	bne.n	8001462 <wait_ready+0xa>
	}
}
 800147a:	bf00      	nop
 800147c:	bf00      	nop
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <read>:

//############################################################################################
long read(hx711_t *hx711, uint8_t channel){
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	460b      	mov	r3, r1
 800148e:	70fb      	strb	r3, [r7, #3]
	wait_ready(hx711);
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f7ff ffe1 	bl	8001458 <wait_ready>
	unsigned long value = 0;
 8001496:	2300      	movs	r3, #0
 8001498:	60fb      	str	r3, [r7, #12]
	uint8_t data[3] = { 0 };
 800149a:	f107 0308 	add.w	r3, r7, #8
 800149e:	2100      	movs	r1, #0
 80014a0:	460a      	mov	r2, r1
 80014a2:	801a      	strh	r2, [r3, #0]
 80014a4:	460a      	mov	r2, r1
 80014a6:	709a      	strb	r2, [r3, #2]
	uint8_t filler = 0x00;
 80014a8:	2300      	movs	r3, #0
 80014aa:	75fb      	strb	r3, [r7, #23]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ac:	b672      	cpsid	i
}
 80014ae:	bf00      	nop

	noInterrupts();

	data[2] = shiftIn(hx711, 1);
 80014b0:	2101      	movs	r1, #1
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff ff68 	bl	8001388 <shiftIn>
 80014b8:	4603      	mov	r3, r0
 80014ba:	72bb      	strb	r3, [r7, #10]
	data[1] = shiftIn(hx711, 1);
 80014bc:	2101      	movs	r1, #1
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7ff ff62 	bl	8001388 <shiftIn>
 80014c4:	4603      	mov	r3, r0
 80014c6:	727b      	strb	r3, [r7, #9]
	data[0] = shiftIn(hx711, 1);
 80014c8:	2101      	movs	r1, #1
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f7ff ff5c 	bl	8001388 <shiftIn>
 80014d0:	4603      	mov	r3, r0
 80014d2:	723b      	strb	r3, [r7, #8]

	uint8_t gain = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	75bb      	strb	r3, [r7, #22]
	if(channel == 0) gain = hx711->Again;
 80014d8:	78fb      	ldrb	r3, [r7, #3]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d103      	bne.n	80014e6 <read+0x62>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	7d1b      	ldrb	r3, [r3, #20]
 80014e2:	75bb      	strb	r3, [r7, #22]
 80014e4:	e003      	b.n	80014ee <read+0x6a>
	else gain = hx711->Bgain;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014ec:	75bb      	strb	r3, [r7, #22]

	for (unsigned int i = 0; i < gain; i++) {
 80014ee:	2300      	movs	r3, #0
 80014f0:	613b      	str	r3, [r7, #16]
 80014f2:	e012      	b.n	800151a <read+0x96>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, SET);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6818      	ldr	r0, [r3, #0]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	891b      	ldrh	r3, [r3, #8]
 80014fc:	2201      	movs	r2, #1
 80014fe:	4619      	mov	r1, r3
 8001500:	f001 fd6c 	bl	8002fdc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, RESET);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6818      	ldr	r0, [r3, #0]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	891b      	ldrh	r3, [r3, #8]
 800150c:	2200      	movs	r2, #0
 800150e:	4619      	mov	r1, r3
 8001510:	f001 fd64 	bl	8002fdc <HAL_GPIO_WritePin>
	for (unsigned int i = 0; i < gain; i++) {
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	3301      	adds	r3, #1
 8001518:	613b      	str	r3, [r7, #16]
 800151a:	7dbb      	ldrb	r3, [r7, #22]
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	429a      	cmp	r2, r3
 8001520:	d3e8      	bcc.n	80014f4 <read+0x70>
  __ASM volatile ("cpsie i" : : : "memory");
 8001522:	b662      	cpsie	i
}
 8001524:	bf00      	nop
	}

	interrupts();

	// Replicate the most significant bit to pad out a 32-bit signed integer
	if (data[2] & 0x80) {
 8001526:	7abb      	ldrb	r3, [r7, #10]
 8001528:	b25b      	sxtb	r3, r3
 800152a:	2b00      	cmp	r3, #0
 800152c:	da02      	bge.n	8001534 <read+0xb0>
		filler = 0xFF;
 800152e:	23ff      	movs	r3, #255	@ 0xff
 8001530:	75fb      	strb	r3, [r7, #23]
 8001532:	e001      	b.n	8001538 <read+0xb4>
	} else {
		filler = 0x00;
 8001534:	2300      	movs	r3, #0
 8001536:	75fb      	strb	r3, [r7, #23]
	}

	// Construct a 32-bit signed integer
	value = ( (unsigned long)(filler) << 24
 8001538:	7dfb      	ldrb	r3, [r7, #23]
 800153a:	061a      	lsls	r2, r3, #24
			| (unsigned long)(data[2]) << 16
 800153c:	7abb      	ldrb	r3, [r7, #10]
 800153e:	041b      	lsls	r3, r3, #16
 8001540:	431a      	orrs	r2, r3
			| (unsigned long)(data[1]) << 8
 8001542:	7a7b      	ldrb	r3, [r7, #9]
 8001544:	021b      	lsls	r3, r3, #8
 8001546:	4313      	orrs	r3, r2
			| (unsigned long)(data[0]) );
 8001548:	7a3a      	ldrb	r2, [r7, #8]
	value = ( (unsigned long)(filler) << 24
 800154a:	4313      	orrs	r3, r2
 800154c:	60fb      	str	r3, [r7, #12]

	return (long)(value);
 800154e:	68fb      	ldr	r3, [r7, #12]
}
 8001550:	4618      	mov	r0, r3
 8001552:	3718      	adds	r7, #24
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <read_average>:

//############################################################################################
long read_average(hx711_t *hx711, int8_t times, uint8_t channel) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	460b      	mov	r3, r1
 8001562:	70fb      	strb	r3, [r7, #3]
 8001564:	4613      	mov	r3, r2
 8001566:	70bb      	strb	r3, [r7, #2]
	long sum = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	60fb      	str	r3, [r7, #12]
	for (int8_t i = 0; i < times; i++) {
 800156c:	2300      	movs	r3, #0
 800156e:	72fb      	strb	r3, [r7, #11]
 8001570:	e011      	b.n	8001596 <read_average+0x3e>
		sum += read(hx711, channel);
 8001572:	78bb      	ldrb	r3, [r7, #2]
 8001574:	4619      	mov	r1, r3
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7ff ff84 	bl	8001484 <read>
 800157c:	4602      	mov	r2, r0
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	4413      	add	r3, r2
 8001582:	60fb      	str	r3, [r7, #12]
		HAL_Delay(0);
 8001584:	2000      	movs	r0, #0
 8001586:	f001 fa2f 	bl	80029e8 <HAL_Delay>
	for (int8_t i = 0; i < times; i++) {
 800158a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800158e:	b2db      	uxtb	r3, r3
 8001590:	3301      	adds	r3, #1
 8001592:	b2db      	uxtb	r3, r3
 8001594:	72fb      	strb	r3, [r7, #11]
 8001596:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800159a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800159e:	429a      	cmp	r2, r3
 80015a0:	dbe7      	blt.n	8001572 <read_average+0x1a>
	}
	return sum / times;
 80015a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015a6:	68fa      	ldr	r2, [r7, #12]
 80015a8:	fb92 f3f3 	sdiv	r3, r2, r3
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <get_value>:

//############################################################################################
double get_value(hx711_t *hx711, int8_t times, uint8_t channel) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	460b      	mov	r3, r1
 80015be:	70fb      	strb	r3, [r7, #3]
 80015c0:	4613      	mov	r3, r2
 80015c2:	70bb      	strb	r3, [r7, #2]
	long offset = 0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60fb      	str	r3, [r7, #12]
	if(channel == CHANNEL_A) offset = hx711->Aoffset;
 80015c8:	78bb      	ldrb	r3, [r7, #2]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d103      	bne.n	80015d6 <get_value+0x22>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	e002      	b.n	80015dc <get_value+0x28>
	else offset = hx711->Boffset;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	60fb      	str	r3, [r7, #12]
	return read_average(hx711, times, channel) - offset;
 80015dc:	78ba      	ldrb	r2, [r7, #2]
 80015de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015e2:	4619      	mov	r1, r3
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7ff ffb7 	bl	8001558 <read_average>
 80015ea:	4602      	mov	r2, r0
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7fe ffa7 	bl	8000544 <__aeabi_i2d>
 80015f6:	4602      	mov	r2, r0
 80015f8:	460b      	mov	r3, r1
 80015fa:	ec43 2b17 	vmov	d7, r2, r3
}
 80015fe:	eeb0 0a47 	vmov.f32	s0, s14
 8001602:	eef0 0a67 	vmov.f32	s1, s15
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <tare>:

//############################################################################################
void tare(hx711_t *hx711, uint8_t times, uint8_t channel) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	460b      	mov	r3, r1
 8001616:	70fb      	strb	r3, [r7, #3]
 8001618:	4613      	mov	r3, r2
 800161a:	70bb      	strb	r3, [r7, #2]
	read(hx711, channel); // Change channel
 800161c:	78bb      	ldrb	r3, [r7, #2]
 800161e:	4619      	mov	r1, r3
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f7ff ff2f 	bl	8001484 <read>
	double sum = read_average(hx711, times, channel);
 8001626:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800162a:	78ba      	ldrb	r2, [r7, #2]
 800162c:	4619      	mov	r1, r3
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff ff92 	bl	8001558 <read_average>
 8001634:	4603      	mov	r3, r0
 8001636:	4618      	mov	r0, r3
 8001638:	f7fe ff84 	bl	8000544 <__aeabi_i2d>
 800163c:	4602      	mov	r2, r0
 800163e:	460b      	mov	r3, r1
 8001640:	e9c7 2302 	strd	r2, r3, [r7, #8]
	set_offset(hx711, sum, channel);
 8001644:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001648:	f7ff fa96 	bl	8000b78 <__aeabi_d2iz>
 800164c:	4601      	mov	r1, r0
 800164e:	78bb      	ldrb	r3, [r7, #2]
 8001650:	461a      	mov	r2, r3
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f7ff fe81 	bl	800135a <set_offset>
}
 8001658:	bf00      	nop
 800165a:	3710      	adds	r7, #16
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <tare_all>:

//############################################################################################
void tare_all(hx711_t *hx711, uint8_t times) {
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	460b      	mov	r3, r1
 800166a:	70fb      	strb	r3, [r7, #3]
	tare(hx711, times, CHANNEL_A);
 800166c:	78fb      	ldrb	r3, [r7, #3]
 800166e:	2200      	movs	r2, #0
 8001670:	4619      	mov	r1, r3
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f7ff ffca 	bl	800160c <tare>
	tare(hx711, times, CHANNEL_B);
 8001678:	78fb      	ldrb	r3, [r7, #3]
 800167a:	2201      	movs	r2, #1
 800167c:	4619      	mov	r1, r3
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f7ff ffc4 	bl	800160c <tare>
}
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <get_weight>:

//############################################################################################
float get_weight(hx711_t *hx711, int8_t times, uint8_t channel) {
 800168c:	b5b0      	push	{r4, r5, r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	460b      	mov	r3, r1
 8001696:	70fb      	strb	r3, [r7, #3]
 8001698:	4613      	mov	r3, r2
 800169a:	70bb      	strb	r3, [r7, #2]
  // Read load cell
	read(hx711, channel);
 800169c:	78bb      	ldrb	r3, [r7, #2]
 800169e:	4619      	mov	r1, r3
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f7ff feef 	bl	8001484 <read>
	float scale = 0;
 80016a6:	f04f 0300 	mov.w	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
	if(channel == CHANNEL_A) scale = hx711->Ascale;
 80016ac:	78bb      	ldrb	r3, [r7, #2]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d103      	bne.n	80016ba <get_weight+0x2e>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	691b      	ldr	r3, [r3, #16]
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	e002      	b.n	80016c0 <get_weight+0x34>
	else scale = hx711->Bscale;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	69db      	ldr	r3, [r3, #28]
 80016be:	60fb      	str	r3, [r7, #12]
	return get_value(hx711, times, channel) / scale;
 80016c0:	78ba      	ldrb	r2, [r7, #2]
 80016c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016c6:	4619      	mov	r1, r3
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f7ff ff73 	bl	80015b4 <get_value>
 80016ce:	ec55 4b10 	vmov	r4, r5, d0
 80016d2:	68f8      	ldr	r0, [r7, #12]
 80016d4:	f7fe ff48 	bl	8000568 <__aeabi_f2d>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	4620      	mov	r0, r4
 80016de:	4629      	mov	r1, r5
 80016e0:	f7ff f8c4 	bl	800086c <__aeabi_ddiv>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4610      	mov	r0, r2
 80016ea:	4619      	mov	r1, r3
 80016ec:	f7ff fa8c 	bl	8000c08 <__aeabi_d2f>
 80016f0:	4603      	mov	r3, r0
 80016f2:	ee07 3a90 	vmov	s15, r3
}
 80016f6:	eeb0 0a67 	vmov.f32	s0, s15
 80016fa:	3710      	adds	r7, #16
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bdb0      	pop	{r4, r5, r7, pc}

08001700 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001706:	f001 f8fd 	bl	8002904 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800170a:	f000 f877 	bl	80017fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800170e:	f000 f97b 	bl	8001a08 <MX_GPIO_Init>
  MX_SPI4_Init();
 8001712:	f000 f8e3 	bl	80018dc <MX_SPI4_Init>
  MX_USART1_UART_Init();
 8001716:	f000 f94d 	bl	80019b4 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 800171a:	f000 f915 	bl	8001948 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  //led 7 segment
  HAL_TIM_Base_Start_IT(&htim6);
 800171e:	4834      	ldr	r0, [pc, #208]	@ (80017f0 <main+0xf0>)
 8001720:	f002 ff8e 	bl	8004640 <HAL_TIM_Base_Start_IT>

  // Initialize scale system
  scale_init();
 8001724:	f000 fa0c 	bl	8001b40 <scale_init>

  //RFID
  TM_MFRC522_Init();
 8001728:	f000 fdfe 	bl	8002328 <TM_MFRC522_Init>
  scale_send_uart_data("Smart Scale System Initialized\r\n");
 800172c:	4831      	ldr	r0, [pc, #196]	@ (80017f4 <main+0xf4>)
 800172e:	f000 fbc9 	bl	8001ec4 <scale_send_uart_data>

  HAL_Delay(1000);
 8001732:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001736:	f001 f957 	bl	80029e8 <HAL_Delay>
  scale_state.system_ready = 1;
 800173a:	4b2f      	ldr	r3, [pc, #188]	@ (80017f8 <main+0xf8>)
 800173c:	2201      	movs	r2, #1
 800173e:	725a      	strb	r2, [r3, #9]
  scale_state.last_measurement_time = HAL_GetTick();
 8001740:	f001 f946 	bl	80029d0 <HAL_GetTick>
 8001744:	4603      	mov	r3, r0
 8001746:	4a2c      	ldr	r2, [pc, #176]	@ (80017f8 <main+0xf8>)
 8001748:	60d3      	str	r3, [r2, #12]
  scale_state.last_display_time = HAL_GetTick();
 800174a:	f001 f941 	bl	80029d0 <HAL_GetTick>
 800174e:	4603      	mov	r3, r0
 8001750:	4a29      	ldr	r2, [pc, #164]	@ (80017f8 <main+0xf8>)
 8001752:	6113      	str	r3, [r2, #16]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint32_t current_time = HAL_GetTick();
 8001754:	f001 f93c 	bl	80029d0 <HAL_GetTick>
 8001758:	60f8      	str	r0, [r7, #12]

	  // Periodic weight measurement
	  if (current_time - scale_state.last_measurement_time >= MEASUREMENT_INTERVAL) {
 800175a:	4b27      	ldr	r3, [pc, #156]	@ (80017f8 <main+0xf8>)
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	68fa      	ldr	r2, [r7, #12]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	2b63      	cmp	r3, #99	@ 0x63
 8001764:	d93f      	bls.n	80017e6 <main+0xe6>
		  scale_state.last_measurement_time = current_time;
 8001766:	4a24      	ldr	r2, [pc, #144]	@ (80017f8 <main+0xf8>)
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	60d3      	str	r3, [r2, #12]
		  // Read and filter weight
		  float raw_weight = scale_read_weight();
 800176c:	f000 fa74 	bl	8001c58 <scale_read_weight>
 8001770:	ed87 0a02 	vstr	s0, [r7, #8]
		  float filtered_weight = scale_filter_weight(raw_weight);
 8001774:	ed97 0a02 	vldr	s0, [r7, #8]
 8001778:	f000 faa6 	bl	8001cc8 <scale_filter_weight>
 800177c:	ed87 0a01 	vstr	s0, [r7, #4]

		  // Debug: Always send raw readings via UART
//		  scale_send_uart_data("DEBUG - Raw: %.3f, Filtered: %.3f\r\n", raw_weight, filtered_weight);

		  // Update current weight regardless of stability for debugging
		  scale_state.current_weight = filtered_weight;
 8001780:	4a1d      	ldr	r2, [pc, #116]	@ (80017f8 <main+0xf8>)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6013      	str	r3, [r2, #0]

		  // Check weight stability
		  if (scale_is_weight_stable(filtered_weight)) {
 8001786:	ed97 0a01 	vldr	s0, [r7, #4]
 800178a:	f000 fad3 	bl	8001d34 <scale_is_weight_stable>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d018      	beq.n	80017c6 <main+0xc6>
			  // Weight is stable, update display
			  if (current_time - scale_state.last_display_time >= DISPLAY_UPDATE_INTERVAL) {
 8001794:	4b18      	ldr	r3, [pc, #96]	@ (80017f8 <main+0xf8>)
 8001796:	691b      	ldr	r3, [r3, #16]
 8001798:	68fa      	ldr	r2, [r7, #12]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80017a0:	d321      	bcc.n	80017e6 <main+0xe6>
				  scale_state.last_display_time = current_time;
 80017a2:	4a15      	ldr	r2, [pc, #84]	@ (80017f8 <main+0xf8>)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	6113      	str	r3, [r2, #16]
				  scale_display_weight(scale_state.current_weight);
 80017a8:	4b13      	ldr	r3, [pc, #76]	@ (80017f8 <main+0xf8>)
 80017aa:	edd3 7a00 	vldr	s15, [r3]
 80017ae:	eeb0 0a67 	vmov.f32	s0, s15
 80017b2:	f000 fafb 	bl	8001dac <scale_display_weight>
				  scale_process_rfid(scale_state.current_weight);
 80017b6:	4b10      	ldr	r3, [pc, #64]	@ (80017f8 <main+0xf8>)
 80017b8:	edd3 7a00 	vldr	s15, [r3]
 80017bc:	eeb0 0a67 	vmov.f32	s0, s15
 80017c0:	f000 fb36 	bl	8001e30 <scale_process_rfid>
 80017c4:	e00f      	b.n	80017e6 <main+0xe6>
			  }
		  } else {
			  // Weight is not stable, but still update display more frequently for debugging
			  if (current_time - scale_state.last_display_time >= (DISPLAY_UPDATE_INTERVAL / 2)) {
 80017c6:	4b0c      	ldr	r3, [pc, #48]	@ (80017f8 <main+0xf8>)
 80017c8:	691b      	ldr	r3, [r3, #16]
 80017ca:	68fa      	ldr	r2, [r7, #12]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	2bf9      	cmp	r3, #249	@ 0xf9
 80017d0:	d909      	bls.n	80017e6 <main+0xe6>
				  scale_state.last_display_time = current_time;
 80017d2:	4a09      	ldr	r2, [pc, #36]	@ (80017f8 <main+0xf8>)
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	6113      	str	r3, [r2, #16]
				  scale_display_weight(scale_state.current_weight);
 80017d8:	4b07      	ldr	r3, [pc, #28]	@ (80017f8 <main+0xf8>)
 80017da:	edd3 7a00 	vldr	s15, [r3]
 80017de:	eeb0 0a67 	vmov.f32	s0, s15
 80017e2:	f000 fae3 	bl	8001dac <scale_display_weight>
			  }
		  }
	  }
	  // Small delay to prevent excessive CPU usage
	  HAL_Delay(10);
 80017e6:	200a      	movs	r0, #10
 80017e8:	f001 f8fe 	bl	80029e8 <HAL_Delay>
  {
 80017ec:	e7b2      	b.n	8001754 <main+0x54>
 80017ee:	bf00      	nop
 80017f0:	20000260 	.word	0x20000260
 80017f4:	08009b30 	.word	0x08009b30
 80017f8:	200002f0 	.word	0x200002f0

080017fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b094      	sub	sp, #80	@ 0x50
 8001800:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001802:	f107 0320 	add.w	r3, r7, #32
 8001806:	2230      	movs	r2, #48	@ 0x30
 8001808:	2100      	movs	r1, #0
 800180a:	4618      	mov	r0, r3
 800180c:	f004 fdaa 	bl	8006364 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001810:	f107 030c 	add.w	r3, r7, #12
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	609a      	str	r2, [r3, #8]
 800181c:	60da      	str	r2, [r3, #12]
 800181e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001820:	2300      	movs	r3, #0
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	4b2b      	ldr	r3, [pc, #172]	@ (80018d4 <SystemClock_Config+0xd8>)
 8001826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001828:	4a2a      	ldr	r2, [pc, #168]	@ (80018d4 <SystemClock_Config+0xd8>)
 800182a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800182e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001830:	4b28      	ldr	r3, [pc, #160]	@ (80018d4 <SystemClock_Config+0xd8>)
 8001832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001838:	60bb      	str	r3, [r7, #8]
 800183a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800183c:	2300      	movs	r3, #0
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	4b25      	ldr	r3, [pc, #148]	@ (80018d8 <SystemClock_Config+0xdc>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a24      	ldr	r2, [pc, #144]	@ (80018d8 <SystemClock_Config+0xdc>)
 8001846:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800184a:	6013      	str	r3, [r2, #0]
 800184c:	4b22      	ldr	r3, [pc, #136]	@ (80018d8 <SystemClock_Config+0xdc>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001858:	2301      	movs	r3, #1
 800185a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800185c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001860:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001862:	2302      	movs	r3, #2
 8001864:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001866:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800186a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800186c:	2304      	movs	r3, #4
 800186e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001870:	23b4      	movs	r3, #180	@ 0xb4
 8001872:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001874:	2302      	movs	r3, #2
 8001876:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001878:	2304      	movs	r3, #4
 800187a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800187c:	f107 0320 	add.w	r3, r7, #32
 8001880:	4618      	mov	r0, r3
 8001882:	f001 fc15 	bl	80030b0 <HAL_RCC_OscConfig>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800188c:	f000 fb42 	bl	8001f14 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001890:	f001 fbbe 	bl	8003010 <HAL_PWREx_EnableOverDrive>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800189a:	f000 fb3b 	bl	8001f14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800189e:	230f      	movs	r3, #15
 80018a0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018a2:	2302      	movs	r3, #2
 80018a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018aa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80018ae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80018b0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80018b4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018b6:	f107 030c 	add.w	r3, r7, #12
 80018ba:	2105      	movs	r1, #5
 80018bc:	4618      	mov	r0, r3
 80018be:	f001 fe6f 	bl	80035a0 <HAL_RCC_ClockConfig>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80018c8:	f000 fb24 	bl	8001f14 <Error_Handler>
  }
}
 80018cc:	bf00      	nop
 80018ce:	3750      	adds	r7, #80	@ 0x50
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40023800 	.word	0x40023800
 80018d8:	40007000 	.word	0x40007000

080018dc <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 80018e0:	4b17      	ldr	r3, [pc, #92]	@ (8001940 <MX_SPI4_Init+0x64>)
 80018e2:	4a18      	ldr	r2, [pc, #96]	@ (8001944 <MX_SPI4_Init+0x68>)
 80018e4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80018e6:	4b16      	ldr	r3, [pc, #88]	@ (8001940 <MX_SPI4_Init+0x64>)
 80018e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018ec:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80018ee:	4b14      	ldr	r3, [pc, #80]	@ (8001940 <MX_SPI4_Init+0x64>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80018f4:	4b12      	ldr	r3, [pc, #72]	@ (8001940 <MX_SPI4_Init+0x64>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018fa:	4b11      	ldr	r3, [pc, #68]	@ (8001940 <MX_SPI4_Init+0x64>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001900:	4b0f      	ldr	r3, [pc, #60]	@ (8001940 <MX_SPI4_Init+0x64>)
 8001902:	2200      	movs	r2, #0
 8001904:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001906:	4b0e      	ldr	r3, [pc, #56]	@ (8001940 <MX_SPI4_Init+0x64>)
 8001908:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800190c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800190e:	4b0c      	ldr	r3, [pc, #48]	@ (8001940 <MX_SPI4_Init+0x64>)
 8001910:	2218      	movs	r2, #24
 8001912:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001914:	4b0a      	ldr	r3, [pc, #40]	@ (8001940 <MX_SPI4_Init+0x64>)
 8001916:	2200      	movs	r2, #0
 8001918:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800191a:	4b09      	ldr	r3, [pc, #36]	@ (8001940 <MX_SPI4_Init+0x64>)
 800191c:	2200      	movs	r2, #0
 800191e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001920:	4b07      	ldr	r3, [pc, #28]	@ (8001940 <MX_SPI4_Init+0x64>)
 8001922:	2200      	movs	r2, #0
 8001924:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 8001926:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <MX_SPI4_Init+0x64>)
 8001928:	220a      	movs	r2, #10
 800192a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800192c:	4804      	ldr	r0, [pc, #16]	@ (8001940 <MX_SPI4_Init+0x64>)
 800192e:	f002 f857 	bl	80039e0 <HAL_SPI_Init>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8001938:	f000 faec 	bl	8001f14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20000208 	.word	0x20000208
 8001944:	40013400 	.word	0x40013400

08001948 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800194e:	463b      	mov	r3, r7
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001956:	4b15      	ldr	r3, [pc, #84]	@ (80019ac <MX_TIM6_Init+0x64>)
 8001958:	4a15      	ldr	r2, [pc, #84]	@ (80019b0 <MX_TIM6_Init+0x68>)
 800195a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800195c:	4b13      	ldr	r3, [pc, #76]	@ (80019ac <MX_TIM6_Init+0x64>)
 800195e:	2200      	movs	r2, #0
 8001960:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001962:	4b12      	ldr	r3, [pc, #72]	@ (80019ac <MX_TIM6_Init+0x64>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001968:	4b10      	ldr	r3, [pc, #64]	@ (80019ac <MX_TIM6_Init+0x64>)
 800196a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800196e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001970:	4b0e      	ldr	r3, [pc, #56]	@ (80019ac <MX_TIM6_Init+0x64>)
 8001972:	2200      	movs	r2, #0
 8001974:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001976:	480d      	ldr	r0, [pc, #52]	@ (80019ac <MX_TIM6_Init+0x64>)
 8001978:	f002 fe12 	bl	80045a0 <HAL_TIM_Base_Init>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001982:	f000 fac7 	bl	8001f14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001986:	2300      	movs	r3, #0
 8001988:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800198a:	2300      	movs	r3, #0
 800198c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800198e:	463b      	mov	r3, r7
 8001990:	4619      	mov	r1, r3
 8001992:	4806      	ldr	r0, [pc, #24]	@ (80019ac <MX_TIM6_Init+0x64>)
 8001994:	f003 f882 	bl	8004a9c <HAL_TIMEx_MasterConfigSynchronization>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800199e:	f000 fab9 	bl	8001f14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	20000260 	.word	0x20000260
 80019b0:	40001000 	.word	0x40001000

080019b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019b8:	4b11      	ldr	r3, [pc, #68]	@ (8001a00 <MX_USART1_UART_Init+0x4c>)
 80019ba:	4a12      	ldr	r2, [pc, #72]	@ (8001a04 <MX_USART1_UART_Init+0x50>)
 80019bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019be:	4b10      	ldr	r3, [pc, #64]	@ (8001a00 <MX_USART1_UART_Init+0x4c>)
 80019c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a00 <MX_USART1_UART_Init+0x4c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a00 <MX_USART1_UART_Init+0x4c>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001a00 <MX_USART1_UART_Init+0x4c>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019d8:	4b09      	ldr	r3, [pc, #36]	@ (8001a00 <MX_USART1_UART_Init+0x4c>)
 80019da:	220c      	movs	r2, #12
 80019dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019de:	4b08      	ldr	r3, [pc, #32]	@ (8001a00 <MX_USART1_UART_Init+0x4c>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019e4:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <MX_USART1_UART_Init+0x4c>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019ea:	4805      	ldr	r0, [pc, #20]	@ (8001a00 <MX_USART1_UART_Init+0x4c>)
 80019ec:	f003 f8e6 	bl	8004bbc <HAL_UART_Init>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019f6:	f000 fa8d 	bl	8001f14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	200002a8 	.word	0x200002a8
 8001a04:	40011000 	.word	0x40011000

08001a08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08a      	sub	sp, #40	@ 0x28
 8001a0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]
 8001a18:	609a      	str	r2, [r3, #8]
 8001a1a:	60da      	str	r2, [r3, #12]
 8001a1c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	613b      	str	r3, [r7, #16]
 8001a22:	4b43      	ldr	r3, [pc, #268]	@ (8001b30 <MX_GPIO_Init+0x128>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	4a42      	ldr	r2, [pc, #264]	@ (8001b30 <MX_GPIO_Init+0x128>)
 8001a28:	f043 0310 	orr.w	r3, r3, #16
 8001a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2e:	4b40      	ldr	r3, [pc, #256]	@ (8001b30 <MX_GPIO_Init+0x128>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	f003 0310 	and.w	r3, r3, #16
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b30 <MX_GPIO_Init+0x128>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	4a3b      	ldr	r2, [pc, #236]	@ (8001b30 <MX_GPIO_Init+0x128>)
 8001a44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4a:	4b39      	ldr	r3, [pc, #228]	@ (8001b30 <MX_GPIO_Init+0x128>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	4b35      	ldr	r3, [pc, #212]	@ (8001b30 <MX_GPIO_Init+0x128>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	4a34      	ldr	r2, [pc, #208]	@ (8001b30 <MX_GPIO_Init+0x128>)
 8001a60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a66:	4b32      	ldr	r3, [pc, #200]	@ (8001b30 <MX_GPIO_Init+0x128>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	607b      	str	r3, [r7, #4]
 8001a76:	4b2e      	ldr	r3, [pc, #184]	@ (8001b30 <MX_GPIO_Init+0x128>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	4a2d      	ldr	r2, [pc, #180]	@ (8001b30 <MX_GPIO_Init+0x128>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a82:	4b2b      	ldr	r3, [pc, #172]	@ (8001b30 <MX_GPIO_Init+0x128>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	607b      	str	r3, [r7, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f64f 7110 	movw	r1, #65296	@ 0xff10
 8001a94:	4827      	ldr	r0, [pc, #156]	@ (8001b34 <MX_GPIO_Init+0x12c>)
 8001a96:	f001 faa1 	bl	8002fdc <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f246 010c 	movw	r1, #24588	@ 0x600c
 8001aa0:	4825      	ldr	r0, [pc, #148]	@ (8001b38 <MX_GPIO_Init+0x130>)
 8001aa2:	f001 fa9b 	bl	8002fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001aac:	4823      	ldr	r0, [pc, #140]	@ (8001b3c <MX_GPIO_Init+0x134>)
 8001aae:	f001 fa95 	bl	8002fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE4 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001ab2:	f64f 7310 	movw	r3, #65296	@ 0xff10
 8001ab6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	4619      	mov	r1, r3
 8001aca:	481a      	ldr	r0, [pc, #104]	@ (8001b34 <MX_GPIO_Init+0x12c>)
 8001acc:	f001 f8c2 	bl	8002c54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG3 PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_13|GPIO_PIN_14;
 8001ad0:	f246 030c 	movw	r3, #24588	@ 0x600c
 8001ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ae2:	f107 0314 	add.w	r3, r7, #20
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4813      	ldr	r0, [pc, #76]	@ (8001b38 <MX_GPIO_Init+0x130>)
 8001aea:	f001 f8b3 	bl	8002c54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001aee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001af2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af4:	2300      	movs	r3, #0
 8001af6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afc:	f107 0314 	add.w	r3, r7, #20
 8001b00:	4619      	mov	r1, r3
 8001b02:	480e      	ldr	r0, [pc, #56]	@ (8001b3c <MX_GPIO_Init+0x134>)
 8001b04:	f001 f8a6 	bl	8002c54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001b08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b12:	2300      	movs	r3, #0
 8001b14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b16:	2300      	movs	r3, #0
 8001b18:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1a:	f107 0314 	add.w	r3, r7, #20
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4806      	ldr	r0, [pc, #24]	@ (8001b3c <MX_GPIO_Init+0x134>)
 8001b22:	f001 f897 	bl	8002c54 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b26:	bf00      	nop
 8001b28:	3728      	adds	r7, #40	@ 0x28
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40021000 	.word	0x40021000
 8001b38:	40021800 	.word	0x40021800
 8001b3c:	40020000 	.word	0x40020000

08001b40 <scale_init>:

/* USER CODE BEGIN 4 */
void scale_init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af02      	add	r7, sp, #8
    scale_send_uart_data("Initializing HX711 load cell...\r\n");
 8001b46:	482e      	ldr	r0, [pc, #184]	@ (8001c00 <scale_init+0xc0>)
 8001b48:	f000 f9bc 	bl	8001ec4 <scale_send_uart_data>

    // Initialize HX711
    hx711_init(&hx711, HX711_SCK_PORT, HX711_SCK_PIN, HX711_DT_PORT, HX711_DT_PIN);
 8001b4c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001b50:	9300      	str	r3, [sp, #0]
 8001b52:	4b2c      	ldr	r3, [pc, #176]	@ (8001c04 <scale_init+0xc4>)
 8001b54:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b58:	492a      	ldr	r1, [pc, #168]	@ (8001c04 <scale_init+0xc4>)
 8001b5a:	482b      	ldr	r0, [pc, #172]	@ (8001c08 <scale_init+0xc8>)
 8001b5c:	f7ff fb8e 	bl	800127c <hx711_init>

    // Configure HX711 settings
    set_gain(&hx711, 128, 32);  // Channel A: 128 gain, Channel B: 32 gain
 8001b60:	2220      	movs	r2, #32
 8001b62:	2180      	movs	r1, #128	@ 0x80
 8001b64:	4828      	ldr	r0, [pc, #160]	@ (8001c08 <scale_init+0xc8>)
 8001b66:	f7ff fbd9 	bl	800131c <set_gain>

    // Debug: Test if HX711 is responding
	if (is_ready(&hx711)) {
 8001b6a:	4827      	ldr	r0, [pc, #156]	@ (8001c08 <scale_init+0xc8>)
 8001b6c:	f7ff fc5e 	bl	800142c <is_ready>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d023      	beq.n	8001bbe <scale_init+0x7e>
		scale_send_uart_data("HX711 is ready!\r\n");
 8001b76:	4825      	ldr	r0, [pc, #148]	@ (8001c0c <scale_init+0xcc>)
 8001b78:	f000 f9a4 	bl	8001ec4 <scale_send_uart_data>

		// Read some raw values for debugging
		for (int i = 0; i < 5; i++) {
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	607b      	str	r3, [r7, #4]
 8001b80:	e019      	b.n	8001bb6 <scale_init+0x76>
			long raw = get_value(&hx711, 1, CHANNEL_A);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2101      	movs	r1, #1
 8001b86:	4820      	ldr	r0, [pc, #128]	@ (8001c08 <scale_init+0xc8>)
 8001b88:	f7ff fd14 	bl	80015b4 <get_value>
 8001b8c:	ec53 2b10 	vmov	r2, r3, d0
 8001b90:	4610      	mov	r0, r2
 8001b92:	4619      	mov	r1, r3
 8001b94:	f7fe fff0 	bl	8000b78 <__aeabi_d2iz>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	603b      	str	r3, [r7, #0]
			scale_send_uart_data("Raw reading %d: %ld\r\n", i+1, raw);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	683a      	ldr	r2, [r7, #0]
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	481a      	ldr	r0, [pc, #104]	@ (8001c10 <scale_init+0xd0>)
 8001ba6:	f000 f98d 	bl	8001ec4 <scale_send_uart_data>
			HAL_Delay(100);
 8001baa:	2064      	movs	r0, #100	@ 0x64
 8001bac:	f000 ff1c 	bl	80029e8 <HAL_Delay>
		for (int i = 0; i < 5; i++) {
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	607b      	str	r3, [r7, #4]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2b04      	cmp	r3, #4
 8001bba:	dde2      	ble.n	8001b82 <scale_init+0x42>
 8001bbc:	e002      	b.n	8001bc4 <scale_init+0x84>
		}
	} else {
		scale_send_uart_data("HX711 is NOT ready!\r\n");
 8001bbe:	4815      	ldr	r0, [pc, #84]	@ (8001c14 <scale_init+0xd4>)
 8001bc0:	f000 f980 	bl	8001ec4 <scale_send_uart_data>
	}

    // Set initial scale factor (you may need to adjust this)
    set_scale(&hx711, SCALE_FACTOR, SCALE_FACTOR);
 8001bc4:	eddf 0a14 	vldr	s1, [pc, #80]	@ 8001c18 <scale_init+0xd8>
 8001bc8:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 8001c18 <scale_init+0xd8>
 8001bcc:	480e      	ldr	r0, [pc, #56]	@ (8001c08 <scale_init+0xc8>)
 8001bce:	f7ff fb91 	bl	80012f4 <set_scale>

    // Perform initial calibration
    scale_calibrate();
 8001bd2:	f000 f829 	bl	8001c28 <scale_calibrate>

    // Initialize state variables
    scale_state.current_weight = 0.0f;
 8001bd6:	4b11      	ldr	r3, [pc, #68]	@ (8001c1c <scale_init+0xdc>)
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
    scale_state.previous_weight = 0.0f;
 8001bde:	4b0f      	ldr	r3, [pc, #60]	@ (8001c1c <scale_init+0xdc>)
 8001be0:	f04f 0200 	mov.w	r2, #0
 8001be4:	605a      	str	r2, [r3, #4]
    scale_state.weight_stable_count = 0;
 8001be6:	4b0d      	ldr	r3, [pc, #52]	@ (8001c1c <scale_init+0xdc>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	721a      	strb	r2, [r3, #8]
    scale_state.weight_threshold = WEIGHT_STABILITY_THRESHOLD;
 8001bec:	4b0b      	ldr	r3, [pc, #44]	@ (8001c1c <scale_init+0xdc>)
 8001bee:	4a0c      	ldr	r2, [pc, #48]	@ (8001c20 <scale_init+0xe0>)
 8001bf0:	615a      	str	r2, [r3, #20]

    scale_send_uart_data("Scale initialization complete\r\n");
 8001bf2:	480c      	ldr	r0, [pc, #48]	@ (8001c24 <scale_init+0xe4>)
 8001bf4:	f000 f966 	bl	8001ec4 <scale_send_uart_data>
}
 8001bf8:	bf00      	nop
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	08009b54 	.word	0x08009b54
 8001c04:	40020000 	.word	0x40020000
 8001c08:	20000308 	.word	0x20000308
 8001c0c:	08009b78 	.word	0x08009b78
 8001c10:	08009b8c 	.word	0x08009b8c
 8001c14:	08009ba4 	.word	0x08009ba4
 8001c18:	46179000 	.word	0x46179000
 8001c1c:	200002f0 	.word	0x200002f0
 8001c20:	3c23d70a 	.word	0x3c23d70a
 8001c24:	08009bbc 	.word	0x08009bbc

08001c28 <scale_calibrate>:

/**
 * @brief Calibrate the scale (tare)
 */
void scale_calibrate(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
    scale_send_uart_data("Calibrating scale... Please ensure scale is empty\r\n");
 8001c2c:	4807      	ldr	r0, [pc, #28]	@ (8001c4c <scale_calibrate+0x24>)
 8001c2e:	f000 f949 	bl	8001ec4 <scale_send_uart_data>
    HAL_Delay(2000);  // Give user time to clear scale
 8001c32:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001c36:	f000 fed7 	bl	80029e8 <HAL_Delay>

    // Perform tare operation
    tare_all(&hx711, 10);
 8001c3a:	210a      	movs	r1, #10
 8001c3c:	4804      	ldr	r0, [pc, #16]	@ (8001c50 <scale_calibrate+0x28>)
 8001c3e:	f7ff fd0f 	bl	8001660 <tare_all>

    scale_send_uart_data("Scale calibration complete\r\n");
 8001c42:	4804      	ldr	r0, [pc, #16]	@ (8001c54 <scale_calibrate+0x2c>)
 8001c44:	f000 f93e 	bl	8001ec4 <scale_send_uart_data>
}
 8001c48:	bf00      	nop
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	08009bdc 	.word	0x08009bdc
 8001c50:	20000308 	.word	0x20000308
 8001c54:	08009c10 	.word	0x08009c10

08001c58 <scale_read_weight>:
/**
 * @brief Read raw weight from HX711
 * @return Raw weight value in kg
 */
float scale_read_weight(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
	// Debug: Check if HX711 is ready
	if (!is_ready(&hx711)) {
 8001c5e:	4819      	ldr	r0, [pc, #100]	@ (8001cc4 <scale_read_weight+0x6c>)
 8001c60:	f7ff fbe4 	bl	800142c <is_ready>
 8001c64:	4603      	mov	r3, r0
 8001c66:	f083 0301 	eor.w	r3, r3, #1
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d002      	beq.n	8001c76 <scale_read_weight+0x1e>
//		scale_send_uart_data("DEBUG - HX711 not ready!\r\n");
		return 0.0f;
 8001c70:	f04f 0300 	mov.w	r3, #0
 8001c74:	e01e      	b.n	8001cb4 <scale_read_weight+0x5c>
	}

	// Get raw value first for debugging
	long raw_value = get_value(&hx711, 1, CHANNEL_A);  // Single reading for faster response
 8001c76:	2200      	movs	r2, #0
 8001c78:	2101      	movs	r1, #1
 8001c7a:	4812      	ldr	r0, [pc, #72]	@ (8001cc4 <scale_read_weight+0x6c>)
 8001c7c:	f7ff fc9a 	bl	80015b4 <get_value>
 8001c80:	ec53 2b10 	vmov	r2, r3, d0
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	f7fe ff76 	bl	8000b78 <__aeabi_d2iz>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	603b      	str	r3, [r7, #0]
//	scale_send_uart_data("DEBUG - Raw ADC: %ld\r\n", raw_value);

	// Get weight using library function
	float weight = get_weight(&hx711, 1, CHANNEL_A);  // Single reading for faster response
 8001c90:	2200      	movs	r2, #0
 8001c92:	2101      	movs	r1, #1
 8001c94:	480b      	ldr	r0, [pc, #44]	@ (8001cc4 <scale_read_weight+0x6c>)
 8001c96:	f7ff fcf9 	bl	800168c <get_weight>
 8001c9a:	ed87 0a01 	vstr	s0, [r7, #4]

	// Debug: Show weight before filtering
//	scale_send_uart_data("DEBUG - Weight before filter: %.3f\r\n", weight);

	// Ensure weight is not negative (noise or drift)
	if (weight < 0.0f) {
 8001c9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ca2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001caa:	d502      	bpl.n	8001cb2 <scale_read_weight+0x5a>
		weight = 0.0f;
 8001cac:	f04f 0300 	mov.w	r3, #0
 8001cb0:	607b      	str	r3, [r7, #4]
	}

	return weight;
 8001cb2:	687b      	ldr	r3, [r7, #4]
}
 8001cb4:	ee07 3a90 	vmov	s15, r3
 8001cb8:	eeb0 0a67 	vmov.f32	s0, s15
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000308 	.word	0x20000308

08001cc8 <scale_filter_weight>:
 * @brief Apply low-pass filter to weight reading
 * @param raw_weight: Raw weight reading
 * @return Filtered weight
 */
float scale_filter_weight(float raw_weight)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	ed87 0a01 	vstr	s0, [r7, #4]
    static float filtered_weight = 0.0f;
    static uint8_t first_reading = 1;

    if (first_reading) {
 8001cd2:	4b14      	ldr	r3, [pc, #80]	@ (8001d24 <scale_filter_weight+0x5c>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d006      	beq.n	8001ce8 <scale_filter_weight+0x20>
        filtered_weight = raw_weight;
 8001cda:	4a13      	ldr	r2, [pc, #76]	@ (8001d28 <scale_filter_weight+0x60>)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6013      	str	r3, [r2, #0]
        first_reading = 0;
 8001ce0:	4b10      	ldr	r3, [pc, #64]	@ (8001d24 <scale_filter_weight+0x5c>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	701a      	strb	r2, [r3, #0]
 8001ce6:	e011      	b.n	8001d0c <scale_filter_weight+0x44>
    } else {
        // Simple low-pass filter: y[n] =  * x[n] + (1-) * y[n-1]
        filtered_weight = WEIGHT_FILTER_ALPHA * raw_weight + (1.0f - WEIGHT_FILTER_ALPHA) * filtered_weight;
 8001ce8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cec:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001d2c <scale_filter_weight+0x64>
 8001cf0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8001d28 <scale_filter_weight+0x60>)
 8001cf6:	edd3 7a00 	vldr	s15, [r3]
 8001cfa:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8001d30 <scale_filter_weight+0x68>
 8001cfe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d06:	4b08      	ldr	r3, [pc, #32]	@ (8001d28 <scale_filter_weight+0x60>)
 8001d08:	edc3 7a00 	vstr	s15, [r3]
    }

    return filtered_weight;
 8001d0c:	4b06      	ldr	r3, [pc, #24]	@ (8001d28 <scale_filter_weight+0x60>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	ee07 3a90 	vmov	s15, r3
}
 8001d14:	eeb0 0a67 	vmov.f32	s0, s15
 8001d18:	370c      	adds	r7, #12
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	2000000a 	.word	0x2000000a
 8001d28:	200003ac 	.word	0x200003ac
 8001d2c:	3f4ccccd 	.word	0x3f4ccccd
 8001d30:	3e4ccccc 	.word	0x3e4ccccc

08001d34 <scale_is_weight_stable>:
 * @brief Check if weight reading is stable
 * @param weight: Current weight reading
 * @return 1 if stable, 0 if not stable
 */
uint8_t scale_is_weight_stable(float weight)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	ed87 0a01 	vstr	s0, [r7, #4]
    float weight_diff = fabsf(weight - scale_state.previous_weight);
 8001d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001da8 <scale_is_weight_stable+0x74>)
 8001d40:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d44:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d4c:	eef0 7ae7 	vabs.f32	s15, s15
 8001d50:	edc7 7a03 	vstr	s15, [r7, #12]

    if (weight_diff < scale_state.weight_threshold) {
 8001d54:	4b14      	ldr	r3, [pc, #80]	@ (8001da8 <scale_is_weight_stable+0x74>)
 8001d56:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d5a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d66:	d511      	bpl.n	8001d8c <scale_is_weight_stable+0x58>
        scale_state.weight_stable_count++;
 8001d68:	4b0f      	ldr	r3, [pc, #60]	@ (8001da8 <scale_is_weight_stable+0x74>)
 8001d6a:	7a1b      	ldrb	r3, [r3, #8]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	4b0d      	ldr	r3, [pc, #52]	@ (8001da8 <scale_is_weight_stable+0x74>)
 8001d72:	721a      	strb	r2, [r3, #8]
        if (scale_state.weight_stable_count >= WEIGHT_STABILITY_COUNT) {
 8001d74:	4b0c      	ldr	r3, [pc, #48]	@ (8001da8 <scale_is_weight_stable+0x74>)
 8001d76:	7a1b      	ldrb	r3, [r3, #8]
 8001d78:	2b04      	cmp	r3, #4
 8001d7a:	d90d      	bls.n	8001d98 <scale_is_weight_stable+0x64>
            scale_state.weight_stable_count = WEIGHT_STABILITY_COUNT;  // Cap the counter
 8001d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001da8 <scale_is_weight_stable+0x74>)
 8001d7e:	2205      	movs	r2, #5
 8001d80:	721a      	strb	r2, [r3, #8]
            scale_state.previous_weight = weight;
 8001d82:	4a09      	ldr	r2, [pc, #36]	@ (8001da8 <scale_is_weight_stable+0x74>)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6053      	str	r3, [r2, #4]
            return 1;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e006      	b.n	8001d9a <scale_is_weight_stable+0x66>
        }
    } else {
        scale_state.weight_stable_count = 0;
 8001d8c:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <scale_is_weight_stable+0x74>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	721a      	strb	r2, [r3, #8]
        scale_state.previous_weight = weight;
 8001d92:	4a05      	ldr	r2, [pc, #20]	@ (8001da8 <scale_is_weight_stable+0x74>)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6053      	str	r3, [r2, #4]
    }

    return 0;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3714      	adds	r7, #20
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	200002f0 	.word	0x200002f0

08001dac <scale_display_weight>:
/**
 * @brief Display weight on 7-segment display and send via UART
 * @param weight: Weight to display in kg
 */
void scale_display_weight(float weight)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	ed87 0a01 	vstr	s0, [r7, #4]
	if (weight < 0.0f) weight = 0.0f;
 8001db6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc2:	d502      	bpl.n	8001dca <scale_display_weight+0x1e>
 8001dc4:	f04f 0300 	mov.w	r3, #0
 8001dc8:	607b      	str	r3, [r7, #4]
	if (weight > 9.9f) weight = 9.9f;
 8001dca:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dce:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001e24 <scale_display_weight+0x78>
 8001dd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dda:	dd01      	ble.n	8001de0 <scale_display_weight+0x34>
 8001ddc:	4b12      	ldr	r3, [pc, #72]	@ (8001e28 <scale_display_weight+0x7c>)
 8001dde:	607b      	str	r3, [r7, #4]

	// Chuyn i sang s nguyn  hin th (VD: 2.5kg -> 25)
	int display_value = (int)(weight * 10 + 0.5f);  // +0.5  lm trn
 8001de0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001de4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001de8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001df0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001df4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001df8:	ee17 3a90 	vmov	r3, s15
 8001dfc:	60fb      	str	r3, [r7, #12]

	// Hin th trn LED 7 on vi 1 ch s thp phn
	Set7SegDisplayWithDecimal(display_value, 1);  // Hin th vi 1 ch s sau du phy
 8001dfe:	2101      	movs	r1, #1
 8001e00:	68f8      	ldr	r0, [r7, #12]
 8001e02:	f7ff f91d 	bl	8001040 <Set7SegDisplayWithDecimal>

	// Gi hm chy hin th LED 7 on
	Run7SegDisplay();
 8001e06:	f7ff f93f 	bl	8001088 <Run7SegDisplay>

    // Send weight data via UART
//    scale_send_uart_data("Weight: %.3f kg (%.0f g)\r\n", weight, weight * 1000);
    scale_send_uart_data("Weight: %d (display_value) = %.1f kg\r\n", display_value, weight);
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f7fe fbac 	bl	8000568 <__aeabi_f2d>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	68f9      	ldr	r1, [r7, #12]
 8001e16:	4805      	ldr	r0, [pc, #20]	@ (8001e2c <scale_display_weight+0x80>)
 8001e18:	f000 f854 	bl	8001ec4 <scale_send_uart_data>
}
 8001e1c:	bf00      	nop
 8001e1e:	3710      	adds	r7, #16
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	411e6666 	.word	0x411e6666
 8001e28:	411e6666 	.word	0x411e6666
 8001e2c:	08009c30 	.word	0x08009c30

08001e30 <scale_process_rfid>:
/**
 * @brief Process RFID reading and combine with weight data
 * @param weight: Current stable weight
 */
void scale_process_rfid(float weight)
{
 8001e30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001e34:	b089      	sub	sp, #36	@ 0x24
 8001e36:	af04      	add	r7, sp, #16
 8001e38:	ed87 0a01 	vstr	s0, [r7, #4]
    uint8_t CardID[5];

    if (TM_MFRC522_Check(CardID) == MI_OK) {
 8001e3c:	f107 0308 	add.w	r3, r7, #8
 8001e40:	4618      	mov	r0, r3
 8001e42:	f000 fa97 	bl	8002374 <TM_MFRC522_Check>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d125      	bne.n	8001e98 <scale_process_rfid+0x68>
        // Card detected - turn on green LED
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_SET);   // Green LED ON
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e52:	481a      	ldr	r0, [pc, #104]	@ (8001ebc <scale_process_rfid+0x8c>)
 8001e54:	f001 f8c2 	bl	8002fdc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET); // Red LED OFF
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e5e:	4817      	ldr	r0, [pc, #92]	@ (8001ebc <scale_process_rfid+0x8c>)
 8001e60:	f001 f8bc 	bl	8002fdc <HAL_GPIO_WritePin>

        // Send combined data
        scale_send_uart_data("RFID: %02X%02X%02X%02X%02X | Weight: %.3f kg\r\n",
                           CardID[0], CardID[1], CardID[2], CardID[3], CardID[4], weight);
 8001e64:	7a3b      	ldrb	r3, [r7, #8]
        scale_send_uart_data("RFID: %02X%02X%02X%02X%02X | Weight: %.3f kg\r\n",
 8001e66:	461e      	mov	r6, r3
                           CardID[0], CardID[1], CardID[2], CardID[3], CardID[4], weight);
 8001e68:	7a7b      	ldrb	r3, [r7, #9]
        scale_send_uart_data("RFID: %02X%02X%02X%02X%02X | Weight: %.3f kg\r\n",
 8001e6a:	4698      	mov	r8, r3
                           CardID[0], CardID[1], CardID[2], CardID[3], CardID[4], weight);
 8001e6c:	7abb      	ldrb	r3, [r7, #10]
        scale_send_uart_data("RFID: %02X%02X%02X%02X%02X | Weight: %.3f kg\r\n",
 8001e6e:	4699      	mov	r9, r3
                           CardID[0], CardID[1], CardID[2], CardID[3], CardID[4], weight);
 8001e70:	7afb      	ldrb	r3, [r7, #11]
        scale_send_uart_data("RFID: %02X%02X%02X%02X%02X | Weight: %.3f kg\r\n",
 8001e72:	461c      	mov	r4, r3
                           CardID[0], CardID[1], CardID[2], CardID[3], CardID[4], weight);
 8001e74:	7b3b      	ldrb	r3, [r7, #12]
        scale_send_uart_data("RFID: %02X%02X%02X%02X%02X | Weight: %.3f kg\r\n",
 8001e76:	461d      	mov	r5, r3
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f7fe fb75 	bl	8000568 <__aeabi_f2d>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001e86:	9501      	str	r5, [sp, #4]
 8001e88:	9400      	str	r4, [sp, #0]
 8001e8a:	464b      	mov	r3, r9
 8001e8c:	4642      	mov	r2, r8
 8001e8e:	4631      	mov	r1, r6
 8001e90:	480b      	ldr	r0, [pc, #44]	@ (8001ec0 <scale_process_rfid+0x90>)
 8001e92:	f000 f817 	bl	8001ec4 <scale_send_uart_data>
    } else {
        // No card detected - turn on red LED
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);   // Red LED ON
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_RESET); // Green LED OFF
    }
}
 8001e96:	e00b      	b.n	8001eb0 <scale_process_rfid+0x80>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);   // Red LED ON
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e9e:	4807      	ldr	r0, [pc, #28]	@ (8001ebc <scale_process_rfid+0x8c>)
 8001ea0:	f001 f89c 	bl	8002fdc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_RESET); // Green LED OFF
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001eaa:	4804      	ldr	r0, [pc, #16]	@ (8001ebc <scale_process_rfid+0x8c>)
 8001eac:	f001 f896 	bl	8002fdc <HAL_GPIO_WritePin>
}
 8001eb0:	bf00      	nop
 8001eb2:	3714      	adds	r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001eba:	bf00      	nop
 8001ebc:	40021800 	.word	0x40021800
 8001ec0:	08009c58 	.word	0x08009c58

08001ec4 <scale_send_uart_data>:
 * @brief Send formatted data via UART
 * @param format: Printf-style format string
 * @param ...: Variable arguments
 */
void scale_send_uart_data(const char* format, ...)
{
 8001ec4:	b40f      	push	{r0, r1, r2, r3}
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	603b      	str	r3, [r7, #0]

    int len = vsnprintf(uart_buffer, sizeof(uart_buffer), format, args);
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	693a      	ldr	r2, [r7, #16]
 8001ed6:	2180      	movs	r1, #128	@ 0x80
 8001ed8:	480c      	ldr	r0, [pc, #48]	@ (8001f0c <scale_send_uart_data+0x48>)
 8001eda:	f004 fa35 	bl	8006348 <vsniprintf>
 8001ede:	6078      	str	r0, [r7, #4]

    va_end(args);

    if (len > 0 && len < sizeof(uart_buffer)) {
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	dd0a      	ble.n	8001efc <scale_send_uart_data+0x38>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2b7f      	cmp	r3, #127	@ 0x7f
 8001eea:	d807      	bhi.n	8001efc <scale_send_uart_data+0x38>
        HAL_UART_Transmit(&huart1, (uint8_t*)uart_buffer, len, 1000);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ef4:	4905      	ldr	r1, [pc, #20]	@ (8001f0c <scale_send_uart_data+0x48>)
 8001ef6:	4806      	ldr	r0, [pc, #24]	@ (8001f10 <scale_send_uart_data+0x4c>)
 8001ef8:	f002 feb0 	bl	8004c5c <HAL_UART_Transmit>
    }
}
 8001efc:	bf00      	nop
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001f06:	b004      	add	sp, #16
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	2000032c 	.word	0x2000032c
 8001f10:	200002a8 	.word	0x200002a8

08001f14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f18:	b672      	cpsid	i
}
 8001f1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f1c:	bf00      	nop
 8001f1e:	e7fd      	b.n	8001f1c <Error_Handler+0x8>

08001f20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	607b      	str	r3, [r7, #4]
 8001f2a:	4b10      	ldr	r3, [pc, #64]	@ (8001f6c <HAL_MspInit+0x4c>)
 8001f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2e:	4a0f      	ldr	r2, [pc, #60]	@ (8001f6c <HAL_MspInit+0x4c>)
 8001f30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f36:	4b0d      	ldr	r3, [pc, #52]	@ (8001f6c <HAL_MspInit+0x4c>)
 8001f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f3e:	607b      	str	r3, [r7, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	603b      	str	r3, [r7, #0]
 8001f46:	4b09      	ldr	r3, [pc, #36]	@ (8001f6c <HAL_MspInit+0x4c>)
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	4a08      	ldr	r2, [pc, #32]	@ (8001f6c <HAL_MspInit+0x4c>)
 8001f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f52:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <HAL_MspInit+0x4c>)
 8001f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f5a:	603b      	str	r3, [r7, #0]
 8001f5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	40023800 	.word	0x40023800

08001f70 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08a      	sub	sp, #40	@ 0x28
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f78:	f107 0314 	add.w	r3, r7, #20
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a19      	ldr	r2, [pc, #100]	@ (8001ff4 <HAL_SPI_MspInit+0x84>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d12b      	bne.n	8001fea <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI4_MspInit 0 */

    /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	613b      	str	r3, [r7, #16]
 8001f96:	4b18      	ldr	r3, [pc, #96]	@ (8001ff8 <HAL_SPI_MspInit+0x88>)
 8001f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f9a:	4a17      	ldr	r2, [pc, #92]	@ (8001ff8 <HAL_SPI_MspInit+0x88>)
 8001f9c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001fa0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fa2:	4b15      	ldr	r3, [pc, #84]	@ (8001ff8 <HAL_SPI_MspInit+0x88>)
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001faa:	613b      	str	r3, [r7, #16]
 8001fac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	4b11      	ldr	r3, [pc, #68]	@ (8001ff8 <HAL_SPI_MspInit+0x88>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb6:	4a10      	ldr	r2, [pc, #64]	@ (8001ff8 <HAL_SPI_MspInit+0x88>)
 8001fb8:	f043 0310 	orr.w	r3, r3, #16
 8001fbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff8 <HAL_SPI_MspInit+0x88>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc2:	f003 0310 	and.w	r3, r3, #16
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001fca:	2364      	movs	r3, #100	@ 0x64
 8001fcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001fda:	2305      	movs	r3, #5
 8001fdc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fde:	f107 0314 	add.w	r3, r7, #20
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4805      	ldr	r0, [pc, #20]	@ (8001ffc <HAL_SPI_MspInit+0x8c>)
 8001fe6:	f000 fe35 	bl	8002c54 <HAL_GPIO_Init>

    /* USER CODE END SPI4_MspInit 1 */

  }

}
 8001fea:	bf00      	nop
 8001fec:	3728      	adds	r7, #40	@ 0x28
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40013400 	.word	0x40013400
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40021000 	.word	0x40021000

08002000 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a0e      	ldr	r2, [pc, #56]	@ (8002048 <HAL_TIM_Base_MspInit+0x48>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d115      	bne.n	800203e <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	4b0d      	ldr	r3, [pc, #52]	@ (800204c <HAL_TIM_Base_MspInit+0x4c>)
 8002018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201a:	4a0c      	ldr	r2, [pc, #48]	@ (800204c <HAL_TIM_Base_MspInit+0x4c>)
 800201c:	f043 0310 	orr.w	r3, r3, #16
 8002020:	6413      	str	r3, [r2, #64]	@ 0x40
 8002022:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <HAL_TIM_Base_MspInit+0x4c>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002026:	f003 0310 	and.w	r3, r3, #16
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800202e:	2200      	movs	r2, #0
 8002030:	2100      	movs	r1, #0
 8002032:	2036      	movs	r0, #54	@ 0x36
 8002034:	f000 fdd7 	bl	8002be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002038:	2036      	movs	r0, #54	@ 0x36
 800203a:	f000 fdf0 	bl	8002c1e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 800203e:	bf00      	nop
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40001000 	.word	0x40001000
 800204c:	40023800 	.word	0x40023800

08002050 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08a      	sub	sp, #40	@ 0x28
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a19      	ldr	r2, [pc, #100]	@ (80020d4 <HAL_UART_MspInit+0x84>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d12c      	bne.n	80020cc <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]
 8002076:	4b18      	ldr	r3, [pc, #96]	@ (80020d8 <HAL_UART_MspInit+0x88>)
 8002078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207a:	4a17      	ldr	r2, [pc, #92]	@ (80020d8 <HAL_UART_MspInit+0x88>)
 800207c:	f043 0310 	orr.w	r3, r3, #16
 8002080:	6453      	str	r3, [r2, #68]	@ 0x44
 8002082:	4b15      	ldr	r3, [pc, #84]	@ (80020d8 <HAL_UART_MspInit+0x88>)
 8002084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002086:	f003 0310 	and.w	r3, r3, #16
 800208a:	613b      	str	r3, [r7, #16]
 800208c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	4b11      	ldr	r3, [pc, #68]	@ (80020d8 <HAL_UART_MspInit+0x88>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	4a10      	ldr	r2, [pc, #64]	@ (80020d8 <HAL_UART_MspInit+0x88>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	6313      	str	r3, [r2, #48]	@ 0x30
 800209e:	4b0e      	ldr	r3, [pc, #56]	@ (80020d8 <HAL_UART_MspInit+0x88>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80020aa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80020ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b0:	2302      	movs	r3, #2
 80020b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b8:	2303      	movs	r3, #3
 80020ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020bc:	2307      	movs	r3, #7
 80020be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c0:	f107 0314 	add.w	r3, r7, #20
 80020c4:	4619      	mov	r1, r3
 80020c6:	4805      	ldr	r0, [pc, #20]	@ (80020dc <HAL_UART_MspInit+0x8c>)
 80020c8:	f000 fdc4 	bl	8002c54 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80020cc:	bf00      	nop
 80020ce:	3728      	adds	r7, #40	@ 0x28
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40011000 	.word	0x40011000
 80020d8:	40023800 	.word	0x40023800
 80020dc:	40020000 	.word	0x40020000

080020e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020e4:	bf00      	nop
 80020e6:	e7fd      	b.n	80020e4 <NMI_Handler+0x4>

080020e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020ec:	bf00      	nop
 80020ee:	e7fd      	b.n	80020ec <HardFault_Handler+0x4>

080020f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <MemManage_Handler+0x4>

080020f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020fc:	bf00      	nop
 80020fe:	e7fd      	b.n	80020fc <BusFault_Handler+0x4>

08002100 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002104:	bf00      	nop
 8002106:	e7fd      	b.n	8002104 <UsageFault_Handler+0x4>

08002108 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800210c:	bf00      	nop
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002116:	b480      	push	{r7}
 8002118:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002128:	bf00      	nop
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr

08002132 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002136:	f000 fc37 	bl	80029a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}
	...

08002140 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002144:	4802      	ldr	r0, [pc, #8]	@ (8002150 <TIM6_DAC_IRQHandler+0x10>)
 8002146:	f002 faeb 	bl	8004720 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	20000260 	.word	0x20000260

08002154 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
extern void Run7SegDisplay();

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a04      	ldr	r2, [pc, #16]	@ (8002174 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d101      	bne.n	800216a <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        Run7SegDisplay();  // Qut LED 7 thanh nh k
 8002166:	f7fe ff8f 	bl	8001088 <Run7SegDisplay>
    }
}
 800216a:	bf00      	nop
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	40001000 	.word	0x40001000

08002178 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  return 1;
 800217c:	2301      	movs	r3, #1
}
 800217e:	4618      	mov	r0, r3
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <_kill>:

int _kill(int pid, int sig)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002192:	f004 f939 	bl	8006408 <__errno>
 8002196:	4603      	mov	r3, r0
 8002198:	2216      	movs	r2, #22
 800219a:	601a      	str	r2, [r3, #0]
  return -1;
 800219c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <_exit>:

void _exit (int status)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021b0:	f04f 31ff 	mov.w	r1, #4294967295
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f7ff ffe7 	bl	8002188 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021ba:	bf00      	nop
 80021bc:	e7fd      	b.n	80021ba <_exit+0x12>

080021be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b086      	sub	sp, #24
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	60f8      	str	r0, [r7, #12]
 80021c6:	60b9      	str	r1, [r7, #8]
 80021c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ca:	2300      	movs	r3, #0
 80021cc:	617b      	str	r3, [r7, #20]
 80021ce:	e00a      	b.n	80021e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021d0:	f3af 8000 	nop.w
 80021d4:	4601      	mov	r1, r0
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	1c5a      	adds	r2, r3, #1
 80021da:	60ba      	str	r2, [r7, #8]
 80021dc:	b2ca      	uxtb	r2, r1
 80021de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	3301      	adds	r3, #1
 80021e4:	617b      	str	r3, [r7, #20]
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	dbf0      	blt.n	80021d0 <_read+0x12>
  }

  return len;
 80021ee:	687b      	ldr	r3, [r7, #4]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3718      	adds	r7, #24
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]
 8002208:	e009      	b.n	800221e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	1c5a      	adds	r2, r3, #1
 800220e:	60ba      	str	r2, [r7, #8]
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	4618      	mov	r0, r3
 8002214:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	3301      	adds	r3, #1
 800221c:	617b      	str	r3, [r7, #20]
 800221e:	697a      	ldr	r2, [r7, #20]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	429a      	cmp	r2, r3
 8002224:	dbf1      	blt.n	800220a <_write+0x12>
  }
  return len;
 8002226:	687b      	ldr	r3, [r7, #4]
}
 8002228:	4618      	mov	r0, r3
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <_close>:

int _close(int file)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002238:	f04f 33ff 	mov.w	r3, #4294967295
}
 800223c:	4618      	mov	r0, r3
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002258:	605a      	str	r2, [r3, #4]
  return 0;
 800225a:	2300      	movs	r3, #0
}
 800225c:	4618      	mov	r0, r3
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <_isatty>:

int _isatty(int file)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002270:	2301      	movs	r3, #1
}
 8002272:	4618      	mov	r0, r3
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800227e:	b480      	push	{r7}
 8002280:	b085      	sub	sp, #20
 8002282:	af00      	add	r7, sp, #0
 8002284:	60f8      	str	r0, [r7, #12]
 8002286:	60b9      	str	r1, [r7, #8]
 8002288:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022a0:	4a14      	ldr	r2, [pc, #80]	@ (80022f4 <_sbrk+0x5c>)
 80022a2:	4b15      	ldr	r3, [pc, #84]	@ (80022f8 <_sbrk+0x60>)
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022ac:	4b13      	ldr	r3, [pc, #76]	@ (80022fc <_sbrk+0x64>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d102      	bne.n	80022ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022b4:	4b11      	ldr	r3, [pc, #68]	@ (80022fc <_sbrk+0x64>)
 80022b6:	4a12      	ldr	r2, [pc, #72]	@ (8002300 <_sbrk+0x68>)
 80022b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022ba:	4b10      	ldr	r3, [pc, #64]	@ (80022fc <_sbrk+0x64>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4413      	add	r3, r2
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d207      	bcs.n	80022d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022c8:	f004 f89e 	bl	8006408 <__errno>
 80022cc:	4603      	mov	r3, r0
 80022ce:	220c      	movs	r2, #12
 80022d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022d2:	f04f 33ff 	mov.w	r3, #4294967295
 80022d6:	e009      	b.n	80022ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022d8:	4b08      	ldr	r3, [pc, #32]	@ (80022fc <_sbrk+0x64>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022de:	4b07      	ldr	r3, [pc, #28]	@ (80022fc <_sbrk+0x64>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4413      	add	r3, r2
 80022e6:	4a05      	ldr	r2, [pc, #20]	@ (80022fc <_sbrk+0x64>)
 80022e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022ea:	68fb      	ldr	r3, [r7, #12]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3718      	adds	r7, #24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	20030000 	.word	0x20030000
 80022f8:	00000400 	.word	0x00000400
 80022fc:	200003b0 	.word	0x200003b0
 8002300:	20000508 	.word	0x20000508

08002304 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <SystemInit+0x20>)
 800230a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230e:	4a05      	ldr	r2, [pc, #20]	@ (8002324 <SystemInit+0x20>)
 8002310:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002314:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <TM_MFRC522_Init>:
 */
#include "tm_stm32f4_mfrc522.h"

extern SPI_HandleTypeDef hspi4;

void TM_MFRC522_Init(void) {
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
	TM_MFRC522_InitPins();
 800232c:	f000 f83c 	bl	80023a8 <TM_MFRC522_InitPins>
	//TM_SPI_Init(MFRC522_SPI, MFRC522_SPI_PINSPACK);

	TM_MFRC522_Reset();
 8002330:	f000 f921 	bl	8002576 <TM_MFRC522_Reset>

	TM_MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 8002334:	218d      	movs	r1, #141	@ 0x8d
 8002336:	202a      	movs	r0, #42	@ 0x2a
 8002338:	f000 f842 	bl	80023c0 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 800233c:	213e      	movs	r1, #62	@ 0x3e
 800233e:	202b      	movs	r0, #43	@ 0x2b
 8002340:	f000 f83e 	bl	80023c0 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);           
 8002344:	211e      	movs	r1, #30
 8002346:	202d      	movs	r0, #45	@ 0x2d
 8002348:	f000 f83a 	bl	80023c0 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 800234c:	2100      	movs	r1, #0
 800234e:	202c      	movs	r0, #44	@ 0x2c
 8002350:	f000 f836 	bl	80023c0 <TM_MFRC522_WriteRegister>

	/* 48dB gain */
	TM_MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);
 8002354:	2170      	movs	r1, #112	@ 0x70
 8002356:	2026      	movs	r0, #38	@ 0x26
 8002358:	f000 f832 	bl	80023c0 <TM_MFRC522_WriteRegister>
	
	TM_MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 800235c:	2140      	movs	r1, #64	@ 0x40
 800235e:	2015      	movs	r0, #21
 8002360:	f000 f82e 	bl	80023c0 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 8002364:	213d      	movs	r1, #61	@ 0x3d
 8002366:	2011      	movs	r0, #17
 8002368:	f000 f82a 	bl	80023c0 <TM_MFRC522_WriteRegister>

	TM_MFRC522_AntennaOn();		//Open the antenna
 800236c:	f000 f8ee 	bl	800254c <TM_MFRC522_AntennaOn>
}
 8002370:	bf00      	nop
 8002372:	bd80      	pop	{r7, pc}

08002374 <TM_MFRC522_Check>:

TM_MFRC522_Status_t TM_MFRC522_Check(uint8_t* id) {
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
	TM_MFRC522_Status_t status;
	//Find cards, return card type
	status = TM_MFRC522_Request(PICC_REQIDL, id);	
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	2026      	movs	r0, #38	@ 0x26
 8002380:	f000 f901 	bl	8002586 <TM_MFRC522_Request>
 8002384:	4603      	mov	r3, r0
 8002386:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) {
 8002388:	7bfb      	ldrb	r3, [r7, #15]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d104      	bne.n	8002398 <TM_MFRC522_Check+0x24>
		//Card detected
		//Anti-collision, return card serial number 4 bytes
		status = TM_MFRC522_Anticoll(id);	
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 f9ed 	bl	800276e <TM_MFRC522_Anticoll>
 8002394:	4603      	mov	r3, r0
 8002396:	73fb      	strb	r3, [r7, #15]
	}
	TM_MFRC522_Halt();			//Command card into hibernation 
 8002398:	f000 fa6f 	bl	800287a <TM_MFRC522_Halt>

	return status;
 800239c:	7bfb      	ldrb	r3, [r7, #15]
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
	...

080023a8 <TM_MFRC522_InitPins>:
		}
	}
	return MI_OK;
}

void TM_MFRC522_InitPins(void) {
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
//	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
	//CS pin
//	GPIO_InitStruct.GPIO_Pin = MFRC522_CS_PIN;
//	GPIO_Init(MFRC522_CS_PORT, &GPIO_InitStruct);

	MFRC522_CS_HIGH;
 80023ac:	2201      	movs	r2, #1
 80023ae:	2110      	movs	r1, #16
 80023b0:	4802      	ldr	r0, [pc, #8]	@ (80023bc <TM_MFRC522_InitPins+0x14>)
 80023b2:	f000 fe13 	bl	8002fdc <HAL_GPIO_WritePin>
}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	40021000 	.word	0x40021000

080023c0 <TM_MFRC522_WriteRegister>:

void TM_MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	460a      	mov	r2, r1
 80023ca:	71fb      	strb	r3, [r7, #7]
 80023cc:	4613      	mov	r3, r2
 80023ce:	71bb      	strb	r3, [r7, #6]
	//CS low
	MFRC522_CS_LOW;
 80023d0:	2200      	movs	r2, #0
 80023d2:	2110      	movs	r1, #16
 80023d4:	481a      	ldr	r0, [pc, #104]	@ (8002440 <TM_MFRC522_WriteRegister+0x80>)
 80023d6:	f000 fe01 	bl	8002fdc <HAL_GPIO_WritePin>
	//Send address
	uint8_t buf = (addr << 1) & 0x7E;
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef ret = 0;
 80023e8:	2300      	movs	r3, #0
 80023ea:	73fb      	strb	r3, [r7, #15]
	ret = HAL_SPI_Transmit(&hspi4, &buf, 1, 10);
 80023ec:	f107 010e 	add.w	r1, r7, #14
 80023f0:	230a      	movs	r3, #10
 80023f2:	2201      	movs	r2, #1
 80023f4:	4813      	ldr	r0, [pc, #76]	@ (8002444 <TM_MFRC522_WriteRegister+0x84>)
 80023f6:	f001 fb7c 	bl	8003af2 <HAL_SPI_Transmit>
 80023fa:	4603      	mov	r3, r0
 80023fc:	73fb      	strb	r3, [r7, #15]
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 80023fe:	bf00      	nop
 8002400:	4810      	ldr	r0, [pc, #64]	@ (8002444 <TM_MFRC522_WriteRegister+0x84>)
 8002402:	f001 ff7c 	bl	80042fe <HAL_SPI_GetState>
 8002406:	4603      	mov	r3, r0
 8002408:	73fb      	strb	r3, [r7, #15]
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	2b02      	cmp	r3, #2
 800240e:	d0f7      	beq.n	8002400 <TM_MFRC522_WriteRegister+0x40>
	//Send data	
	HAL_SPI_Transmit(&hspi4, &val, 1, 10);
 8002410:	1db9      	adds	r1, r7, #6
 8002412:	230a      	movs	r3, #10
 8002414:	2201      	movs	r2, #1
 8002416:	480b      	ldr	r0, [pc, #44]	@ (8002444 <TM_MFRC522_WriteRegister+0x84>)
 8002418:	f001 fb6b 	bl	8003af2 <HAL_SPI_Transmit>
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 800241c:	bf00      	nop
 800241e:	4809      	ldr	r0, [pc, #36]	@ (8002444 <TM_MFRC522_WriteRegister+0x84>)
 8002420:	f001 ff6d 	bl	80042fe <HAL_SPI_GetState>
 8002424:	4603      	mov	r3, r0
 8002426:	73fb      	strb	r3, [r7, #15]
 8002428:	7bfb      	ldrb	r3, [r7, #15]
 800242a:	2b02      	cmp	r3, #2
 800242c:	d0f7      	beq.n	800241e <TM_MFRC522_WriteRegister+0x5e>
	//CS high
	MFRC522_CS_HIGH;
 800242e:	2201      	movs	r2, #1
 8002430:	2110      	movs	r1, #16
 8002432:	4803      	ldr	r0, [pc, #12]	@ (8002440 <TM_MFRC522_WriteRegister+0x80>)
 8002434:	f000 fdd2 	bl	8002fdc <HAL_GPIO_WritePin>
}
 8002438:	bf00      	nop
 800243a:	3710      	adds	r7, #16
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	40021000 	.word	0x40021000
 8002444:	20000208 	.word	0x20000208

08002448 <TM_MFRC522_ReadRegister>:

uint8_t TM_MFRC522_ReadRegister(uint8_t addr) {
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	4603      	mov	r3, r0
 8002450:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	//CS low
	MFRC522_CS_LOW;
 8002452:	2200      	movs	r2, #0
 8002454:	2110      	movs	r1, #16
 8002456:	481f      	ldr	r0, [pc, #124]	@ (80024d4 <TM_MFRC522_ReadRegister+0x8c>)
 8002458:	f000 fdc0 	bl	8002fdc <HAL_GPIO_WritePin>

	uint8_t buf = ((addr << 1) & 0x7E) | 0x80;
 800245c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	b25b      	sxtb	r3, r3
 8002464:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8002468:	b25b      	sxtb	r3, r3
 800246a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800246e:	b25b      	sxtb	r3, r3
 8002470:	b2db      	uxtb	r3, r3
 8002472:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef ret = 0;
 8002474:	2300      	movs	r3, #0
 8002476:	73fb      	strb	r3, [r7, #15]
	ret = HAL_SPI_Transmit(&hspi4, &buf, 1, 10);
 8002478:	f107 010d 	add.w	r1, r7, #13
 800247c:	230a      	movs	r3, #10
 800247e:	2201      	movs	r2, #1
 8002480:	4815      	ldr	r0, [pc, #84]	@ (80024d8 <TM_MFRC522_ReadRegister+0x90>)
 8002482:	f001 fb36 	bl	8003af2 <HAL_SPI_Transmit>
 8002486:	4603      	mov	r3, r0
 8002488:	73fb      	strb	r3, [r7, #15]
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 800248a:	bf00      	nop
 800248c:	4812      	ldr	r0, [pc, #72]	@ (80024d8 <TM_MFRC522_ReadRegister+0x90>)
 800248e:	f001 ff36 	bl	80042fe <HAL_SPI_GetState>
 8002492:	4603      	mov	r3, r0
 8002494:	73fb      	strb	r3, [r7, #15]
 8002496:	7bfb      	ldrb	r3, [r7, #15]
 8002498:	2b02      	cmp	r3, #2
 800249a:	d0f7      	beq.n	800248c <TM_MFRC522_ReadRegister+0x44>
	ret = HAL_SPI_Receive(&hspi4, &val, 1, 10);
 800249c:	f107 010e 	add.w	r1, r7, #14
 80024a0:	230a      	movs	r3, #10
 80024a2:	2201      	movs	r2, #1
 80024a4:	480c      	ldr	r0, [pc, #48]	@ (80024d8 <TM_MFRC522_ReadRegister+0x90>)
 80024a6:	f001 fc68 	bl	8003d7a <HAL_SPI_Receive>
 80024aa:	4603      	mov	r3, r0
 80024ac:	73fb      	strb	r3, [r7, #15]
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 80024ae:	bf00      	nop
 80024b0:	4809      	ldr	r0, [pc, #36]	@ (80024d8 <TM_MFRC522_ReadRegister+0x90>)
 80024b2:	f001 ff24 	bl	80042fe <HAL_SPI_GetState>
 80024b6:	4603      	mov	r3, r0
 80024b8:	73fb      	strb	r3, [r7, #15]
 80024ba:	7bfb      	ldrb	r3, [r7, #15]
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d0f7      	beq.n	80024b0 <TM_MFRC522_ReadRegister+0x68>
	//CS high
	MFRC522_CS_HIGH;
 80024c0:	2201      	movs	r2, #1
 80024c2:	2110      	movs	r1, #16
 80024c4:	4803      	ldr	r0, [pc, #12]	@ (80024d4 <TM_MFRC522_ReadRegister+0x8c>)
 80024c6:	f000 fd89 	bl	8002fdc <HAL_GPIO_WritePin>

	return val;	
 80024ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40021000 	.word	0x40021000
 80024d8:	20000208 	.word	0x20000208

080024dc <TM_MFRC522_SetBitMask>:

void TM_MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	460a      	mov	r2, r1
 80024e6:	71fb      	strb	r3, [r7, #7]
 80024e8:	4613      	mov	r3, r2
 80024ea:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) | mask);
 80024ec:	79fb      	ldrb	r3, [r7, #7]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff ffaa 	bl	8002448 <TM_MFRC522_ReadRegister>
 80024f4:	4603      	mov	r3, r0
 80024f6:	461a      	mov	r2, r3
 80024f8:	79bb      	ldrb	r3, [r7, #6]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	b2da      	uxtb	r2, r3
 80024fe:	79fb      	ldrb	r3, [r7, #7]
 8002500:	4611      	mov	r1, r2
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff ff5c 	bl	80023c0 <TM_MFRC522_WriteRegister>
}
 8002508:	bf00      	nop
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <TM_MFRC522_ClearBitMask>:

void TM_MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	4603      	mov	r3, r0
 8002518:	460a      	mov	r2, r1
 800251a:	71fb      	strb	r3, [r7, #7]
 800251c:	4613      	mov	r3, r2
 800251e:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) & (~mask));
 8002520:	79fb      	ldrb	r3, [r7, #7]
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff ff90 	bl	8002448 <TM_MFRC522_ReadRegister>
 8002528:	4603      	mov	r3, r0
 800252a:	b25a      	sxtb	r2, r3
 800252c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002530:	43db      	mvns	r3, r3
 8002532:	b25b      	sxtb	r3, r3
 8002534:	4013      	ands	r3, r2
 8002536:	b25b      	sxtb	r3, r3
 8002538:	b2da      	uxtb	r2, r3
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	4611      	mov	r1, r2
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff ff3e 	bl	80023c0 <TM_MFRC522_WriteRegister>
} 
 8002544:	bf00      	nop
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <TM_MFRC522_AntennaOn>:

void TM_MFRC522_AntennaOn(void) {
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = TM_MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 8002552:	2014      	movs	r0, #20
 8002554:	f7ff ff78 	bl	8002448 <TM_MFRC522_ReadRegister>
 8002558:	4603      	mov	r3, r0
 800255a:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) {
 800255c:	79fb      	ldrb	r3, [r7, #7]
 800255e:	f003 0303 	and.w	r3, r3, #3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d103      	bne.n	800256e <TM_MFRC522_AntennaOn+0x22>
		TM_MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8002566:	2103      	movs	r1, #3
 8002568:	2014      	movs	r0, #20
 800256a:	f7ff ffb7 	bl	80024dc <TM_MFRC522_SetBitMask>
	}
}
 800256e:	bf00      	nop
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <TM_MFRC522_Reset>:

void TM_MFRC522_AntennaOff(void) {
	TM_MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void TM_MFRC522_Reset(void) {
 8002576:	b580      	push	{r7, lr}
 8002578:	af00      	add	r7, sp, #0
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 800257a:	210f      	movs	r1, #15
 800257c:	2001      	movs	r0, #1
 800257e:	f7ff ff1f 	bl	80023c0 <TM_MFRC522_WriteRegister>
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}

08002586 <TM_MFRC522_Request>:

TM_MFRC522_Status_t TM_MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 8002586:	b580      	push	{r7, lr}
 8002588:	b086      	sub	sp, #24
 800258a:	af02      	add	r7, sp, #8
 800258c:	4603      	mov	r3, r0
 800258e:	6039      	str	r1, [r7, #0]
 8002590:	71fb      	strb	r3, [r7, #7]
	TM_MFRC522_Status_t status;  
	uint16_t backBits;			//The received data bits

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);		//TxLastBists = BitFramingReg[2..0]	???
 8002592:	2107      	movs	r1, #7
 8002594:	200d      	movs	r0, #13
 8002596:	f7ff ff13 	bl	80023c0 <TM_MFRC522_WriteRegister>

	TagType[0] = reqMode;
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	79fa      	ldrb	r2, [r7, #7]
 800259e:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80025a0:	f107 030c 	add.w	r3, r7, #12
 80025a4:	9300      	str	r3, [sp, #0]
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	2201      	movs	r2, #1
 80025aa:	6839      	ldr	r1, [r7, #0]
 80025ac:	200c      	movs	r0, #12
 80025ae:	f000 f80f 	bl	80025d0 <TM_MFRC522_ToCard>
 80025b2:	4603      	mov	r3, r0
 80025b4:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10)) {    
 80025b6:	7bfb      	ldrb	r3, [r7, #15]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d102      	bne.n	80025c2 <TM_MFRC522_Request+0x3c>
 80025bc:	89bb      	ldrh	r3, [r7, #12]
 80025be:	2b10      	cmp	r3, #16
 80025c0:	d001      	beq.n	80025c6 <TM_MFRC522_Request+0x40>
		status = MI_ERR;
 80025c2:	2302      	movs	r3, #2
 80025c4:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3710      	adds	r7, #16
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <TM_MFRC522_ToCard>:

TM_MFRC522_Status_t TM_MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen, uint8_t* backData, uint16_t* backLen) {
 80025d0:	b590      	push	{r4, r7, lr}
 80025d2:	b087      	sub	sp, #28
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60b9      	str	r1, [r7, #8]
 80025d8:	607b      	str	r3, [r7, #4]
 80025da:	4603      	mov	r3, r0
 80025dc:	73fb      	strb	r3, [r7, #15]
 80025de:	4613      	mov	r3, r2
 80025e0:	73bb      	strb	r3, [r7, #14]
	TM_MFRC522_Status_t status = MI_ERR;
 80025e2:	2302      	movs	r3, #2
 80025e4:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 80025e6:	2300      	movs	r3, #0
 80025e8:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 80025ea:	2300      	movs	r3, #0
 80025ec:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 80025ee:	7bfb      	ldrb	r3, [r7, #15]
 80025f0:	2b0c      	cmp	r3, #12
 80025f2:	d006      	beq.n	8002602 <TM_MFRC522_ToCard+0x32>
 80025f4:	2b0e      	cmp	r3, #14
 80025f6:	d109      	bne.n	800260c <TM_MFRC522_ToCard+0x3c>
		case PCD_AUTHENT: {
			irqEn = 0x12;
 80025f8:	2312      	movs	r3, #18
 80025fa:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10;
 80025fc:	2310      	movs	r3, #16
 80025fe:	757b      	strb	r3, [r7, #21]
			break;
 8002600:	e005      	b.n	800260e <TM_MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE: {
			irqEn = 0x77;
 8002602:	2377      	movs	r3, #119	@ 0x77
 8002604:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30;
 8002606:	2330      	movs	r3, #48	@ 0x30
 8002608:	757b      	strb	r3, [r7, #21]
			break;
 800260a:	e000      	b.n	800260e <TM_MFRC522_ToCard+0x3e>
		}
		default:
			break;
 800260c:	bf00      	nop
	}

	TM_MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 800260e:	7dbb      	ldrb	r3, [r7, #22]
 8002610:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002614:	b2db      	uxtb	r3, r3
 8002616:	4619      	mov	r1, r3
 8002618:	2002      	movs	r0, #2
 800261a:	f7ff fed1 	bl	80023c0 <TM_MFRC522_WriteRegister>
	TM_MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 800261e:	2180      	movs	r1, #128	@ 0x80
 8002620:	2004      	movs	r0, #4
 8002622:	f7ff ff75 	bl	8002510 <TM_MFRC522_ClearBitMask>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 8002626:	2180      	movs	r1, #128	@ 0x80
 8002628:	200a      	movs	r0, #10
 800262a:	f7ff ff57 	bl	80024dc <TM_MFRC522_SetBitMask>

	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 800262e:	2100      	movs	r1, #0
 8002630:	2001      	movs	r0, #1
 8002632:	f7ff fec5 	bl	80023c0 <TM_MFRC522_WriteRegister>

	//Writing data to the FIFO
	for (i = 0; i < sendLen; i++) {   
 8002636:	2300      	movs	r3, #0
 8002638:	827b      	strh	r3, [r7, #18]
 800263a:	e00a      	b.n	8002652 <TM_MFRC522_ToCard+0x82>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);    
 800263c:	8a7b      	ldrh	r3, [r7, #18]
 800263e:	68ba      	ldr	r2, [r7, #8]
 8002640:	4413      	add	r3, r2
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	4619      	mov	r1, r3
 8002646:	2009      	movs	r0, #9
 8002648:	f7ff feba 	bl	80023c0 <TM_MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++) {   
 800264c:	8a7b      	ldrh	r3, [r7, #18]
 800264e:	3301      	adds	r3, #1
 8002650:	827b      	strh	r3, [r7, #18]
 8002652:	7bbb      	ldrb	r3, [r7, #14]
 8002654:	b29b      	uxth	r3, r3
 8002656:	8a7a      	ldrh	r2, [r7, #18]
 8002658:	429a      	cmp	r2, r3
 800265a:	d3ef      	bcc.n	800263c <TM_MFRC522_ToCard+0x6c>
	}

	//Execute the command
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 800265c:	7bfb      	ldrb	r3, [r7, #15]
 800265e:	4619      	mov	r1, r3
 8002660:	2001      	movs	r0, #1
 8002662:	f7ff fead 	bl	80023c0 <TM_MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) {    
 8002666:	7bfb      	ldrb	r3, [r7, #15]
 8002668:	2b0c      	cmp	r3, #12
 800266a:	d103      	bne.n	8002674 <TM_MFRC522_ToCard+0xa4>
		TM_MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		//StartSend=1,transmission of data starts  
 800266c:	2180      	movs	r1, #128	@ 0x80
 800266e:	200d      	movs	r0, #13
 8002670:	f7ff ff34 	bl	80024dc <TM_MFRC522_SetBitMask>
	}   

	//Waiting to receive data to complete
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
 8002674:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002678:	827b      	strh	r3, [r7, #18]
	do {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = TM_MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 800267a:	2004      	movs	r0, #4
 800267c:	f7ff fee4 	bl	8002448 <TM_MFRC522_ReadRegister>
 8002680:	4603      	mov	r3, r0
 8002682:	753b      	strb	r3, [r7, #20]
		i--;
 8002684:	8a7b      	ldrh	r3, [r7, #18]
 8002686:	3b01      	subs	r3, #1
 8002688:	827b      	strh	r3, [r7, #18]
	} while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 800268a:	8a7b      	ldrh	r3, [r7, #18]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d00a      	beq.n	80026a6 <TM_MFRC522_ToCard+0xd6>
 8002690:	7d3b      	ldrb	r3, [r7, #20]
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b00      	cmp	r3, #0
 8002698:	d105      	bne.n	80026a6 <TM_MFRC522_ToCard+0xd6>
 800269a:	7d3a      	ldrb	r2, [r7, #20]
 800269c:	7d7b      	ldrb	r3, [r7, #21]
 800269e:	4013      	ands	r3, r2
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d0e9      	beq.n	800267a <TM_MFRC522_ToCard+0xaa>

	TM_MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);			//StartSend=0
 80026a6:	2180      	movs	r1, #128	@ 0x80
 80026a8:	200d      	movs	r0, #13
 80026aa:	f7ff ff31 	bl	8002510 <TM_MFRC522_ClearBitMask>

	if (i != 0)  {
 80026ae:	8a7b      	ldrh	r3, [r7, #18]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d057      	beq.n	8002764 <TM_MFRC522_ToCard+0x194>
		if (!(TM_MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 80026b4:	2006      	movs	r0, #6
 80026b6:	f7ff fec7 	bl	8002448 <TM_MFRC522_ReadRegister>
 80026ba:	4603      	mov	r3, r0
 80026bc:	f003 031b 	and.w	r3, r3, #27
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d14d      	bne.n	8002760 <TM_MFRC522_ToCard+0x190>
			status = MI_OK;
 80026c4:	2300      	movs	r3, #0
 80026c6:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01) {   
 80026c8:	7d3a      	ldrb	r2, [r7, #20]
 80026ca:	7dbb      	ldrb	r3, [r7, #22]
 80026cc:	4013      	ands	r3, r2
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <TM_MFRC522_ToCard+0x10c>
				status = MI_NOTAGERR;			
 80026d8:	2301      	movs	r3, #1
 80026da:	75fb      	strb	r3, [r7, #23]
			}

			if (command == PCD_TRANSCEIVE) {
 80026dc:	7bfb      	ldrb	r3, [r7, #15]
 80026de:	2b0c      	cmp	r3, #12
 80026e0:	d140      	bne.n	8002764 <TM_MFRC522_ToCard+0x194>
				n = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 80026e2:	200a      	movs	r0, #10
 80026e4:	f7ff feb0 	bl	8002448 <TM_MFRC522_ReadRegister>
 80026e8:	4603      	mov	r3, r0
 80026ea:	753b      	strb	r3, [r7, #20]
				lastBits = TM_MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 80026ec:	200c      	movs	r0, #12
 80026ee:	f7ff feab 	bl	8002448 <TM_MFRC522_ReadRegister>
 80026f2:	4603      	mov	r3, r0
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	747b      	strb	r3, [r7, #17]
				if (lastBits) {   
 80026fa:	7c7b      	ldrb	r3, [r7, #17]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d00b      	beq.n	8002718 <TM_MFRC522_ToCard+0x148>
					*backLen = (n - 1) * 8 + lastBits;   
 8002700:	7d3b      	ldrb	r3, [r7, #20]
 8002702:	3b01      	subs	r3, #1
 8002704:	b29b      	uxth	r3, r3
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	b29a      	uxth	r2, r3
 800270a:	7c7b      	ldrb	r3, [r7, #17]
 800270c:	b29b      	uxth	r3, r3
 800270e:	4413      	add	r3, r2
 8002710:	b29a      	uxth	r2, r3
 8002712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002714:	801a      	strh	r2, [r3, #0]
 8002716:	e005      	b.n	8002724 <TM_MFRC522_ToCard+0x154>
				} else {   
					*backLen = n * 8;   
 8002718:	7d3b      	ldrb	r3, [r7, #20]
 800271a:	b29b      	uxth	r3, r3
 800271c:	00db      	lsls	r3, r3, #3
 800271e:	b29a      	uxth	r2, r3
 8002720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002722:	801a      	strh	r2, [r3, #0]
				}

				if (n == 0) {   
 8002724:	7d3b      	ldrb	r3, [r7, #20]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d101      	bne.n	800272e <TM_MFRC522_ToCard+0x15e>
					n = 1;    
 800272a:	2301      	movs	r3, #1
 800272c:	753b      	strb	r3, [r7, #20]
				}
				if (n > MFRC522_MAX_LEN) {   
 800272e:	7d3b      	ldrb	r3, [r7, #20]
 8002730:	2b10      	cmp	r3, #16
 8002732:	d901      	bls.n	8002738 <TM_MFRC522_ToCard+0x168>
					n = MFRC522_MAX_LEN;   
 8002734:	2310      	movs	r3, #16
 8002736:	753b      	strb	r3, [r7, #20]
				}

				//Reading the received data in FIFO
				for (i = 0; i < n; i++) {   
 8002738:	2300      	movs	r3, #0
 800273a:	827b      	strh	r3, [r7, #18]
 800273c:	e00a      	b.n	8002754 <TM_MFRC522_ToCard+0x184>
					backData[i] = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);    
 800273e:	8a7b      	ldrh	r3, [r7, #18]
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	18d4      	adds	r4, r2, r3
 8002744:	2009      	movs	r0, #9
 8002746:	f7ff fe7f 	bl	8002448 <TM_MFRC522_ReadRegister>
 800274a:	4603      	mov	r3, r0
 800274c:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++) {   
 800274e:	8a7b      	ldrh	r3, [r7, #18]
 8002750:	3301      	adds	r3, #1
 8002752:	827b      	strh	r3, [r7, #18]
 8002754:	7d3b      	ldrb	r3, [r7, #20]
 8002756:	b29b      	uxth	r3, r3
 8002758:	8a7a      	ldrh	r2, [r7, #18]
 800275a:	429a      	cmp	r2, r3
 800275c:	d3ef      	bcc.n	800273e <TM_MFRC522_ToCard+0x16e>
 800275e:	e001      	b.n	8002764 <TM_MFRC522_ToCard+0x194>
				}
			}
		} else {   
			status = MI_ERR;  
 8002760:	2302      	movs	r3, #2
 8002762:	75fb      	strb	r3, [r7, #23]
		}
	}

	return status;
 8002764:	7dfb      	ldrb	r3, [r7, #23]
}
 8002766:	4618      	mov	r0, r3
 8002768:	371c      	adds	r7, #28
 800276a:	46bd      	mov	sp, r7
 800276c:	bd90      	pop	{r4, r7, pc}

0800276e <TM_MFRC522_Anticoll>:

TM_MFRC522_Status_t TM_MFRC522_Anticoll(uint8_t* serNum) {
 800276e:	b580      	push	{r7, lr}
 8002770:	b086      	sub	sp, #24
 8002772:	af02      	add	r7, sp, #8
 8002774:	6078      	str	r0, [r7, #4]
	TM_MFRC522_Status_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 8002776:	2300      	movs	r3, #0
 8002778:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);		//TxLastBists = BitFramingReg[2..0]
 800277a:	2100      	movs	r1, #0
 800277c:	200d      	movs	r0, #13
 800277e:	f7ff fe1f 	bl	80023c0 <TM_MFRC522_WriteRegister>

	serNum[0] = PICC_ANTICOLL;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2293      	movs	r2, #147	@ 0x93
 8002786:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	3301      	adds	r3, #1
 800278c:	2220      	movs	r2, #32
 800278e:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8002790:	f107 030a 	add.w	r3, r7, #10
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2202      	movs	r2, #2
 800279a:	6879      	ldr	r1, [r7, #4]
 800279c:	200c      	movs	r0, #12
 800279e:	f7ff ff17 	bl	80025d0 <TM_MFRC522_ToCard>
 80027a2:	4603      	mov	r3, r0
 80027a4:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 80027a6:	7bfb      	ldrb	r3, [r7, #15]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d118      	bne.n	80027de <TM_MFRC522_Anticoll+0x70>
		//Check card serial number
		for (i = 0; i < 4; i++) {   
 80027ac:	2300      	movs	r3, #0
 80027ae:	73bb      	strb	r3, [r7, #14]
 80027b0:	e009      	b.n	80027c6 <TM_MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 80027b2:	7bbb      	ldrb	r3, [r7, #14]
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	4413      	add	r3, r2
 80027b8:	781a      	ldrb	r2, [r3, #0]
 80027ba:	7b7b      	ldrb	r3, [r7, #13]
 80027bc:	4053      	eors	r3, r2
 80027be:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++) {   
 80027c0:	7bbb      	ldrb	r3, [r7, #14]
 80027c2:	3301      	adds	r3, #1
 80027c4:	73bb      	strb	r3, [r7, #14]
 80027c6:	7bbb      	ldrb	r3, [r7, #14]
 80027c8:	2b03      	cmp	r3, #3
 80027ca:	d9f2      	bls.n	80027b2 <TM_MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i]) {   
 80027cc:	7bbb      	ldrb	r3, [r7, #14]
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	4413      	add	r3, r2
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	7b7a      	ldrb	r2, [r7, #13]
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d001      	beq.n	80027de <TM_MFRC522_Anticoll+0x70>
			status = MI_ERR;    
 80027da:	2302      	movs	r3, #2
 80027dc:	73fb      	strb	r3, [r7, #15]
		}
	}
	return status;
 80027de:	7bfb      	ldrb	r3, [r7, #15]
} 
 80027e0:	4618      	mov	r0, r3
 80027e2:	3710      	adds	r7, #16
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <TM_MFRC522_CalculateCRC>:

void TM_MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 80027e8:	b590      	push	{r4, r7, lr}
 80027ea:	b087      	sub	sp, #28
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	460b      	mov	r3, r1
 80027f2:	607a      	str	r2, [r7, #4]
 80027f4:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	TM_MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);				//CRCIrq = 0
 80027f6:	2104      	movs	r1, #4
 80027f8:	2005      	movs	r0, #5
 80027fa:	f7ff fe89 	bl	8002510 <TM_MFRC522_ClearBitMask>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);			//Clear the FIFO pointer
 80027fe:	2180      	movs	r1, #128	@ 0x80
 8002800:	200a      	movs	r0, #10
 8002802:	f7ff fe6b 	bl	80024dc <TM_MFRC522_SetBitMask>
	//Write_MFRC522(CommandReg, PCD_IDLE);

	//Writing data to the FIFO	
	for (i = 0; i < len; i++) {   
 8002806:	2300      	movs	r3, #0
 8002808:	75fb      	strb	r3, [r7, #23]
 800280a:	e00a      	b.n	8002822 <TM_MFRC522_CalculateCRC+0x3a>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));   
 800280c:	7dfb      	ldrb	r3, [r7, #23]
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	4413      	add	r3, r2
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	4619      	mov	r1, r3
 8002816:	2009      	movs	r0, #9
 8002818:	f7ff fdd2 	bl	80023c0 <TM_MFRC522_WriteRegister>
	for (i = 0; i < len; i++) {   
 800281c:	7dfb      	ldrb	r3, [r7, #23]
 800281e:	3301      	adds	r3, #1
 8002820:	75fb      	strb	r3, [r7, #23]
 8002822:	7dfa      	ldrb	r2, [r7, #23]
 8002824:	7afb      	ldrb	r3, [r7, #11]
 8002826:	429a      	cmp	r2, r3
 8002828:	d3f0      	bcc.n	800280c <TM_MFRC522_CalculateCRC+0x24>
	}
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 800282a:	2103      	movs	r1, #3
 800282c:	2001      	movs	r0, #1
 800282e:	f7ff fdc7 	bl	80023c0 <TM_MFRC522_WriteRegister>

	//Wait CRC calculation is complete
	i = 0xFF;
 8002832:	23ff      	movs	r3, #255	@ 0xff
 8002834:	75fb      	strb	r3, [r7, #23]
	do {
		n = TM_MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 8002836:	2005      	movs	r0, #5
 8002838:	f7ff fe06 	bl	8002448 <TM_MFRC522_ReadRegister>
 800283c:	4603      	mov	r3, r0
 800283e:	75bb      	strb	r3, [r7, #22]
		i--;
 8002840:	7dfb      	ldrb	r3, [r7, #23]
 8002842:	3b01      	subs	r3, #1
 8002844:	75fb      	strb	r3, [r7, #23]
	} while ((i!=0) && !(n&0x04));			//CRCIrq = 1
 8002846:	7dfb      	ldrb	r3, [r7, #23]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d004      	beq.n	8002856 <TM_MFRC522_CalculateCRC+0x6e>
 800284c:	7dbb      	ldrb	r3, [r7, #22]
 800284e:	f003 0304 	and.w	r3, r3, #4
 8002852:	2b00      	cmp	r3, #0
 8002854:	d0ef      	beq.n	8002836 <TM_MFRC522_CalculateCRC+0x4e>

	//Read CRC calculation result
	pOutData[0] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 8002856:	2022      	movs	r0, #34	@ 0x22
 8002858:	f7ff fdf6 	bl	8002448 <TM_MFRC522_ReadRegister>
 800285c:	4603      	mov	r3, r0
 800285e:	461a      	mov	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	701a      	strb	r2, [r3, #0]
	pOutData[1] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	1c5c      	adds	r4, r3, #1
 8002868:	2021      	movs	r0, #33	@ 0x21
 800286a:	f7ff fded 	bl	8002448 <TM_MFRC522_ReadRegister>
 800286e:	4603      	mov	r3, r0
 8002870:	7023      	strb	r3, [r4, #0]
}
 8002872:	bf00      	nop
 8002874:	371c      	adds	r7, #28
 8002876:	46bd      	mov	sp, r7
 8002878:	bd90      	pop	{r4, r7, pc}

0800287a <TM_MFRC522_Halt>:
	}

	return status;
}

void TM_MFRC522_Halt(void) {
 800287a:	b580      	push	{r7, lr}
 800287c:	b084      	sub	sp, #16
 800287e:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4]; 

	buff[0] = PICC_HALT;
 8002880:	2350      	movs	r3, #80	@ 0x50
 8002882:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 8002884:	2300      	movs	r3, #0
 8002886:	707b      	strb	r3, [r7, #1]
	TM_MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8002888:	463b      	mov	r3, r7
 800288a:	1c9a      	adds	r2, r3, #2
 800288c:	463b      	mov	r3, r7
 800288e:	2102      	movs	r1, #2
 8002890:	4618      	mov	r0, r3
 8002892:	f7ff ffa9 	bl	80027e8 <TM_MFRC522_CalculateCRC>

	TM_MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 8002896:	463a      	mov	r2, r7
 8002898:	4639      	mov	r1, r7
 800289a:	1dbb      	adds	r3, r7, #6
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	4613      	mov	r3, r2
 80028a0:	2204      	movs	r2, #4
 80028a2:	200c      	movs	r0, #12
 80028a4:	f7ff fe94 	bl	80025d0 <TM_MFRC522_ToCard>
}
 80028a8:	bf00      	nop
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <Reset_Handler>:
 80028b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028e8 <LoopFillZerobss+0xe>
 80028b4:	f7ff fd26 	bl	8002304 <SystemInit>
 80028b8:	480c      	ldr	r0, [pc, #48]	@ (80028ec <LoopFillZerobss+0x12>)
 80028ba:	490d      	ldr	r1, [pc, #52]	@ (80028f0 <LoopFillZerobss+0x16>)
 80028bc:	4a0d      	ldr	r2, [pc, #52]	@ (80028f4 <LoopFillZerobss+0x1a>)
 80028be:	2300      	movs	r3, #0
 80028c0:	e002      	b.n	80028c8 <LoopCopyDataInit>

080028c2 <CopyDataInit>:
 80028c2:	58d4      	ldr	r4, [r2, r3]
 80028c4:	50c4      	str	r4, [r0, r3]
 80028c6:	3304      	adds	r3, #4

080028c8 <LoopCopyDataInit>:
 80028c8:	18c4      	adds	r4, r0, r3
 80028ca:	428c      	cmp	r4, r1
 80028cc:	d3f9      	bcc.n	80028c2 <CopyDataInit>
 80028ce:	4a0a      	ldr	r2, [pc, #40]	@ (80028f8 <LoopFillZerobss+0x1e>)
 80028d0:	4c0a      	ldr	r4, [pc, #40]	@ (80028fc <LoopFillZerobss+0x22>)
 80028d2:	2300      	movs	r3, #0
 80028d4:	e001      	b.n	80028da <LoopFillZerobss>

080028d6 <FillZerobss>:
 80028d6:	6013      	str	r3, [r2, #0]
 80028d8:	3204      	adds	r2, #4

080028da <LoopFillZerobss>:
 80028da:	42a2      	cmp	r2, r4
 80028dc:	d3fb      	bcc.n	80028d6 <FillZerobss>
 80028de:	f003 fd99 	bl	8006414 <__libc_init_array>
 80028e2:	f7fe ff0d 	bl	8001700 <main>
 80028e6:	4770      	bx	lr
 80028e8:	20030000 	.word	0x20030000
 80028ec:	20000000 	.word	0x20000000
 80028f0:	200001e0 	.word	0x200001e0
 80028f4:	0800a0e4 	.word	0x0800a0e4
 80028f8:	200001e0 	.word	0x200001e0
 80028fc:	20000504 	.word	0x20000504

08002900 <ADC_IRQHandler>:
 8002900:	e7fe      	b.n	8002900 <ADC_IRQHandler>
	...

08002904 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002908:	4b0e      	ldr	r3, [pc, #56]	@ (8002944 <HAL_Init+0x40>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a0d      	ldr	r2, [pc, #52]	@ (8002944 <HAL_Init+0x40>)
 800290e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002912:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002914:	4b0b      	ldr	r3, [pc, #44]	@ (8002944 <HAL_Init+0x40>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a0a      	ldr	r2, [pc, #40]	@ (8002944 <HAL_Init+0x40>)
 800291a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800291e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002920:	4b08      	ldr	r3, [pc, #32]	@ (8002944 <HAL_Init+0x40>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a07      	ldr	r2, [pc, #28]	@ (8002944 <HAL_Init+0x40>)
 8002926:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800292a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800292c:	2003      	movs	r0, #3
 800292e:	f000 f94f 	bl	8002bd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002932:	200f      	movs	r0, #15
 8002934:	f000 f808 	bl	8002948 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002938:	f7ff faf2 	bl	8001f20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40023c00 	.word	0x40023c00

08002948 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002950:	4b12      	ldr	r3, [pc, #72]	@ (800299c <HAL_InitTick+0x54>)
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	4b12      	ldr	r3, [pc, #72]	@ (80029a0 <HAL_InitTick+0x58>)
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	4619      	mov	r1, r3
 800295a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800295e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002962:	fbb2 f3f3 	udiv	r3, r2, r3
 8002966:	4618      	mov	r0, r3
 8002968:	f000 f967 	bl	8002c3a <HAL_SYSTICK_Config>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e00e      	b.n	8002994 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2b0f      	cmp	r3, #15
 800297a:	d80a      	bhi.n	8002992 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800297c:	2200      	movs	r2, #0
 800297e:	6879      	ldr	r1, [r7, #4]
 8002980:	f04f 30ff 	mov.w	r0, #4294967295
 8002984:	f000 f92f 	bl	8002be6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002988:	4a06      	ldr	r2, [pc, #24]	@ (80029a4 <HAL_InitTick+0x5c>)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800298e:	2300      	movs	r3, #0
 8002990:	e000      	b.n	8002994 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
}
 8002994:	4618      	mov	r0, r3
 8002996:	3708      	adds	r7, #8
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	2000000c 	.word	0x2000000c
 80029a0:	20000014 	.word	0x20000014
 80029a4:	20000010 	.word	0x20000010

080029a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029ac:	4b06      	ldr	r3, [pc, #24]	@ (80029c8 <HAL_IncTick+0x20>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	461a      	mov	r2, r3
 80029b2:	4b06      	ldr	r3, [pc, #24]	@ (80029cc <HAL_IncTick+0x24>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4413      	add	r3, r2
 80029b8:	4a04      	ldr	r2, [pc, #16]	@ (80029cc <HAL_IncTick+0x24>)
 80029ba:	6013      	str	r3, [r2, #0]
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	20000014 	.word	0x20000014
 80029cc:	200003b4 	.word	0x200003b4

080029d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  return uwTick;
 80029d4:	4b03      	ldr	r3, [pc, #12]	@ (80029e4 <HAL_GetTick+0x14>)
 80029d6:	681b      	ldr	r3, [r3, #0]
}
 80029d8:	4618      	mov	r0, r3
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	200003b4 	.word	0x200003b4

080029e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029f0:	f7ff ffee 	bl	80029d0 <HAL_GetTick>
 80029f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a00:	d005      	beq.n	8002a0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a02:	4b0a      	ldr	r3, [pc, #40]	@ (8002a2c <HAL_Delay+0x44>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	461a      	mov	r2, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a0e:	bf00      	nop
 8002a10:	f7ff ffde 	bl	80029d0 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d8f7      	bhi.n	8002a10 <HAL_Delay+0x28>
  {
  }
}
 8002a20:	bf00      	nop
 8002a22:	bf00      	nop
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	20000014 	.word	0x20000014

08002a30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f003 0307 	and.w	r3, r3, #7
 8002a3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a40:	4b0c      	ldr	r3, [pc, #48]	@ (8002a74 <__NVIC_SetPriorityGrouping+0x44>)
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a46:	68ba      	ldr	r2, [r7, #8]
 8002a48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a62:	4a04      	ldr	r2, [pc, #16]	@ (8002a74 <__NVIC_SetPriorityGrouping+0x44>)
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	60d3      	str	r3, [r2, #12]
}
 8002a68:	bf00      	nop
 8002a6a:	3714      	adds	r7, #20
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	e000ed00 	.word	0xe000ed00

08002a78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a7c:	4b04      	ldr	r3, [pc, #16]	@ (8002a90 <__NVIC_GetPriorityGrouping+0x18>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	0a1b      	lsrs	r3, r3, #8
 8002a82:	f003 0307 	and.w	r3, r3, #7
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	e000ed00 	.word	0xe000ed00

08002a94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	db0b      	blt.n	8002abe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
 8002aa8:	f003 021f 	and.w	r2, r3, #31
 8002aac:	4907      	ldr	r1, [pc, #28]	@ (8002acc <__NVIC_EnableIRQ+0x38>)
 8002aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab2:	095b      	lsrs	r3, r3, #5
 8002ab4:	2001      	movs	r0, #1
 8002ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8002aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002abe:	bf00      	nop
 8002ac0:	370c      	adds	r7, #12
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	e000e100 	.word	0xe000e100

08002ad0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	6039      	str	r1, [r7, #0]
 8002ada:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	db0a      	blt.n	8002afa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	b2da      	uxtb	r2, r3
 8002ae8:	490c      	ldr	r1, [pc, #48]	@ (8002b1c <__NVIC_SetPriority+0x4c>)
 8002aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aee:	0112      	lsls	r2, r2, #4
 8002af0:	b2d2      	uxtb	r2, r2
 8002af2:	440b      	add	r3, r1
 8002af4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002af8:	e00a      	b.n	8002b10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	b2da      	uxtb	r2, r3
 8002afe:	4908      	ldr	r1, [pc, #32]	@ (8002b20 <__NVIC_SetPriority+0x50>)
 8002b00:	79fb      	ldrb	r3, [r7, #7]
 8002b02:	f003 030f 	and.w	r3, r3, #15
 8002b06:	3b04      	subs	r3, #4
 8002b08:	0112      	lsls	r2, r2, #4
 8002b0a:	b2d2      	uxtb	r2, r2
 8002b0c:	440b      	add	r3, r1
 8002b0e:	761a      	strb	r2, [r3, #24]
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	e000e100 	.word	0xe000e100
 8002b20:	e000ed00 	.word	0xe000ed00

08002b24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b089      	sub	sp, #36	@ 0x24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f003 0307 	and.w	r3, r3, #7
 8002b36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	f1c3 0307 	rsb	r3, r3, #7
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	bf28      	it	cs
 8002b42:	2304      	movcs	r3, #4
 8002b44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	3304      	adds	r3, #4
 8002b4a:	2b06      	cmp	r3, #6
 8002b4c:	d902      	bls.n	8002b54 <NVIC_EncodePriority+0x30>
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	3b03      	subs	r3, #3
 8002b52:	e000      	b.n	8002b56 <NVIC_EncodePriority+0x32>
 8002b54:	2300      	movs	r3, #0
 8002b56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b58:	f04f 32ff 	mov.w	r2, #4294967295
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b62:	43da      	mvns	r2, r3
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	401a      	ands	r2, r3
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b6c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	fa01 f303 	lsl.w	r3, r1, r3
 8002b76:	43d9      	mvns	r1, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b7c:	4313      	orrs	r3, r2
         );
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3724      	adds	r7, #36	@ 0x24
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
	...

08002b8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3b01      	subs	r3, #1
 8002b98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b9c:	d301      	bcc.n	8002ba2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e00f      	b.n	8002bc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8002bcc <SysTick_Config+0x40>)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002baa:	210f      	movs	r1, #15
 8002bac:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb0:	f7ff ff8e 	bl	8002ad0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bb4:	4b05      	ldr	r3, [pc, #20]	@ (8002bcc <SysTick_Config+0x40>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bba:	4b04      	ldr	r3, [pc, #16]	@ (8002bcc <SysTick_Config+0x40>)
 8002bbc:	2207      	movs	r2, #7
 8002bbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	e000e010 	.word	0xe000e010

08002bd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7ff ff29 	bl	8002a30 <__NVIC_SetPriorityGrouping>
}
 8002bde:	bf00      	nop
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b086      	sub	sp, #24
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	4603      	mov	r3, r0
 8002bee:	60b9      	str	r1, [r7, #8]
 8002bf0:	607a      	str	r2, [r7, #4]
 8002bf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bf8:	f7ff ff3e 	bl	8002a78 <__NVIC_GetPriorityGrouping>
 8002bfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	68b9      	ldr	r1, [r7, #8]
 8002c02:	6978      	ldr	r0, [r7, #20]
 8002c04:	f7ff ff8e 	bl	8002b24 <NVIC_EncodePriority>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c0e:	4611      	mov	r1, r2
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7ff ff5d 	bl	8002ad0 <__NVIC_SetPriority>
}
 8002c16:	bf00      	nop
 8002c18:	3718      	adds	r7, #24
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b082      	sub	sp, #8
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	4603      	mov	r3, r0
 8002c26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff ff31 	bl	8002a94 <__NVIC_EnableIRQ>
}
 8002c32:	bf00      	nop
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b082      	sub	sp, #8
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f7ff ffa2 	bl	8002b8c <SysTick_Config>
 8002c48:	4603      	mov	r3, r0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3708      	adds	r7, #8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
	...

08002c54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b089      	sub	sp, #36	@ 0x24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c62:	2300      	movs	r3, #0
 8002c64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c66:	2300      	movs	r3, #0
 8002c68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61fb      	str	r3, [r7, #28]
 8002c6e:	e177      	b.n	8002f60 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c70:	2201      	movs	r2, #1
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	697a      	ldr	r2, [r7, #20]
 8002c80:	4013      	ands	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	f040 8166 	bne.w	8002f5a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f003 0303 	and.w	r3, r3, #3
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d005      	beq.n	8002ca6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d130      	bne.n	8002d08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	2203      	movs	r2, #3
 8002cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	4013      	ands	r3, r2
 8002cbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	68da      	ldr	r2, [r3, #12]
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	69ba      	ldr	r2, [r7, #24]
 8002cd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cdc:	2201      	movs	r2, #1
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	69ba      	ldr	r2, [r7, #24]
 8002ce8:	4013      	ands	r3, r2
 8002cea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	091b      	lsrs	r3, r3, #4
 8002cf2:	f003 0201 	and.w	r2, r3, #1
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f003 0303 	and.w	r3, r3, #3
 8002d10:	2b03      	cmp	r3, #3
 8002d12:	d017      	beq.n	8002d44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	2203      	movs	r2, #3
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	43db      	mvns	r3, r3
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	689a      	ldr	r2, [r3, #8]
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f003 0303 	and.w	r3, r3, #3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d123      	bne.n	8002d98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	08da      	lsrs	r2, r3, #3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	3208      	adds	r2, #8
 8002d58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	f003 0307 	and.w	r3, r3, #7
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	220f      	movs	r2, #15
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	4013      	ands	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	691a      	ldr	r2, [r3, #16]
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	f003 0307 	and.w	r3, r3, #7
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	fa02 f303 	lsl.w	r3, r2, r3
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	08da      	lsrs	r2, r3, #3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	3208      	adds	r2, #8
 8002d92:	69b9      	ldr	r1, [r7, #24]
 8002d94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	2203      	movs	r2, #3
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	43db      	mvns	r3, r3
 8002daa:	69ba      	ldr	r2, [r7, #24]
 8002dac:	4013      	ands	r3, r2
 8002dae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f003 0203 	and.w	r2, r3, #3
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	69ba      	ldr	r2, [r7, #24]
 8002dca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f000 80c0 	beq.w	8002f5a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dda:	2300      	movs	r3, #0
 8002ddc:	60fb      	str	r3, [r7, #12]
 8002dde:	4b66      	ldr	r3, [pc, #408]	@ (8002f78 <HAL_GPIO_Init+0x324>)
 8002de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de2:	4a65      	ldr	r2, [pc, #404]	@ (8002f78 <HAL_GPIO_Init+0x324>)
 8002de4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002de8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dea:	4b63      	ldr	r3, [pc, #396]	@ (8002f78 <HAL_GPIO_Init+0x324>)
 8002dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002df2:	60fb      	str	r3, [r7, #12]
 8002df4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002df6:	4a61      	ldr	r2, [pc, #388]	@ (8002f7c <HAL_GPIO_Init+0x328>)
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	089b      	lsrs	r3, r3, #2
 8002dfc:	3302      	adds	r3, #2
 8002dfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	f003 0303 	and.w	r3, r3, #3
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	220f      	movs	r2, #15
 8002e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e12:	43db      	mvns	r3, r3
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	4013      	ands	r3, r2
 8002e18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a58      	ldr	r2, [pc, #352]	@ (8002f80 <HAL_GPIO_Init+0x32c>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d037      	beq.n	8002e92 <HAL_GPIO_Init+0x23e>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a57      	ldr	r2, [pc, #348]	@ (8002f84 <HAL_GPIO_Init+0x330>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d031      	beq.n	8002e8e <HAL_GPIO_Init+0x23a>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a56      	ldr	r2, [pc, #344]	@ (8002f88 <HAL_GPIO_Init+0x334>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d02b      	beq.n	8002e8a <HAL_GPIO_Init+0x236>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a55      	ldr	r2, [pc, #340]	@ (8002f8c <HAL_GPIO_Init+0x338>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d025      	beq.n	8002e86 <HAL_GPIO_Init+0x232>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a54      	ldr	r2, [pc, #336]	@ (8002f90 <HAL_GPIO_Init+0x33c>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d01f      	beq.n	8002e82 <HAL_GPIO_Init+0x22e>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a53      	ldr	r2, [pc, #332]	@ (8002f94 <HAL_GPIO_Init+0x340>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d019      	beq.n	8002e7e <HAL_GPIO_Init+0x22a>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a52      	ldr	r2, [pc, #328]	@ (8002f98 <HAL_GPIO_Init+0x344>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d013      	beq.n	8002e7a <HAL_GPIO_Init+0x226>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a51      	ldr	r2, [pc, #324]	@ (8002f9c <HAL_GPIO_Init+0x348>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d00d      	beq.n	8002e76 <HAL_GPIO_Init+0x222>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a50      	ldr	r2, [pc, #320]	@ (8002fa0 <HAL_GPIO_Init+0x34c>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d007      	beq.n	8002e72 <HAL_GPIO_Init+0x21e>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a4f      	ldr	r2, [pc, #316]	@ (8002fa4 <HAL_GPIO_Init+0x350>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d101      	bne.n	8002e6e <HAL_GPIO_Init+0x21a>
 8002e6a:	2309      	movs	r3, #9
 8002e6c:	e012      	b.n	8002e94 <HAL_GPIO_Init+0x240>
 8002e6e:	230a      	movs	r3, #10
 8002e70:	e010      	b.n	8002e94 <HAL_GPIO_Init+0x240>
 8002e72:	2308      	movs	r3, #8
 8002e74:	e00e      	b.n	8002e94 <HAL_GPIO_Init+0x240>
 8002e76:	2307      	movs	r3, #7
 8002e78:	e00c      	b.n	8002e94 <HAL_GPIO_Init+0x240>
 8002e7a:	2306      	movs	r3, #6
 8002e7c:	e00a      	b.n	8002e94 <HAL_GPIO_Init+0x240>
 8002e7e:	2305      	movs	r3, #5
 8002e80:	e008      	b.n	8002e94 <HAL_GPIO_Init+0x240>
 8002e82:	2304      	movs	r3, #4
 8002e84:	e006      	b.n	8002e94 <HAL_GPIO_Init+0x240>
 8002e86:	2303      	movs	r3, #3
 8002e88:	e004      	b.n	8002e94 <HAL_GPIO_Init+0x240>
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	e002      	b.n	8002e94 <HAL_GPIO_Init+0x240>
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e000      	b.n	8002e94 <HAL_GPIO_Init+0x240>
 8002e92:	2300      	movs	r3, #0
 8002e94:	69fa      	ldr	r2, [r7, #28]
 8002e96:	f002 0203 	and.w	r2, r2, #3
 8002e9a:	0092      	lsls	r2, r2, #2
 8002e9c:	4093      	lsls	r3, r2
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ea4:	4935      	ldr	r1, [pc, #212]	@ (8002f7c <HAL_GPIO_Init+0x328>)
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	089b      	lsrs	r3, r3, #2
 8002eaa:	3302      	adds	r3, #2
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002eb2:	4b3d      	ldr	r3, [pc, #244]	@ (8002fa8 <HAL_GPIO_Init+0x354>)
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	43db      	mvns	r3, r3
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d003      	beq.n	8002ed6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002ece:	69ba      	ldr	r2, [r7, #24]
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ed6:	4a34      	ldr	r2, [pc, #208]	@ (8002fa8 <HAL_GPIO_Init+0x354>)
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002edc:	4b32      	ldr	r3, [pc, #200]	@ (8002fa8 <HAL_GPIO_Init+0x354>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d003      	beq.n	8002f00 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f00:	4a29      	ldr	r2, [pc, #164]	@ (8002fa8 <HAL_GPIO_Init+0x354>)
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f06:	4b28      	ldr	r3, [pc, #160]	@ (8002fa8 <HAL_GPIO_Init+0x354>)
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	43db      	mvns	r3, r3
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	4013      	ands	r3, r2
 8002f14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002f22:	69ba      	ldr	r2, [r7, #24]
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f2a:	4a1f      	ldr	r2, [pc, #124]	@ (8002fa8 <HAL_GPIO_Init+0x354>)
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f30:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa8 <HAL_GPIO_Init+0x354>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d003      	beq.n	8002f54 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f54:	4a14      	ldr	r2, [pc, #80]	@ (8002fa8 <HAL_GPIO_Init+0x354>)
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	61fb      	str	r3, [r7, #28]
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	2b0f      	cmp	r3, #15
 8002f64:	f67f ae84 	bls.w	8002c70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f68:	bf00      	nop
 8002f6a:	bf00      	nop
 8002f6c:	3724      	adds	r7, #36	@ 0x24
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	40013800 	.word	0x40013800
 8002f80:	40020000 	.word	0x40020000
 8002f84:	40020400 	.word	0x40020400
 8002f88:	40020800 	.word	0x40020800
 8002f8c:	40020c00 	.word	0x40020c00
 8002f90:	40021000 	.word	0x40021000
 8002f94:	40021400 	.word	0x40021400
 8002f98:	40021800 	.word	0x40021800
 8002f9c:	40021c00 	.word	0x40021c00
 8002fa0:	40022000 	.word	0x40022000
 8002fa4:	40022400 	.word	0x40022400
 8002fa8:	40013c00 	.word	0x40013c00

08002fac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b085      	sub	sp, #20
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	691a      	ldr	r2, [r3, #16]
 8002fbc:	887b      	ldrh	r3, [r7, #2]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d002      	beq.n	8002fca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	73fb      	strb	r3, [r7, #15]
 8002fc8:	e001      	b.n	8002fce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	807b      	strh	r3, [r7, #2]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fec:	787b      	ldrb	r3, [r7, #1]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d003      	beq.n	8002ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ff2:	887a      	ldrh	r2, [r7, #2]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ff8:	e003      	b.n	8003002 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ffa:	887b      	ldrh	r3, [r7, #2]
 8002ffc:	041a      	lsls	r2, r3, #16
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	619a      	str	r2, [r3, #24]
}
 8003002:	bf00      	nop
 8003004:	370c      	adds	r7, #12
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
	...

08003010 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003016:	2300      	movs	r3, #0
 8003018:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800301a:	2300      	movs	r3, #0
 800301c:	603b      	str	r3, [r7, #0]
 800301e:	4b20      	ldr	r3, [pc, #128]	@ (80030a0 <HAL_PWREx_EnableOverDrive+0x90>)
 8003020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003022:	4a1f      	ldr	r2, [pc, #124]	@ (80030a0 <HAL_PWREx_EnableOverDrive+0x90>)
 8003024:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003028:	6413      	str	r3, [r2, #64]	@ 0x40
 800302a:	4b1d      	ldr	r3, [pc, #116]	@ (80030a0 <HAL_PWREx_EnableOverDrive+0x90>)
 800302c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003032:	603b      	str	r3, [r7, #0]
 8003034:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003036:	4b1b      	ldr	r3, [pc, #108]	@ (80030a4 <HAL_PWREx_EnableOverDrive+0x94>)
 8003038:	2201      	movs	r2, #1
 800303a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800303c:	f7ff fcc8 	bl	80029d0 <HAL_GetTick>
 8003040:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003042:	e009      	b.n	8003058 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003044:	f7ff fcc4 	bl	80029d0 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003052:	d901      	bls.n	8003058 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e01f      	b.n	8003098 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003058:	4b13      	ldr	r3, [pc, #76]	@ (80030a8 <HAL_PWREx_EnableOverDrive+0x98>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003060:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003064:	d1ee      	bne.n	8003044 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003066:	4b11      	ldr	r3, [pc, #68]	@ (80030ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003068:	2201      	movs	r2, #1
 800306a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800306c:	f7ff fcb0 	bl	80029d0 <HAL_GetTick>
 8003070:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003072:	e009      	b.n	8003088 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003074:	f7ff fcac 	bl	80029d0 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003082:	d901      	bls.n	8003088 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e007      	b.n	8003098 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003088:	4b07      	ldr	r3, [pc, #28]	@ (80030a8 <HAL_PWREx_EnableOverDrive+0x98>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003090:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003094:	d1ee      	bne.n	8003074 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3708      	adds	r7, #8
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40023800 	.word	0x40023800
 80030a4:	420e0040 	.word	0x420e0040
 80030a8:	40007000 	.word	0x40007000
 80030ac:	420e0044 	.word	0x420e0044

080030b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b086      	sub	sp, #24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e267      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d075      	beq.n	80031ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030ce:	4b88      	ldr	r3, [pc, #544]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f003 030c 	and.w	r3, r3, #12
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	d00c      	beq.n	80030f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030da:	4b85      	ldr	r3, [pc, #532]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030e2:	2b08      	cmp	r3, #8
 80030e4:	d112      	bne.n	800310c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030e6:	4b82      	ldr	r3, [pc, #520]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030f2:	d10b      	bne.n	800310c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030f4:	4b7e      	ldr	r3, [pc, #504]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d05b      	beq.n	80031b8 <HAL_RCC_OscConfig+0x108>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d157      	bne.n	80031b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e242      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003114:	d106      	bne.n	8003124 <HAL_RCC_OscConfig+0x74>
 8003116:	4b76      	ldr	r3, [pc, #472]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a75      	ldr	r2, [pc, #468]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800311c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	e01d      	b.n	8003160 <HAL_RCC_OscConfig+0xb0>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800312c:	d10c      	bne.n	8003148 <HAL_RCC_OscConfig+0x98>
 800312e:	4b70      	ldr	r3, [pc, #448]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a6f      	ldr	r2, [pc, #444]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003134:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003138:	6013      	str	r3, [r2, #0]
 800313a:	4b6d      	ldr	r3, [pc, #436]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a6c      	ldr	r2, [pc, #432]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003140:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	e00b      	b.n	8003160 <HAL_RCC_OscConfig+0xb0>
 8003148:	4b69      	ldr	r3, [pc, #420]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a68      	ldr	r2, [pc, #416]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800314e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003152:	6013      	str	r3, [r2, #0]
 8003154:	4b66      	ldr	r3, [pc, #408]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a65      	ldr	r2, [pc, #404]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800315a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800315e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d013      	beq.n	8003190 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003168:	f7ff fc32 	bl	80029d0 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003170:	f7ff fc2e 	bl	80029d0 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b64      	cmp	r3, #100	@ 0x64
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e207      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003182:	4b5b      	ldr	r3, [pc, #364]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0f0      	beq.n	8003170 <HAL_RCC_OscConfig+0xc0>
 800318e:	e014      	b.n	80031ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003190:	f7ff fc1e 	bl	80029d0 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003198:	f7ff fc1a 	bl	80029d0 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b64      	cmp	r3, #100	@ 0x64
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e1f3      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031aa:	4b51      	ldr	r3, [pc, #324]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f0      	bne.n	8003198 <HAL_RCC_OscConfig+0xe8>
 80031b6:	e000      	b.n	80031ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d063      	beq.n	800328e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031c6:	4b4a      	ldr	r3, [pc, #296]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f003 030c 	and.w	r3, r3, #12
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00b      	beq.n	80031ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031d2:	4b47      	ldr	r3, [pc, #284]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031da:	2b08      	cmp	r3, #8
 80031dc:	d11c      	bne.n	8003218 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031de:	4b44      	ldr	r3, [pc, #272]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d116      	bne.n	8003218 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ea:	4b41      	ldr	r3, [pc, #260]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d005      	beq.n	8003202 <HAL_RCC_OscConfig+0x152>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d001      	beq.n	8003202 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e1c7      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003202:	4b3b      	ldr	r3, [pc, #236]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	4937      	ldr	r1, [pc, #220]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003212:	4313      	orrs	r3, r2
 8003214:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003216:	e03a      	b.n	800328e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d020      	beq.n	8003262 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003220:	4b34      	ldr	r3, [pc, #208]	@ (80032f4 <HAL_RCC_OscConfig+0x244>)
 8003222:	2201      	movs	r2, #1
 8003224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003226:	f7ff fbd3 	bl	80029d0 <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800322e:	f7ff fbcf 	bl	80029d0 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e1a8      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003240:	4b2b      	ldr	r3, [pc, #172]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0f0      	beq.n	800322e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324c:	4b28      	ldr	r3, [pc, #160]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	00db      	lsls	r3, r3, #3
 800325a:	4925      	ldr	r1, [pc, #148]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800325c:	4313      	orrs	r3, r2
 800325e:	600b      	str	r3, [r1, #0]
 8003260:	e015      	b.n	800328e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003262:	4b24      	ldr	r3, [pc, #144]	@ (80032f4 <HAL_RCC_OscConfig+0x244>)
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003268:	f7ff fbb2 	bl	80029d0 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003270:	f7ff fbae 	bl	80029d0 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e187      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003282:	4b1b      	ldr	r3, [pc, #108]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1f0      	bne.n	8003270 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0308 	and.w	r3, r3, #8
 8003296:	2b00      	cmp	r3, #0
 8003298:	d036      	beq.n	8003308 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d016      	beq.n	80032d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032a2:	4b15      	ldr	r3, [pc, #84]	@ (80032f8 <HAL_RCC_OscConfig+0x248>)
 80032a4:	2201      	movs	r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032a8:	f7ff fb92 	bl	80029d0 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032b0:	f7ff fb8e 	bl	80029d0 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e167      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032c2:	4b0b      	ldr	r3, [pc, #44]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80032c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d0f0      	beq.n	80032b0 <HAL_RCC_OscConfig+0x200>
 80032ce:	e01b      	b.n	8003308 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032d0:	4b09      	ldr	r3, [pc, #36]	@ (80032f8 <HAL_RCC_OscConfig+0x248>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d6:	f7ff fb7b 	bl	80029d0 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032dc:	e00e      	b.n	80032fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032de:	f7ff fb77 	bl	80029d0 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d907      	bls.n	80032fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e150      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
 80032f0:	40023800 	.word	0x40023800
 80032f4:	42470000 	.word	0x42470000
 80032f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032fc:	4b88      	ldr	r3, [pc, #544]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80032fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d1ea      	bne.n	80032de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 8097 	beq.w	8003444 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003316:	2300      	movs	r3, #0
 8003318:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800331a:	4b81      	ldr	r3, [pc, #516]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 800331c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10f      	bne.n	8003346 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003326:	2300      	movs	r3, #0
 8003328:	60bb      	str	r3, [r7, #8]
 800332a:	4b7d      	ldr	r3, [pc, #500]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 800332c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332e:	4a7c      	ldr	r2, [pc, #496]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003334:	6413      	str	r3, [r2, #64]	@ 0x40
 8003336:	4b7a      	ldr	r3, [pc, #488]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800333e:	60bb      	str	r3, [r7, #8]
 8003340:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003342:	2301      	movs	r3, #1
 8003344:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003346:	4b77      	ldr	r3, [pc, #476]	@ (8003524 <HAL_RCC_OscConfig+0x474>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800334e:	2b00      	cmp	r3, #0
 8003350:	d118      	bne.n	8003384 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003352:	4b74      	ldr	r3, [pc, #464]	@ (8003524 <HAL_RCC_OscConfig+0x474>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a73      	ldr	r2, [pc, #460]	@ (8003524 <HAL_RCC_OscConfig+0x474>)
 8003358:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800335c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800335e:	f7ff fb37 	bl	80029d0 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003366:	f7ff fb33 	bl	80029d0 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e10c      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003378:	4b6a      	ldr	r3, [pc, #424]	@ (8003524 <HAL_RCC_OscConfig+0x474>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d106      	bne.n	800339a <HAL_RCC_OscConfig+0x2ea>
 800338c:	4b64      	ldr	r3, [pc, #400]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 800338e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003390:	4a63      	ldr	r2, [pc, #396]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003392:	f043 0301 	orr.w	r3, r3, #1
 8003396:	6713      	str	r3, [r2, #112]	@ 0x70
 8003398:	e01c      	b.n	80033d4 <HAL_RCC_OscConfig+0x324>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	2b05      	cmp	r3, #5
 80033a0:	d10c      	bne.n	80033bc <HAL_RCC_OscConfig+0x30c>
 80033a2:	4b5f      	ldr	r3, [pc, #380]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a6:	4a5e      	ldr	r2, [pc, #376]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033a8:	f043 0304 	orr.w	r3, r3, #4
 80033ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ae:	4b5c      	ldr	r3, [pc, #368]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033b2:	4a5b      	ldr	r2, [pc, #364]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033b4:	f043 0301 	orr.w	r3, r3, #1
 80033b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ba:	e00b      	b.n	80033d4 <HAL_RCC_OscConfig+0x324>
 80033bc:	4b58      	ldr	r3, [pc, #352]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c0:	4a57      	ldr	r2, [pc, #348]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033c2:	f023 0301 	bic.w	r3, r3, #1
 80033c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80033c8:	4b55      	ldr	r3, [pc, #340]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033cc:	4a54      	ldr	r2, [pc, #336]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033ce:	f023 0304 	bic.w	r3, r3, #4
 80033d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d015      	beq.n	8003408 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033dc:	f7ff faf8 	bl	80029d0 <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033e2:	e00a      	b.n	80033fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033e4:	f7ff faf4 	bl	80029d0 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e0cb      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033fa:	4b49      	ldr	r3, [pc, #292]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0ee      	beq.n	80033e4 <HAL_RCC_OscConfig+0x334>
 8003406:	e014      	b.n	8003432 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003408:	f7ff fae2 	bl	80029d0 <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800340e:	e00a      	b.n	8003426 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003410:	f7ff fade 	bl	80029d0 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800341e:	4293      	cmp	r3, r2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e0b5      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003426:	4b3e      	ldr	r3, [pc, #248]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1ee      	bne.n	8003410 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003432:	7dfb      	ldrb	r3, [r7, #23]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d105      	bne.n	8003444 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003438:	4b39      	ldr	r3, [pc, #228]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 800343a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343c:	4a38      	ldr	r2, [pc, #224]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 800343e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003442:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	699b      	ldr	r3, [r3, #24]
 8003448:	2b00      	cmp	r3, #0
 800344a:	f000 80a1 	beq.w	8003590 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800344e:	4b34      	ldr	r3, [pc, #208]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f003 030c 	and.w	r3, r3, #12
 8003456:	2b08      	cmp	r3, #8
 8003458:	d05c      	beq.n	8003514 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	2b02      	cmp	r3, #2
 8003460:	d141      	bne.n	80034e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003462:	4b31      	ldr	r3, [pc, #196]	@ (8003528 <HAL_RCC_OscConfig+0x478>)
 8003464:	2200      	movs	r2, #0
 8003466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003468:	f7ff fab2 	bl	80029d0 <HAL_GetTick>
 800346c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800346e:	e008      	b.n	8003482 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003470:	f7ff faae 	bl	80029d0 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b02      	cmp	r3, #2
 800347c:	d901      	bls.n	8003482 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e087      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003482:	4b27      	ldr	r3, [pc, #156]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1f0      	bne.n	8003470 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69da      	ldr	r2, [r3, #28]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	431a      	orrs	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349c:	019b      	lsls	r3, r3, #6
 800349e:	431a      	orrs	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a4:	085b      	lsrs	r3, r3, #1
 80034a6:	3b01      	subs	r3, #1
 80034a8:	041b      	lsls	r3, r3, #16
 80034aa:	431a      	orrs	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b0:	061b      	lsls	r3, r3, #24
 80034b2:	491b      	ldr	r1, [pc, #108]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003528 <HAL_RCC_OscConfig+0x478>)
 80034ba:	2201      	movs	r2, #1
 80034bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034be:	f7ff fa87 	bl	80029d0 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034c4:	e008      	b.n	80034d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034c6:	f7ff fa83 	bl	80029d0 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d901      	bls.n	80034d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e05c      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d8:	4b11      	ldr	r3, [pc, #68]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d0f0      	beq.n	80034c6 <HAL_RCC_OscConfig+0x416>
 80034e4:	e054      	b.n	8003590 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034e6:	4b10      	ldr	r3, [pc, #64]	@ (8003528 <HAL_RCC_OscConfig+0x478>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ec:	f7ff fa70 	bl	80029d0 <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034f2:	e008      	b.n	8003506 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f4:	f7ff fa6c 	bl	80029d0 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e045      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003506:	4b06      	ldr	r3, [pc, #24]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1f0      	bne.n	80034f4 <HAL_RCC_OscConfig+0x444>
 8003512:	e03d      	b.n	8003590 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d107      	bne.n	800352c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e038      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
 8003520:	40023800 	.word	0x40023800
 8003524:	40007000 	.word	0x40007000
 8003528:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800352c:	4b1b      	ldr	r3, [pc, #108]	@ (800359c <HAL_RCC_OscConfig+0x4ec>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d028      	beq.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003544:	429a      	cmp	r2, r3
 8003546:	d121      	bne.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003552:	429a      	cmp	r2, r3
 8003554:	d11a      	bne.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800355c:	4013      	ands	r3, r2
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003562:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003564:	4293      	cmp	r3, r2
 8003566:	d111      	bne.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003572:	085b      	lsrs	r3, r3, #1
 8003574:	3b01      	subs	r3, #1
 8003576:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003578:	429a      	cmp	r2, r3
 800357a:	d107      	bne.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003586:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003588:	429a      	cmp	r2, r3
 800358a:	d001      	beq.n	8003590 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e000      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3718      	adds	r7, #24
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	40023800 	.word	0x40023800

080035a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d101      	bne.n	80035b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e0cc      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035b4:	4b68      	ldr	r3, [pc, #416]	@ (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 030f 	and.w	r3, r3, #15
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d90c      	bls.n	80035dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c2:	4b65      	ldr	r3, [pc, #404]	@ (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	b2d2      	uxtb	r2, r2
 80035c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ca:	4b63      	ldr	r3, [pc, #396]	@ (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 030f 	and.w	r3, r3, #15
 80035d2:	683a      	ldr	r2, [r7, #0]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d001      	beq.n	80035dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e0b8      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d020      	beq.n	800362a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d005      	beq.n	8003600 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035f4:	4b59      	ldr	r3, [pc, #356]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	4a58      	ldr	r2, [pc, #352]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 80035fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80035fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0308 	and.w	r3, r3, #8
 8003608:	2b00      	cmp	r3, #0
 800360a:	d005      	beq.n	8003618 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800360c:	4b53      	ldr	r3, [pc, #332]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	4a52      	ldr	r2, [pc, #328]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003612:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003616:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003618:	4b50      	ldr	r3, [pc, #320]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	494d      	ldr	r1, [pc, #308]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003626:	4313      	orrs	r3, r2
 8003628:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b00      	cmp	r3, #0
 8003634:	d044      	beq.n	80036c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d107      	bne.n	800364e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800363e:	4b47      	ldr	r3, [pc, #284]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d119      	bne.n	800367e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e07f      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	2b02      	cmp	r3, #2
 8003654:	d003      	beq.n	800365e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800365a:	2b03      	cmp	r3, #3
 800365c:	d107      	bne.n	800366e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800365e:	4b3f      	ldr	r3, [pc, #252]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d109      	bne.n	800367e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e06f      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800366e:	4b3b      	ldr	r3, [pc, #236]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e067      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800367e:	4b37      	ldr	r3, [pc, #220]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f023 0203 	bic.w	r2, r3, #3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	4934      	ldr	r1, [pc, #208]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 800368c:	4313      	orrs	r3, r2
 800368e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003690:	f7ff f99e 	bl	80029d0 <HAL_GetTick>
 8003694:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003696:	e00a      	b.n	80036ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003698:	f7ff f99a 	bl	80029d0 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e04f      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ae:	4b2b      	ldr	r3, [pc, #172]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f003 020c 	and.w	r2, r3, #12
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	429a      	cmp	r2, r3
 80036be:	d1eb      	bne.n	8003698 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036c0:	4b25      	ldr	r3, [pc, #148]	@ (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 030f 	and.w	r3, r3, #15
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d20c      	bcs.n	80036e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ce:	4b22      	ldr	r3, [pc, #136]	@ (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	b2d2      	uxtb	r2, r2
 80036d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036d6:	4b20      	ldr	r3, [pc, #128]	@ (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 030f 	and.w	r3, r3, #15
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d001      	beq.n	80036e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e032      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d008      	beq.n	8003706 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036f4:	4b19      	ldr	r3, [pc, #100]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	4916      	ldr	r1, [pc, #88]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003702:	4313      	orrs	r3, r2
 8003704:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b00      	cmp	r3, #0
 8003710:	d009      	beq.n	8003726 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003712:	4b12      	ldr	r3, [pc, #72]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	490e      	ldr	r1, [pc, #56]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003722:	4313      	orrs	r3, r2
 8003724:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003726:	f000 f821 	bl	800376c <HAL_RCC_GetSysClockFreq>
 800372a:	4602      	mov	r2, r0
 800372c:	4b0b      	ldr	r3, [pc, #44]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	091b      	lsrs	r3, r3, #4
 8003732:	f003 030f 	and.w	r3, r3, #15
 8003736:	490a      	ldr	r1, [pc, #40]	@ (8003760 <HAL_RCC_ClockConfig+0x1c0>)
 8003738:	5ccb      	ldrb	r3, [r1, r3]
 800373a:	fa22 f303 	lsr.w	r3, r2, r3
 800373e:	4a09      	ldr	r2, [pc, #36]	@ (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003740:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003742:	4b09      	ldr	r3, [pc, #36]	@ (8003768 <HAL_RCC_ClockConfig+0x1c8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4618      	mov	r0, r3
 8003748:	f7ff f8fe 	bl	8002948 <HAL_InitTick>

  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40023c00 	.word	0x40023c00
 800375c:	40023800 	.word	0x40023800
 8003760:	08009c94 	.word	0x08009c94
 8003764:	2000000c 	.word	0x2000000c
 8003768:	20000010 	.word	0x20000010

0800376c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800376c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003770:	b094      	sub	sp, #80	@ 0x50
 8003772:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003774:	2300      	movs	r3, #0
 8003776:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003778:	2300      	movs	r3, #0
 800377a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800377c:	2300      	movs	r3, #0
 800377e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003780:	2300      	movs	r3, #0
 8003782:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003784:	4b79      	ldr	r3, [pc, #484]	@ (800396c <HAL_RCC_GetSysClockFreq+0x200>)
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f003 030c 	and.w	r3, r3, #12
 800378c:	2b08      	cmp	r3, #8
 800378e:	d00d      	beq.n	80037ac <HAL_RCC_GetSysClockFreq+0x40>
 8003790:	2b08      	cmp	r3, #8
 8003792:	f200 80e1 	bhi.w	8003958 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003796:	2b00      	cmp	r3, #0
 8003798:	d002      	beq.n	80037a0 <HAL_RCC_GetSysClockFreq+0x34>
 800379a:	2b04      	cmp	r3, #4
 800379c:	d003      	beq.n	80037a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800379e:	e0db      	b.n	8003958 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037a0:	4b73      	ldr	r3, [pc, #460]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x204>)
 80037a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037a4:	e0db      	b.n	800395e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037a6:	4b73      	ldr	r3, [pc, #460]	@ (8003974 <HAL_RCC_GetSysClockFreq+0x208>)
 80037a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037aa:	e0d8      	b.n	800395e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037ac:	4b6f      	ldr	r3, [pc, #444]	@ (800396c <HAL_RCC_GetSysClockFreq+0x200>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037b4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037b6:	4b6d      	ldr	r3, [pc, #436]	@ (800396c <HAL_RCC_GetSysClockFreq+0x200>)
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d063      	beq.n	800388a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037c2:	4b6a      	ldr	r3, [pc, #424]	@ (800396c <HAL_RCC_GetSysClockFreq+0x200>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	099b      	lsrs	r3, r3, #6
 80037c8:	2200      	movs	r2, #0
 80037ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80037ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80037d6:	2300      	movs	r3, #0
 80037d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80037da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80037de:	4622      	mov	r2, r4
 80037e0:	462b      	mov	r3, r5
 80037e2:	f04f 0000 	mov.w	r0, #0
 80037e6:	f04f 0100 	mov.w	r1, #0
 80037ea:	0159      	lsls	r1, r3, #5
 80037ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037f0:	0150      	lsls	r0, r2, #5
 80037f2:	4602      	mov	r2, r0
 80037f4:	460b      	mov	r3, r1
 80037f6:	4621      	mov	r1, r4
 80037f8:	1a51      	subs	r1, r2, r1
 80037fa:	6139      	str	r1, [r7, #16]
 80037fc:	4629      	mov	r1, r5
 80037fe:	eb63 0301 	sbc.w	r3, r3, r1
 8003802:	617b      	str	r3, [r7, #20]
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	f04f 0300 	mov.w	r3, #0
 800380c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003810:	4659      	mov	r1, fp
 8003812:	018b      	lsls	r3, r1, #6
 8003814:	4651      	mov	r1, sl
 8003816:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800381a:	4651      	mov	r1, sl
 800381c:	018a      	lsls	r2, r1, #6
 800381e:	4651      	mov	r1, sl
 8003820:	ebb2 0801 	subs.w	r8, r2, r1
 8003824:	4659      	mov	r1, fp
 8003826:	eb63 0901 	sbc.w	r9, r3, r1
 800382a:	f04f 0200 	mov.w	r2, #0
 800382e:	f04f 0300 	mov.w	r3, #0
 8003832:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003836:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800383a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800383e:	4690      	mov	r8, r2
 8003840:	4699      	mov	r9, r3
 8003842:	4623      	mov	r3, r4
 8003844:	eb18 0303 	adds.w	r3, r8, r3
 8003848:	60bb      	str	r3, [r7, #8]
 800384a:	462b      	mov	r3, r5
 800384c:	eb49 0303 	adc.w	r3, r9, r3
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	f04f 0200 	mov.w	r2, #0
 8003856:	f04f 0300 	mov.w	r3, #0
 800385a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800385e:	4629      	mov	r1, r5
 8003860:	024b      	lsls	r3, r1, #9
 8003862:	4621      	mov	r1, r4
 8003864:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003868:	4621      	mov	r1, r4
 800386a:	024a      	lsls	r2, r1, #9
 800386c:	4610      	mov	r0, r2
 800386e:	4619      	mov	r1, r3
 8003870:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003872:	2200      	movs	r2, #0
 8003874:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003876:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003878:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800387c:	f7fd fa14 	bl	8000ca8 <__aeabi_uldivmod>
 8003880:	4602      	mov	r2, r0
 8003882:	460b      	mov	r3, r1
 8003884:	4613      	mov	r3, r2
 8003886:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003888:	e058      	b.n	800393c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800388a:	4b38      	ldr	r3, [pc, #224]	@ (800396c <HAL_RCC_GetSysClockFreq+0x200>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	099b      	lsrs	r3, r3, #6
 8003890:	2200      	movs	r2, #0
 8003892:	4618      	mov	r0, r3
 8003894:	4611      	mov	r1, r2
 8003896:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800389a:	623b      	str	r3, [r7, #32]
 800389c:	2300      	movs	r3, #0
 800389e:	627b      	str	r3, [r7, #36]	@ 0x24
 80038a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038a4:	4642      	mov	r2, r8
 80038a6:	464b      	mov	r3, r9
 80038a8:	f04f 0000 	mov.w	r0, #0
 80038ac:	f04f 0100 	mov.w	r1, #0
 80038b0:	0159      	lsls	r1, r3, #5
 80038b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038b6:	0150      	lsls	r0, r2, #5
 80038b8:	4602      	mov	r2, r0
 80038ba:	460b      	mov	r3, r1
 80038bc:	4641      	mov	r1, r8
 80038be:	ebb2 0a01 	subs.w	sl, r2, r1
 80038c2:	4649      	mov	r1, r9
 80038c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80038c8:	f04f 0200 	mov.w	r2, #0
 80038cc:	f04f 0300 	mov.w	r3, #0
 80038d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80038d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80038d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80038dc:	ebb2 040a 	subs.w	r4, r2, sl
 80038e0:	eb63 050b 	sbc.w	r5, r3, fp
 80038e4:	f04f 0200 	mov.w	r2, #0
 80038e8:	f04f 0300 	mov.w	r3, #0
 80038ec:	00eb      	lsls	r3, r5, #3
 80038ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038f2:	00e2      	lsls	r2, r4, #3
 80038f4:	4614      	mov	r4, r2
 80038f6:	461d      	mov	r5, r3
 80038f8:	4643      	mov	r3, r8
 80038fa:	18e3      	adds	r3, r4, r3
 80038fc:	603b      	str	r3, [r7, #0]
 80038fe:	464b      	mov	r3, r9
 8003900:	eb45 0303 	adc.w	r3, r5, r3
 8003904:	607b      	str	r3, [r7, #4]
 8003906:	f04f 0200 	mov.w	r2, #0
 800390a:	f04f 0300 	mov.w	r3, #0
 800390e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003912:	4629      	mov	r1, r5
 8003914:	028b      	lsls	r3, r1, #10
 8003916:	4621      	mov	r1, r4
 8003918:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800391c:	4621      	mov	r1, r4
 800391e:	028a      	lsls	r2, r1, #10
 8003920:	4610      	mov	r0, r2
 8003922:	4619      	mov	r1, r3
 8003924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003926:	2200      	movs	r2, #0
 8003928:	61bb      	str	r3, [r7, #24]
 800392a:	61fa      	str	r2, [r7, #28]
 800392c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003930:	f7fd f9ba 	bl	8000ca8 <__aeabi_uldivmod>
 8003934:	4602      	mov	r2, r0
 8003936:	460b      	mov	r3, r1
 8003938:	4613      	mov	r3, r2
 800393a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800393c:	4b0b      	ldr	r3, [pc, #44]	@ (800396c <HAL_RCC_GetSysClockFreq+0x200>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	0c1b      	lsrs	r3, r3, #16
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	3301      	adds	r3, #1
 8003948:	005b      	lsls	r3, r3, #1
 800394a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800394c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800394e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003950:	fbb2 f3f3 	udiv	r3, r2, r3
 8003954:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003956:	e002      	b.n	800395e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003958:	4b05      	ldr	r3, [pc, #20]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x204>)
 800395a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800395c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800395e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003960:	4618      	mov	r0, r3
 8003962:	3750      	adds	r7, #80	@ 0x50
 8003964:	46bd      	mov	sp, r7
 8003966:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800396a:	bf00      	nop
 800396c:	40023800 	.word	0x40023800
 8003970:	00f42400 	.word	0x00f42400
 8003974:	007a1200 	.word	0x007a1200

08003978 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800397c:	4b03      	ldr	r3, [pc, #12]	@ (800398c <HAL_RCC_GetHCLKFreq+0x14>)
 800397e:	681b      	ldr	r3, [r3, #0]
}
 8003980:	4618      	mov	r0, r3
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	2000000c 	.word	0x2000000c

08003990 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003994:	f7ff fff0 	bl	8003978 <HAL_RCC_GetHCLKFreq>
 8003998:	4602      	mov	r2, r0
 800399a:	4b05      	ldr	r3, [pc, #20]	@ (80039b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	0a9b      	lsrs	r3, r3, #10
 80039a0:	f003 0307 	and.w	r3, r3, #7
 80039a4:	4903      	ldr	r1, [pc, #12]	@ (80039b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039a6:	5ccb      	ldrb	r3, [r1, r3]
 80039a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	40023800 	.word	0x40023800
 80039b4:	08009ca4 	.word	0x08009ca4

080039b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039bc:	f7ff ffdc 	bl	8003978 <HAL_RCC_GetHCLKFreq>
 80039c0:	4602      	mov	r2, r0
 80039c2:	4b05      	ldr	r3, [pc, #20]	@ (80039d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	0b5b      	lsrs	r3, r3, #13
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	4903      	ldr	r1, [pc, #12]	@ (80039dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80039ce:	5ccb      	ldrb	r3, [r1, r3]
 80039d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	40023800 	.word	0x40023800
 80039dc:	08009ca4 	.word	0x08009ca4

080039e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e07b      	b.n	8003aea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d108      	bne.n	8003a0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a02:	d009      	beq.n	8003a18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	61da      	str	r2, [r3, #28]
 8003a0a:	e005      	b.n	8003a18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d106      	bne.n	8003a38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f7fe fa9c 	bl	8001f70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a4e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003a60:	431a      	orrs	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a6a:	431a      	orrs	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	431a      	orrs	r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a88:	431a      	orrs	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a92:	431a      	orrs	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a1b      	ldr	r3, [r3, #32]
 8003a98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a9c:	ea42 0103 	orr.w	r1, r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	699b      	ldr	r3, [r3, #24]
 8003ab4:	0c1b      	lsrs	r3, r3, #16
 8003ab6:	f003 0104 	and.w	r1, r3, #4
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003abe:	f003 0210 	and.w	r2, r3, #16
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	69da      	ldr	r2, [r3, #28]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ad8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}

08003af2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003af2:	b580      	push	{r7, lr}
 8003af4:	b088      	sub	sp, #32
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	60f8      	str	r0, [r7, #12]
 8003afa:	60b9      	str	r1, [r7, #8]
 8003afc:	603b      	str	r3, [r7, #0]
 8003afe:	4613      	mov	r3, r2
 8003b00:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b02:	f7fe ff65 	bl	80029d0 <HAL_GetTick>
 8003b06:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003b08:	88fb      	ldrh	r3, [r7, #6]
 8003b0a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d001      	beq.n	8003b1c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003b18:	2302      	movs	r3, #2
 8003b1a:	e12a      	b.n	8003d72 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d002      	beq.n	8003b28 <HAL_SPI_Transmit+0x36>
 8003b22:	88fb      	ldrh	r3, [r7, #6]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d101      	bne.n	8003b2c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e122      	b.n	8003d72 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d101      	bne.n	8003b3a <HAL_SPI_Transmit+0x48>
 8003b36:	2302      	movs	r3, #2
 8003b38:	e11b      	b.n	8003d72 <HAL_SPI_Transmit+0x280>
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2203      	movs	r2, #3
 8003b46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	88fa      	ldrh	r2, [r7, #6]
 8003b5a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	88fa      	ldrh	r2, [r7, #6]
 8003b60:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b88:	d10f      	bne.n	8003baa <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b98:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ba8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bb4:	2b40      	cmp	r3, #64	@ 0x40
 8003bb6:	d007      	beq.n	8003bc8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003bc6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bd0:	d152      	bne.n	8003c78 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d002      	beq.n	8003be0 <HAL_SPI_Transmit+0xee>
 8003bda:	8b7b      	ldrh	r3, [r7, #26]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d145      	bne.n	8003c6c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be4:	881a      	ldrh	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf0:	1c9a      	adds	r2, r3, #2
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	b29a      	uxth	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c04:	e032      	b.n	8003c6c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d112      	bne.n	8003c3a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c18:	881a      	ldrh	r2, [r3, #0]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c24:	1c9a      	adds	r2, r3, #2
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	3b01      	subs	r3, #1
 8003c32:	b29a      	uxth	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003c38:	e018      	b.n	8003c6c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c3a:	f7fe fec9 	bl	80029d0 <HAL_GetTick>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	683a      	ldr	r2, [r7, #0]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d803      	bhi.n	8003c52 <HAL_SPI_Transmit+0x160>
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c50:	d102      	bne.n	8003c58 <HAL_SPI_Transmit+0x166>
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d109      	bne.n	8003c6c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e082      	b.n	8003d72 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1c7      	bne.n	8003c06 <HAL_SPI_Transmit+0x114>
 8003c76:	e053      	b.n	8003d20 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d002      	beq.n	8003c86 <HAL_SPI_Transmit+0x194>
 8003c80:	8b7b      	ldrh	r3, [r7, #26]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d147      	bne.n	8003d16 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	330c      	adds	r3, #12
 8003c90:	7812      	ldrb	r2, [r2, #0]
 8003c92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c98:	1c5a      	adds	r2, r3, #1
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	b29a      	uxth	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003cac:	e033      	b.n	8003d16 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f003 0302 	and.w	r3, r3, #2
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d113      	bne.n	8003ce4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	330c      	adds	r3, #12
 8003cc6:	7812      	ldrb	r2, [r2, #0]
 8003cc8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cce:	1c5a      	adds	r2, r3, #1
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	b29a      	uxth	r2, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003ce2:	e018      	b.n	8003d16 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ce4:	f7fe fe74 	bl	80029d0 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	683a      	ldr	r2, [r7, #0]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d803      	bhi.n	8003cfc <HAL_SPI_Transmit+0x20a>
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cfa:	d102      	bne.n	8003d02 <HAL_SPI_Transmit+0x210>
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d109      	bne.n	8003d16 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e02d      	b.n	8003d72 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d1c6      	bne.n	8003cae <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d20:	69fa      	ldr	r2, [r7, #28]
 8003d22:	6839      	ldr	r1, [r7, #0]
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f000 fbe7 	bl	80044f8 <SPI_EndRxTxTransaction>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d002      	beq.n	8003d36 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2220      	movs	r2, #32
 8003d34:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10a      	bne.n	8003d54 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d3e:	2300      	movs	r3, #0
 8003d40:	617b      	str	r3, [r7, #20]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	617b      	str	r3, [r7, #20]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	617b      	str	r3, [r7, #20]
 8003d52:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e000      	b.n	8003d72 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003d70:	2300      	movs	r3, #0
  }
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3720      	adds	r7, #32
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}

08003d7a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b088      	sub	sp, #32
 8003d7e:	af02      	add	r7, sp, #8
 8003d80:	60f8      	str	r0, [r7, #12]
 8003d82:	60b9      	str	r1, [r7, #8]
 8003d84:	603b      	str	r3, [r7, #0]
 8003d86:	4613      	mov	r3, r2
 8003d88:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d001      	beq.n	8003d9a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003d96:	2302      	movs	r3, #2
 8003d98:	e104      	b.n	8003fa4 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d002      	beq.n	8003da6 <HAL_SPI_Receive+0x2c>
 8003da0:	88fb      	ldrh	r3, [r7, #6]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e0fc      	b.n	8003fa4 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003db2:	d112      	bne.n	8003dda <HAL_SPI_Receive+0x60>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d10e      	bne.n	8003dda <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2204      	movs	r2, #4
 8003dc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003dc4:	88fa      	ldrh	r2, [r7, #6]
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	9300      	str	r3, [sp, #0]
 8003dca:	4613      	mov	r3, r2
 8003dcc:	68ba      	ldr	r2, [r7, #8]
 8003dce:	68b9      	ldr	r1, [r7, #8]
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	f000 f8eb 	bl	8003fac <HAL_SPI_TransmitReceive>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	e0e4      	b.n	8003fa4 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003dda:	f7fe fdf9 	bl	80029d0 <HAL_GetTick>
 8003dde:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d101      	bne.n	8003dee <HAL_SPI_Receive+0x74>
 8003dea:	2302      	movs	r3, #2
 8003dec:	e0da      	b.n	8003fa4 <HAL_SPI_Receive+0x22a>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2204      	movs	r2, #4
 8003dfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	88fa      	ldrh	r2, [r7, #6]
 8003e0e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	88fa      	ldrh	r2, [r7, #6]
 8003e14:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2200      	movs	r2, #0
 8003e26:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e3c:	d10f      	bne.n	8003e5e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003e5c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e68:	2b40      	cmp	r3, #64	@ 0x40
 8003e6a:	d007      	beq.n	8003e7c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e7a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d170      	bne.n	8003f66 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003e84:	e035      	b.n	8003ef2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f003 0301 	and.w	r3, r3, #1
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d115      	bne.n	8003ec0 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f103 020c 	add.w	r2, r3, #12
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea0:	7812      	ldrb	r2, [r2, #0]
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eaa:	1c5a      	adds	r2, r3, #1
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ebe:	e018      	b.n	8003ef2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ec0:	f7fe fd86 	bl	80029d0 <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d803      	bhi.n	8003ed8 <HAL_SPI_Receive+0x15e>
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed6:	d102      	bne.n	8003ede <HAL_SPI_Receive+0x164>
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d109      	bne.n	8003ef2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e058      	b.n	8003fa4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d1c4      	bne.n	8003e86 <HAL_SPI_Receive+0x10c>
 8003efc:	e038      	b.n	8003f70 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d113      	bne.n	8003f34 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	68da      	ldr	r2, [r3, #12]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f16:	b292      	uxth	r2, r2
 8003f18:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f1e:	1c9a      	adds	r2, r3, #2
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f32:	e018      	b.n	8003f66 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f34:	f7fe fd4c 	bl	80029d0 <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d803      	bhi.n	8003f4c <HAL_SPI_Receive+0x1d2>
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f4a:	d102      	bne.n	8003f52 <HAL_SPI_Receive+0x1d8>
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d109      	bne.n	8003f66 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e01e      	b.n	8003fa4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1c6      	bne.n	8003efe <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	6839      	ldr	r1, [r7, #0]
 8003f74:	68f8      	ldr	r0, [r7, #12]
 8003f76:	f000 fa59 	bl	800442c <SPI_EndRxTransaction>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2220      	movs	r2, #32
 8003f84:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e000      	b.n	8003fa4 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
  }
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3718      	adds	r7, #24
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b08a      	sub	sp, #40	@ 0x28
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
 8003fb8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003fbe:	f7fe fd07 	bl	80029d0 <HAL_GetTick>
 8003fc2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003fca:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003fd2:	887b      	ldrh	r3, [r7, #2]
 8003fd4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003fd6:	7ffb      	ldrb	r3, [r7, #31]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d00c      	beq.n	8003ff6 <HAL_SPI_TransmitReceive+0x4a>
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fe2:	d106      	bne.n	8003ff2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d102      	bne.n	8003ff2 <HAL_SPI_TransmitReceive+0x46>
 8003fec:	7ffb      	ldrb	r3, [r7, #31]
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d001      	beq.n	8003ff6 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003ff2:	2302      	movs	r3, #2
 8003ff4:	e17f      	b.n	80042f6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d005      	beq.n	8004008 <HAL_SPI_TransmitReceive+0x5c>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d002      	beq.n	8004008 <HAL_SPI_TransmitReceive+0x5c>
 8004002:	887b      	ldrh	r3, [r7, #2]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e174      	b.n	80042f6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004012:	2b01      	cmp	r3, #1
 8004014:	d101      	bne.n	800401a <HAL_SPI_TransmitReceive+0x6e>
 8004016:	2302      	movs	r3, #2
 8004018:	e16d      	b.n	80042f6 <HAL_SPI_TransmitReceive+0x34a>
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b04      	cmp	r3, #4
 800402c:	d003      	beq.n	8004036 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2205      	movs	r2, #5
 8004032:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	887a      	ldrh	r2, [r7, #2]
 8004046:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	887a      	ldrh	r2, [r7, #2]
 800404c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	68ba      	ldr	r2, [r7, #8]
 8004052:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	887a      	ldrh	r2, [r7, #2]
 8004058:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	887a      	ldrh	r2, [r7, #2]
 800405e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004076:	2b40      	cmp	r3, #64	@ 0x40
 8004078:	d007      	beq.n	800408a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004088:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004092:	d17e      	bne.n	8004192 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d002      	beq.n	80040a2 <HAL_SPI_TransmitReceive+0xf6>
 800409c:	8afb      	ldrh	r3, [r7, #22]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d16c      	bne.n	800417c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a6:	881a      	ldrh	r2, [r3, #0]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b2:	1c9a      	adds	r2, r3, #2
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040bc:	b29b      	uxth	r3, r3
 80040be:	3b01      	subs	r3, #1
 80040c0:	b29a      	uxth	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040c6:	e059      	b.n	800417c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f003 0302 	and.w	r3, r3, #2
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d11b      	bne.n	800410e <HAL_SPI_TransmitReceive+0x162>
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040da:	b29b      	uxth	r3, r3
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d016      	beq.n	800410e <HAL_SPI_TransmitReceive+0x162>
 80040e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d113      	bne.n	800410e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ea:	881a      	ldrh	r2, [r3, #0]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f6:	1c9a      	adds	r2, r3, #2
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004100:	b29b      	uxth	r3, r3
 8004102:	3b01      	subs	r3, #1
 8004104:	b29a      	uxth	r2, r3
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800410a:	2300      	movs	r3, #0
 800410c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f003 0301 	and.w	r3, r3, #1
 8004118:	2b01      	cmp	r3, #1
 800411a:	d119      	bne.n	8004150 <HAL_SPI_TransmitReceive+0x1a4>
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004120:	b29b      	uxth	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d014      	beq.n	8004150 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68da      	ldr	r2, [r3, #12]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004130:	b292      	uxth	r2, r2
 8004132:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004138:	1c9a      	adds	r2, r3, #2
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004142:	b29b      	uxth	r3, r3
 8004144:	3b01      	subs	r3, #1
 8004146:	b29a      	uxth	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800414c:	2301      	movs	r3, #1
 800414e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004150:	f7fe fc3e 	bl	80029d0 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	6a3b      	ldr	r3, [r7, #32]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800415c:	429a      	cmp	r2, r3
 800415e:	d80d      	bhi.n	800417c <HAL_SPI_TransmitReceive+0x1d0>
 8004160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004166:	d009      	beq.n	800417c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e0bc      	b.n	80042f6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004180:	b29b      	uxth	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1a0      	bne.n	80040c8 <HAL_SPI_TransmitReceive+0x11c>
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800418a:	b29b      	uxth	r3, r3
 800418c:	2b00      	cmp	r3, #0
 800418e:	d19b      	bne.n	80040c8 <HAL_SPI_TransmitReceive+0x11c>
 8004190:	e082      	b.n	8004298 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d002      	beq.n	80041a0 <HAL_SPI_TransmitReceive+0x1f4>
 800419a:	8afb      	ldrh	r3, [r7, #22]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d171      	bne.n	8004284 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	330c      	adds	r3, #12
 80041aa:	7812      	ldrb	r2, [r2, #0]
 80041ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b2:	1c5a      	adds	r2, r3, #1
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041bc:	b29b      	uxth	r3, r3
 80041be:	3b01      	subs	r3, #1
 80041c0:	b29a      	uxth	r2, r3
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041c6:	e05d      	b.n	8004284 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f003 0302 	and.w	r3, r3, #2
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d11c      	bne.n	8004210 <HAL_SPI_TransmitReceive+0x264>
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041da:	b29b      	uxth	r3, r3
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d017      	beq.n	8004210 <HAL_SPI_TransmitReceive+0x264>
 80041e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d114      	bne.n	8004210 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	330c      	adds	r3, #12
 80041f0:	7812      	ldrb	r2, [r2, #0]
 80041f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f8:	1c5a      	adds	r2, r3, #1
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004202:	b29b      	uxth	r3, r3
 8004204:	3b01      	subs	r3, #1
 8004206:	b29a      	uxth	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800420c:	2300      	movs	r3, #0
 800420e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f003 0301 	and.w	r3, r3, #1
 800421a:	2b01      	cmp	r3, #1
 800421c:	d119      	bne.n	8004252 <HAL_SPI_TransmitReceive+0x2a6>
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004222:	b29b      	uxth	r3, r3
 8004224:	2b00      	cmp	r3, #0
 8004226:	d014      	beq.n	8004252 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68da      	ldr	r2, [r3, #12]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004232:	b2d2      	uxtb	r2, r2
 8004234:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800423a:	1c5a      	adds	r2, r3, #1
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004244:	b29b      	uxth	r3, r3
 8004246:	3b01      	subs	r3, #1
 8004248:	b29a      	uxth	r2, r3
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800424e:	2301      	movs	r3, #1
 8004250:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004252:	f7fe fbbd 	bl	80029d0 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	6a3b      	ldr	r3, [r7, #32]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800425e:	429a      	cmp	r2, r3
 8004260:	d803      	bhi.n	800426a <HAL_SPI_TransmitReceive+0x2be>
 8004262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004268:	d102      	bne.n	8004270 <HAL_SPI_TransmitReceive+0x2c4>
 800426a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800426c:	2b00      	cmp	r3, #0
 800426e:	d109      	bne.n	8004284 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004280:	2303      	movs	r3, #3
 8004282:	e038      	b.n	80042f6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004288:	b29b      	uxth	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	d19c      	bne.n	80041c8 <HAL_SPI_TransmitReceive+0x21c>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004292:	b29b      	uxth	r3, r3
 8004294:	2b00      	cmp	r3, #0
 8004296:	d197      	bne.n	80041c8 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004298:	6a3a      	ldr	r2, [r7, #32]
 800429a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800429c:	68f8      	ldr	r0, [r7, #12]
 800429e:	f000 f92b 	bl	80044f8 <SPI_EndRxTxTransaction>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d008      	beq.n	80042ba <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2220      	movs	r2, #32
 80042ac:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e01d      	b.n	80042f6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d10a      	bne.n	80042d8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042c2:	2300      	movs	r3, #0
 80042c4:	613b      	str	r3, [r7, #16]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	613b      	str	r3, [r7, #16]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	613b      	str	r3, [r7, #16]
 80042d6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d001      	beq.n	80042f4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e000      	b.n	80042f6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80042f4:	2300      	movs	r3, #0
  }
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3728      	adds	r7, #40	@ 0x28
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80042fe:	b480      	push	{r7}
 8004300:	b083      	sub	sp, #12
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800430c:	b2db      	uxtb	r3, r3
}
 800430e:	4618      	mov	r0, r3
 8004310:	370c      	adds	r7, #12
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
	...

0800431c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b088      	sub	sp, #32
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	603b      	str	r3, [r7, #0]
 8004328:	4613      	mov	r3, r2
 800432a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800432c:	f7fe fb50 	bl	80029d0 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004334:	1a9b      	subs	r3, r3, r2
 8004336:	683a      	ldr	r2, [r7, #0]
 8004338:	4413      	add	r3, r2
 800433a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800433c:	f7fe fb48 	bl	80029d0 <HAL_GetTick>
 8004340:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004342:	4b39      	ldr	r3, [pc, #228]	@ (8004428 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	015b      	lsls	r3, r3, #5
 8004348:	0d1b      	lsrs	r3, r3, #20
 800434a:	69fa      	ldr	r2, [r7, #28]
 800434c:	fb02 f303 	mul.w	r3, r2, r3
 8004350:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004352:	e055      	b.n	8004400 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800435a:	d051      	beq.n	8004400 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800435c:	f7fe fb38 	bl	80029d0 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	69fa      	ldr	r2, [r7, #28]
 8004368:	429a      	cmp	r2, r3
 800436a:	d902      	bls.n	8004372 <SPI_WaitFlagStateUntilTimeout+0x56>
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d13d      	bne.n	80043ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	685a      	ldr	r2, [r3, #4]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004380:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800438a:	d111      	bne.n	80043b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004394:	d004      	beq.n	80043a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800439e:	d107      	bne.n	80043b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043b8:	d10f      	bne.n	80043da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043c8:	601a      	str	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e018      	b.n	8004420 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d102      	bne.n	80043fa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80043f4:	2300      	movs	r3, #0
 80043f6:	61fb      	str	r3, [r7, #28]
 80043f8:	e002      	b.n	8004400 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	3b01      	subs	r3, #1
 80043fe:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689a      	ldr	r2, [r3, #8]
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	4013      	ands	r3, r2
 800440a:	68ba      	ldr	r2, [r7, #8]
 800440c:	429a      	cmp	r2, r3
 800440e:	bf0c      	ite	eq
 8004410:	2301      	moveq	r3, #1
 8004412:	2300      	movne	r3, #0
 8004414:	b2db      	uxtb	r3, r3
 8004416:	461a      	mov	r2, r3
 8004418:	79fb      	ldrb	r3, [r7, #7]
 800441a:	429a      	cmp	r2, r3
 800441c:	d19a      	bne.n	8004354 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3720      	adds	r7, #32
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	2000000c 	.word	0x2000000c

0800442c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af02      	add	r7, sp, #8
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004440:	d111      	bne.n	8004466 <SPI_EndRxTransaction+0x3a>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800444a:	d004      	beq.n	8004456 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004454:	d107      	bne.n	8004466 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004464:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800446e:	d12a      	bne.n	80044c6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004478:	d012      	beq.n	80044a0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	2200      	movs	r2, #0
 8004482:	2180      	movs	r1, #128	@ 0x80
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f7ff ff49 	bl	800431c <SPI_WaitFlagStateUntilTimeout>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d02d      	beq.n	80044ec <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004494:	f043 0220 	orr.w	r2, r3, #32
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e026      	b.n	80044ee <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	9300      	str	r3, [sp, #0]
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	2200      	movs	r2, #0
 80044a8:	2101      	movs	r1, #1
 80044aa:	68f8      	ldr	r0, [r7, #12]
 80044ac:	f7ff ff36 	bl	800431c <SPI_WaitFlagStateUntilTimeout>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d01a      	beq.n	80044ec <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ba:	f043 0220 	orr.w	r2, r3, #32
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e013      	b.n	80044ee <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	9300      	str	r3, [sp, #0]
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	2200      	movs	r2, #0
 80044ce:	2101      	movs	r1, #1
 80044d0:	68f8      	ldr	r0, [r7, #12]
 80044d2:	f7ff ff23 	bl	800431c <SPI_WaitFlagStateUntilTimeout>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d007      	beq.n	80044ec <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044e0:	f043 0220 	orr.w	r2, r3, #32
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e000      	b.n	80044ee <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3710      	adds	r7, #16
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
	...

080044f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b088      	sub	sp, #32
 80044fc:	af02      	add	r7, sp, #8
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	9300      	str	r3, [sp, #0]
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2201      	movs	r2, #1
 800450c:	2102      	movs	r1, #2
 800450e:	68f8      	ldr	r0, [r7, #12]
 8004510:	f7ff ff04 	bl	800431c <SPI_WaitFlagStateUntilTimeout>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d007      	beq.n	800452a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800451e:	f043 0220 	orr.w	r2, r3, #32
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e032      	b.n	8004590 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800452a:	4b1b      	ldr	r3, [pc, #108]	@ (8004598 <SPI_EndRxTxTransaction+0xa0>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a1b      	ldr	r2, [pc, #108]	@ (800459c <SPI_EndRxTxTransaction+0xa4>)
 8004530:	fba2 2303 	umull	r2, r3, r2, r3
 8004534:	0d5b      	lsrs	r3, r3, #21
 8004536:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800453a:	fb02 f303 	mul.w	r3, r2, r3
 800453e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004548:	d112      	bne.n	8004570 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	9300      	str	r3, [sp, #0]
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	2200      	movs	r2, #0
 8004552:	2180      	movs	r1, #128	@ 0x80
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f7ff fee1 	bl	800431c <SPI_WaitFlagStateUntilTimeout>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d016      	beq.n	800458e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004564:	f043 0220 	orr.w	r2, r3, #32
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	e00f      	b.n	8004590 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	3b01      	subs	r3, #1
 800457a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004586:	2b80      	cmp	r3, #128	@ 0x80
 8004588:	d0f2      	beq.n	8004570 <SPI_EndRxTxTransaction+0x78>
 800458a:	e000      	b.n	800458e <SPI_EndRxTxTransaction+0x96>
        break;
 800458c:	bf00      	nop
  }

  return HAL_OK;
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	3718      	adds	r7, #24
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	2000000c 	.word	0x2000000c
 800459c:	165e9f81 	.word	0x165e9f81

080045a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b082      	sub	sp, #8
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e041      	b.n	8004636 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d106      	bne.n	80045cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f7fd fd1a 	bl	8002000 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2202      	movs	r2, #2
 80045d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	3304      	adds	r3, #4
 80045dc:	4619      	mov	r1, r3
 80045de:	4610      	mov	r0, r2
 80045e0:	f000 f9b6 	bl	8004950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	3708      	adds	r7, #8
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
	...

08004640 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004640:	b480      	push	{r7}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800464e:	b2db      	uxtb	r3, r3
 8004650:	2b01      	cmp	r3, #1
 8004652:	d001      	beq.n	8004658 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e04e      	b.n	80046f6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2202      	movs	r2, #2
 800465c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68da      	ldr	r2, [r3, #12]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f042 0201 	orr.w	r2, r2, #1
 800466e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a23      	ldr	r2, [pc, #140]	@ (8004704 <HAL_TIM_Base_Start_IT+0xc4>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d022      	beq.n	80046c0 <HAL_TIM_Base_Start_IT+0x80>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004682:	d01d      	beq.n	80046c0 <HAL_TIM_Base_Start_IT+0x80>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a1f      	ldr	r2, [pc, #124]	@ (8004708 <HAL_TIM_Base_Start_IT+0xc8>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d018      	beq.n	80046c0 <HAL_TIM_Base_Start_IT+0x80>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a1e      	ldr	r2, [pc, #120]	@ (800470c <HAL_TIM_Base_Start_IT+0xcc>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d013      	beq.n	80046c0 <HAL_TIM_Base_Start_IT+0x80>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a1c      	ldr	r2, [pc, #112]	@ (8004710 <HAL_TIM_Base_Start_IT+0xd0>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d00e      	beq.n	80046c0 <HAL_TIM_Base_Start_IT+0x80>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a1b      	ldr	r2, [pc, #108]	@ (8004714 <HAL_TIM_Base_Start_IT+0xd4>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d009      	beq.n	80046c0 <HAL_TIM_Base_Start_IT+0x80>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a19      	ldr	r2, [pc, #100]	@ (8004718 <HAL_TIM_Base_Start_IT+0xd8>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d004      	beq.n	80046c0 <HAL_TIM_Base_Start_IT+0x80>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a18      	ldr	r2, [pc, #96]	@ (800471c <HAL_TIM_Base_Start_IT+0xdc>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d111      	bne.n	80046e4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f003 0307 	and.w	r3, r3, #7
 80046ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2b06      	cmp	r3, #6
 80046d0:	d010      	beq.n	80046f4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f042 0201 	orr.w	r2, r2, #1
 80046e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046e2:	e007      	b.n	80046f4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0201 	orr.w	r2, r2, #1
 80046f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3714      	adds	r7, #20
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40010000 	.word	0x40010000
 8004708:	40000400 	.word	0x40000400
 800470c:	40000800 	.word	0x40000800
 8004710:	40000c00 	.word	0x40000c00
 8004714:	40010400 	.word	0x40010400
 8004718:	40014000 	.word	0x40014000
 800471c:	40001800 	.word	0x40001800

08004720 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f003 0302 	and.w	r3, r3, #2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d020      	beq.n	8004784 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	2b00      	cmp	r3, #0
 800474a:	d01b      	beq.n	8004784 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f06f 0202 	mvn.w	r2, #2
 8004754:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2201      	movs	r2, #1
 800475a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	f003 0303 	and.w	r3, r3, #3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d003      	beq.n	8004772 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f8d2 	bl	8004914 <HAL_TIM_IC_CaptureCallback>
 8004770:	e005      	b.n	800477e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 f8c4 	bl	8004900 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 f8d5 	bl	8004928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	f003 0304 	and.w	r3, r3, #4
 800478a:	2b00      	cmp	r3, #0
 800478c:	d020      	beq.n	80047d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f003 0304 	and.w	r3, r3, #4
 8004794:	2b00      	cmp	r3, #0
 8004796:	d01b      	beq.n	80047d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f06f 0204 	mvn.w	r2, #4
 80047a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2202      	movs	r2, #2
 80047a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	699b      	ldr	r3, [r3, #24]
 80047ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f8ac 	bl	8004914 <HAL_TIM_IC_CaptureCallback>
 80047bc:	e005      	b.n	80047ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 f89e 	bl	8004900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 f8af 	bl	8004928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	f003 0308 	and.w	r3, r3, #8
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d020      	beq.n	800481c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f003 0308 	and.w	r3, r3, #8
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d01b      	beq.n	800481c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f06f 0208 	mvn.w	r2, #8
 80047ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2204      	movs	r2, #4
 80047f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	69db      	ldr	r3, [r3, #28]
 80047fa:	f003 0303 	and.w	r3, r3, #3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d003      	beq.n	800480a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f000 f886 	bl	8004914 <HAL_TIM_IC_CaptureCallback>
 8004808:	e005      	b.n	8004816 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 f878 	bl	8004900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f000 f889 	bl	8004928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	f003 0310 	and.w	r3, r3, #16
 8004822:	2b00      	cmp	r3, #0
 8004824:	d020      	beq.n	8004868 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f003 0310 	and.w	r3, r3, #16
 800482c:	2b00      	cmp	r3, #0
 800482e:	d01b      	beq.n	8004868 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f06f 0210 	mvn.w	r2, #16
 8004838:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2208      	movs	r2, #8
 800483e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	69db      	ldr	r3, [r3, #28]
 8004846:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800484a:	2b00      	cmp	r3, #0
 800484c:	d003      	beq.n	8004856 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 f860 	bl	8004914 <HAL_TIM_IC_CaptureCallback>
 8004854:	e005      	b.n	8004862 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 f852 	bl	8004900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f000 f863 	bl	8004928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00c      	beq.n	800488c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	2b00      	cmp	r3, #0
 800487a:	d007      	beq.n	800488c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f06f 0201 	mvn.w	r2, #1
 8004884:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7fd fc64 	bl	8002154 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004892:	2b00      	cmp	r3, #0
 8004894:	d00c      	beq.n	80048b0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800489c:	2b00      	cmp	r3, #0
 800489e:	d007      	beq.n	80048b0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80048a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f000 f97c 	bl	8004ba8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d00c      	beq.n	80048d4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d007      	beq.n	80048d4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80048cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 f834 	bl	800493c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	f003 0320 	and.w	r3, r3, #32
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d00c      	beq.n	80048f8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f003 0320 	and.w	r3, r3, #32
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d007      	beq.n	80048f8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f06f 0220 	mvn.w	r2, #32
 80048f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 f94e 	bl	8004b94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048f8:	bf00      	nop
 80048fa:	3710      	adds	r7, #16
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800491c:	bf00      	nop
 800491e:	370c      	adds	r7, #12
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr

08004928 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004930:	bf00      	nop
 8004932:	370c      	adds	r7, #12
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004944:	bf00      	nop
 8004946:	370c      	adds	r7, #12
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr

08004950 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004950:	b480      	push	{r7}
 8004952:	b085      	sub	sp, #20
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a43      	ldr	r2, [pc, #268]	@ (8004a70 <TIM_Base_SetConfig+0x120>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d013      	beq.n	8004990 <TIM_Base_SetConfig+0x40>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800496e:	d00f      	beq.n	8004990 <TIM_Base_SetConfig+0x40>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a40      	ldr	r2, [pc, #256]	@ (8004a74 <TIM_Base_SetConfig+0x124>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d00b      	beq.n	8004990 <TIM_Base_SetConfig+0x40>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a3f      	ldr	r2, [pc, #252]	@ (8004a78 <TIM_Base_SetConfig+0x128>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d007      	beq.n	8004990 <TIM_Base_SetConfig+0x40>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a3e      	ldr	r2, [pc, #248]	@ (8004a7c <TIM_Base_SetConfig+0x12c>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d003      	beq.n	8004990 <TIM_Base_SetConfig+0x40>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a3d      	ldr	r2, [pc, #244]	@ (8004a80 <TIM_Base_SetConfig+0x130>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d108      	bne.n	80049a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004996:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	4313      	orrs	r3, r2
 80049a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a32      	ldr	r2, [pc, #200]	@ (8004a70 <TIM_Base_SetConfig+0x120>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d02b      	beq.n	8004a02 <TIM_Base_SetConfig+0xb2>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049b0:	d027      	beq.n	8004a02 <TIM_Base_SetConfig+0xb2>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a2f      	ldr	r2, [pc, #188]	@ (8004a74 <TIM_Base_SetConfig+0x124>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d023      	beq.n	8004a02 <TIM_Base_SetConfig+0xb2>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a2e      	ldr	r2, [pc, #184]	@ (8004a78 <TIM_Base_SetConfig+0x128>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d01f      	beq.n	8004a02 <TIM_Base_SetConfig+0xb2>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a2d      	ldr	r2, [pc, #180]	@ (8004a7c <TIM_Base_SetConfig+0x12c>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d01b      	beq.n	8004a02 <TIM_Base_SetConfig+0xb2>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a2c      	ldr	r2, [pc, #176]	@ (8004a80 <TIM_Base_SetConfig+0x130>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d017      	beq.n	8004a02 <TIM_Base_SetConfig+0xb2>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a2b      	ldr	r2, [pc, #172]	@ (8004a84 <TIM_Base_SetConfig+0x134>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d013      	beq.n	8004a02 <TIM_Base_SetConfig+0xb2>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a2a      	ldr	r2, [pc, #168]	@ (8004a88 <TIM_Base_SetConfig+0x138>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d00f      	beq.n	8004a02 <TIM_Base_SetConfig+0xb2>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a29      	ldr	r2, [pc, #164]	@ (8004a8c <TIM_Base_SetConfig+0x13c>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d00b      	beq.n	8004a02 <TIM_Base_SetConfig+0xb2>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a28      	ldr	r2, [pc, #160]	@ (8004a90 <TIM_Base_SetConfig+0x140>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d007      	beq.n	8004a02 <TIM_Base_SetConfig+0xb2>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a27      	ldr	r2, [pc, #156]	@ (8004a94 <TIM_Base_SetConfig+0x144>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d003      	beq.n	8004a02 <TIM_Base_SetConfig+0xb2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a26      	ldr	r2, [pc, #152]	@ (8004a98 <TIM_Base_SetConfig+0x148>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d108      	bne.n	8004a14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	689a      	ldr	r2, [r3, #8]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a0e      	ldr	r2, [pc, #56]	@ (8004a70 <TIM_Base_SetConfig+0x120>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d003      	beq.n	8004a42 <TIM_Base_SetConfig+0xf2>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a10      	ldr	r2, [pc, #64]	@ (8004a80 <TIM_Base_SetConfig+0x130>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d103      	bne.n	8004a4a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	691a      	ldr	r2, [r3, #16]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f043 0204 	orr.w	r2, r3, #4
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	601a      	str	r2, [r3, #0]
}
 8004a62:	bf00      	nop
 8004a64:	3714      	adds	r7, #20
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	40010000 	.word	0x40010000
 8004a74:	40000400 	.word	0x40000400
 8004a78:	40000800 	.word	0x40000800
 8004a7c:	40000c00 	.word	0x40000c00
 8004a80:	40010400 	.word	0x40010400
 8004a84:	40014000 	.word	0x40014000
 8004a88:	40014400 	.word	0x40014400
 8004a8c:	40014800 	.word	0x40014800
 8004a90:	40001800 	.word	0x40001800
 8004a94:	40001c00 	.word	0x40001c00
 8004a98:	40002000 	.word	0x40002000

08004a9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b085      	sub	sp, #20
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d101      	bne.n	8004ab4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	e05a      	b.n	8004b6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2202      	movs	r2, #2
 8004ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ada:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	68fa      	ldr	r2, [r7, #12]
 8004aec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a21      	ldr	r2, [pc, #132]	@ (8004b78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d022      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b00:	d01d      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a1d      	ldr	r2, [pc, #116]	@ (8004b7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d018      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a1b      	ldr	r2, [pc, #108]	@ (8004b80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d013      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a1a      	ldr	r2, [pc, #104]	@ (8004b84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d00e      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a18      	ldr	r2, [pc, #96]	@ (8004b88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d009      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a17      	ldr	r2, [pc, #92]	@ (8004b8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d004      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a15      	ldr	r2, [pc, #84]	@ (8004b90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d10c      	bne.n	8004b58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3714      	adds	r7, #20
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	40010000 	.word	0x40010000
 8004b7c:	40000400 	.word	0x40000400
 8004b80:	40000800 	.word	0x40000800
 8004b84:	40000c00 	.word	0x40000c00
 8004b88:	40010400 	.word	0x40010400
 8004b8c:	40014000 	.word	0x40014000
 8004b90:	40001800 	.word	0x40001800

08004b94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b9c:	bf00      	nop
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr

08004ba8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d101      	bne.n	8004bce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e042      	b.n	8004c54 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d106      	bne.n	8004be8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f7fd fa34 	bl	8002050 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2224      	movs	r2, #36	@ 0x24
 8004bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68da      	ldr	r2, [r3, #12]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f000 f973 	bl	8004eec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	691a      	ldr	r2, [r3, #16]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	695a      	ldr	r2, [r3, #20]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68da      	ldr	r2, [r3, #12]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2220      	movs	r2, #32
 8004c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2220      	movs	r2, #32
 8004c48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3708      	adds	r7, #8
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b08a      	sub	sp, #40	@ 0x28
 8004c60:	af02      	add	r7, sp, #8
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	603b      	str	r3, [r7, #0]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	2b20      	cmp	r3, #32
 8004c7a:	d175      	bne.n	8004d68 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d002      	beq.n	8004c88 <HAL_UART_Transmit+0x2c>
 8004c82:	88fb      	ldrh	r3, [r7, #6]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d101      	bne.n	8004c8c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e06e      	b.n	8004d6a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2221      	movs	r2, #33	@ 0x21
 8004c96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c9a:	f7fd fe99 	bl	80029d0 <HAL_GetTick>
 8004c9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	88fa      	ldrh	r2, [r7, #6]
 8004ca4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	88fa      	ldrh	r2, [r7, #6]
 8004caa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cb4:	d108      	bne.n	8004cc8 <HAL_UART_Transmit+0x6c>
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d104      	bne.n	8004cc8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	61bb      	str	r3, [r7, #24]
 8004cc6:	e003      	b.n	8004cd0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004cd0:	e02e      	b.n	8004d30 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	9300      	str	r3, [sp, #0]
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	2180      	movs	r1, #128	@ 0x80
 8004cdc:	68f8      	ldr	r0, [r7, #12]
 8004cde:	f000 f848 	bl	8004d72 <UART_WaitOnFlagUntilTimeout>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d005      	beq.n	8004cf4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2220      	movs	r2, #32
 8004cec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	e03a      	b.n	8004d6a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d10b      	bne.n	8004d12 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	881b      	ldrh	r3, [r3, #0]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d08:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	3302      	adds	r3, #2
 8004d0e:	61bb      	str	r3, [r7, #24]
 8004d10:	e007      	b.n	8004d22 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	781a      	ldrb	r2, [r3, #0]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	3301      	adds	r3, #1
 8004d20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	b29a      	uxth	r2, r3
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d1cb      	bne.n	8004cd2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	9300      	str	r3, [sp, #0]
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	2200      	movs	r2, #0
 8004d42:	2140      	movs	r1, #64	@ 0x40
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f000 f814 	bl	8004d72 <UART_WaitOnFlagUntilTimeout>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d005      	beq.n	8004d5c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2220      	movs	r2, #32
 8004d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e006      	b.n	8004d6a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2220      	movs	r2, #32
 8004d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004d64:	2300      	movs	r3, #0
 8004d66:	e000      	b.n	8004d6a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004d68:	2302      	movs	r3, #2
  }
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3720      	adds	r7, #32
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b086      	sub	sp, #24
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	60f8      	str	r0, [r7, #12]
 8004d7a:	60b9      	str	r1, [r7, #8]
 8004d7c:	603b      	str	r3, [r7, #0]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d82:	e03b      	b.n	8004dfc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d8a:	d037      	beq.n	8004dfc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d8c:	f7fd fe20 	bl	80029d0 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	6a3a      	ldr	r2, [r7, #32]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d302      	bcc.n	8004da2 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d9c:	6a3b      	ldr	r3, [r7, #32]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d101      	bne.n	8004da6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	e03a      	b.n	8004e1c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	f003 0304 	and.w	r3, r3, #4
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d023      	beq.n	8004dfc <UART_WaitOnFlagUntilTimeout+0x8a>
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	2b80      	cmp	r3, #128	@ 0x80
 8004db8:	d020      	beq.n	8004dfc <UART_WaitOnFlagUntilTimeout+0x8a>
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	2b40      	cmp	r3, #64	@ 0x40
 8004dbe:	d01d      	beq.n	8004dfc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 0308 	and.w	r3, r3, #8
 8004dca:	2b08      	cmp	r3, #8
 8004dcc:	d116      	bne.n	8004dfc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004dce:	2300      	movs	r3, #0
 8004dd0:	617b      	str	r3, [r7, #20]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	617b      	str	r3, [r7, #20]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	617b      	str	r3, [r7, #20]
 8004de2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004de4:	68f8      	ldr	r0, [r7, #12]
 8004de6:	f000 f81d 	bl	8004e24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2208      	movs	r2, #8
 8004dee:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e00f      	b.n	8004e1c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	4013      	ands	r3, r2
 8004e06:	68ba      	ldr	r2, [r7, #8]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	bf0c      	ite	eq
 8004e0c:	2301      	moveq	r3, #1
 8004e0e:	2300      	movne	r3, #0
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	461a      	mov	r2, r3
 8004e14:	79fb      	ldrb	r3, [r7, #7]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d0b4      	beq.n	8004d84 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b095      	sub	sp, #84	@ 0x54
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	330c      	adds	r3, #12
 8004e32:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e36:	e853 3f00 	ldrex	r3, [r3]
 8004e3a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	330c      	adds	r3, #12
 8004e4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e4c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e54:	e841 2300 	strex	r3, r2, [r1]
 8004e58:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d1e5      	bne.n	8004e2c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	3314      	adds	r3, #20
 8004e66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e68:	6a3b      	ldr	r3, [r7, #32]
 8004e6a:	e853 3f00 	ldrex	r3, [r3]
 8004e6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	f023 0301 	bic.w	r3, r3, #1
 8004e76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	3314      	adds	r3, #20
 8004e7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e80:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e88:	e841 2300 	strex	r3, r2, [r1]
 8004e8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d1e5      	bne.n	8004e60 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d119      	bne.n	8004ed0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	330c      	adds	r3, #12
 8004ea2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	e853 3f00 	ldrex	r3, [r3]
 8004eaa:	60bb      	str	r3, [r7, #8]
   return(result);
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	f023 0310 	bic.w	r3, r3, #16
 8004eb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	330c      	adds	r3, #12
 8004eba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ebc:	61ba      	str	r2, [r7, #24]
 8004ebe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec0:	6979      	ldr	r1, [r7, #20]
 8004ec2:	69ba      	ldr	r2, [r7, #24]
 8004ec4:	e841 2300 	strex	r3, r2, [r1]
 8004ec8:	613b      	str	r3, [r7, #16]
   return(result);
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d1e5      	bne.n	8004e9c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2220      	movs	r2, #32
 8004ed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004ede:	bf00      	nop
 8004ee0:	3754      	adds	r7, #84	@ 0x54
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
	...

08004eec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004eec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ef0:	b0c0      	sub	sp, #256	@ 0x100
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	691b      	ldr	r3, [r3, #16]
 8004f00:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f08:	68d9      	ldr	r1, [r3, #12]
 8004f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	ea40 0301 	orr.w	r3, r0, r1
 8004f14:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f1a:	689a      	ldr	r2, [r3, #8]
 8004f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	431a      	orrs	r2, r3
 8004f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	431a      	orrs	r2, r3
 8004f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f30:	69db      	ldr	r3, [r3, #28]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004f44:	f021 010c 	bic.w	r1, r1, #12
 8004f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004f52:	430b      	orrs	r3, r1
 8004f54:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f66:	6999      	ldr	r1, [r3, #24]
 8004f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	ea40 0301 	orr.w	r3, r0, r1
 8004f72:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	4b8f      	ldr	r3, [pc, #572]	@ (80051b8 <UART_SetConfig+0x2cc>)
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d005      	beq.n	8004f8c <UART_SetConfig+0xa0>
 8004f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	4b8d      	ldr	r3, [pc, #564]	@ (80051bc <UART_SetConfig+0x2d0>)
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d104      	bne.n	8004f96 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f8c:	f7fe fd14 	bl	80039b8 <HAL_RCC_GetPCLK2Freq>
 8004f90:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004f94:	e003      	b.n	8004f9e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f96:	f7fe fcfb 	bl	8003990 <HAL_RCC_GetPCLK1Freq>
 8004f9a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fa2:	69db      	ldr	r3, [r3, #28]
 8004fa4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fa8:	f040 810c 	bne.w	80051c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004fac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004fb6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004fba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004fbe:	4622      	mov	r2, r4
 8004fc0:	462b      	mov	r3, r5
 8004fc2:	1891      	adds	r1, r2, r2
 8004fc4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004fc6:	415b      	adcs	r3, r3
 8004fc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004fce:	4621      	mov	r1, r4
 8004fd0:	eb12 0801 	adds.w	r8, r2, r1
 8004fd4:	4629      	mov	r1, r5
 8004fd6:	eb43 0901 	adc.w	r9, r3, r1
 8004fda:	f04f 0200 	mov.w	r2, #0
 8004fde:	f04f 0300 	mov.w	r3, #0
 8004fe2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fe6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fee:	4690      	mov	r8, r2
 8004ff0:	4699      	mov	r9, r3
 8004ff2:	4623      	mov	r3, r4
 8004ff4:	eb18 0303 	adds.w	r3, r8, r3
 8004ff8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ffc:	462b      	mov	r3, r5
 8004ffe:	eb49 0303 	adc.w	r3, r9, r3
 8005002:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005006:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005012:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005016:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800501a:	460b      	mov	r3, r1
 800501c:	18db      	adds	r3, r3, r3
 800501e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005020:	4613      	mov	r3, r2
 8005022:	eb42 0303 	adc.w	r3, r2, r3
 8005026:	657b      	str	r3, [r7, #84]	@ 0x54
 8005028:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800502c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005030:	f7fb fe3a 	bl	8000ca8 <__aeabi_uldivmod>
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	4b61      	ldr	r3, [pc, #388]	@ (80051c0 <UART_SetConfig+0x2d4>)
 800503a:	fba3 2302 	umull	r2, r3, r3, r2
 800503e:	095b      	lsrs	r3, r3, #5
 8005040:	011c      	lsls	r4, r3, #4
 8005042:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005046:	2200      	movs	r2, #0
 8005048:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800504c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005050:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005054:	4642      	mov	r2, r8
 8005056:	464b      	mov	r3, r9
 8005058:	1891      	adds	r1, r2, r2
 800505a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800505c:	415b      	adcs	r3, r3
 800505e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005060:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005064:	4641      	mov	r1, r8
 8005066:	eb12 0a01 	adds.w	sl, r2, r1
 800506a:	4649      	mov	r1, r9
 800506c:	eb43 0b01 	adc.w	fp, r3, r1
 8005070:	f04f 0200 	mov.w	r2, #0
 8005074:	f04f 0300 	mov.w	r3, #0
 8005078:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800507c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005080:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005084:	4692      	mov	sl, r2
 8005086:	469b      	mov	fp, r3
 8005088:	4643      	mov	r3, r8
 800508a:	eb1a 0303 	adds.w	r3, sl, r3
 800508e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005092:	464b      	mov	r3, r9
 8005094:	eb4b 0303 	adc.w	r3, fp, r3
 8005098:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800509c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80050a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80050ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80050b0:	460b      	mov	r3, r1
 80050b2:	18db      	adds	r3, r3, r3
 80050b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80050b6:	4613      	mov	r3, r2
 80050b8:	eb42 0303 	adc.w	r3, r2, r3
 80050bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80050be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80050c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80050c6:	f7fb fdef 	bl	8000ca8 <__aeabi_uldivmod>
 80050ca:	4602      	mov	r2, r0
 80050cc:	460b      	mov	r3, r1
 80050ce:	4611      	mov	r1, r2
 80050d0:	4b3b      	ldr	r3, [pc, #236]	@ (80051c0 <UART_SetConfig+0x2d4>)
 80050d2:	fba3 2301 	umull	r2, r3, r3, r1
 80050d6:	095b      	lsrs	r3, r3, #5
 80050d8:	2264      	movs	r2, #100	@ 0x64
 80050da:	fb02 f303 	mul.w	r3, r2, r3
 80050de:	1acb      	subs	r3, r1, r3
 80050e0:	00db      	lsls	r3, r3, #3
 80050e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80050e6:	4b36      	ldr	r3, [pc, #216]	@ (80051c0 <UART_SetConfig+0x2d4>)
 80050e8:	fba3 2302 	umull	r2, r3, r3, r2
 80050ec:	095b      	lsrs	r3, r3, #5
 80050ee:	005b      	lsls	r3, r3, #1
 80050f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80050f4:	441c      	add	r4, r3
 80050f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050fa:	2200      	movs	r2, #0
 80050fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005100:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005104:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005108:	4642      	mov	r2, r8
 800510a:	464b      	mov	r3, r9
 800510c:	1891      	adds	r1, r2, r2
 800510e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005110:	415b      	adcs	r3, r3
 8005112:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005114:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005118:	4641      	mov	r1, r8
 800511a:	1851      	adds	r1, r2, r1
 800511c:	6339      	str	r1, [r7, #48]	@ 0x30
 800511e:	4649      	mov	r1, r9
 8005120:	414b      	adcs	r3, r1
 8005122:	637b      	str	r3, [r7, #52]	@ 0x34
 8005124:	f04f 0200 	mov.w	r2, #0
 8005128:	f04f 0300 	mov.w	r3, #0
 800512c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005130:	4659      	mov	r1, fp
 8005132:	00cb      	lsls	r3, r1, #3
 8005134:	4651      	mov	r1, sl
 8005136:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800513a:	4651      	mov	r1, sl
 800513c:	00ca      	lsls	r2, r1, #3
 800513e:	4610      	mov	r0, r2
 8005140:	4619      	mov	r1, r3
 8005142:	4603      	mov	r3, r0
 8005144:	4642      	mov	r2, r8
 8005146:	189b      	adds	r3, r3, r2
 8005148:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800514c:	464b      	mov	r3, r9
 800514e:	460a      	mov	r2, r1
 8005150:	eb42 0303 	adc.w	r3, r2, r3
 8005154:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005164:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005168:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800516c:	460b      	mov	r3, r1
 800516e:	18db      	adds	r3, r3, r3
 8005170:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005172:	4613      	mov	r3, r2
 8005174:	eb42 0303 	adc.w	r3, r2, r3
 8005178:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800517a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800517e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005182:	f7fb fd91 	bl	8000ca8 <__aeabi_uldivmod>
 8005186:	4602      	mov	r2, r0
 8005188:	460b      	mov	r3, r1
 800518a:	4b0d      	ldr	r3, [pc, #52]	@ (80051c0 <UART_SetConfig+0x2d4>)
 800518c:	fba3 1302 	umull	r1, r3, r3, r2
 8005190:	095b      	lsrs	r3, r3, #5
 8005192:	2164      	movs	r1, #100	@ 0x64
 8005194:	fb01 f303 	mul.w	r3, r1, r3
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	00db      	lsls	r3, r3, #3
 800519c:	3332      	adds	r3, #50	@ 0x32
 800519e:	4a08      	ldr	r2, [pc, #32]	@ (80051c0 <UART_SetConfig+0x2d4>)
 80051a0:	fba2 2303 	umull	r2, r3, r2, r3
 80051a4:	095b      	lsrs	r3, r3, #5
 80051a6:	f003 0207 	and.w	r2, r3, #7
 80051aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4422      	add	r2, r4
 80051b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80051b4:	e106      	b.n	80053c4 <UART_SetConfig+0x4d8>
 80051b6:	bf00      	nop
 80051b8:	40011000 	.word	0x40011000
 80051bc:	40011400 	.word	0x40011400
 80051c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051c8:	2200      	movs	r2, #0
 80051ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80051ce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80051d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80051d6:	4642      	mov	r2, r8
 80051d8:	464b      	mov	r3, r9
 80051da:	1891      	adds	r1, r2, r2
 80051dc:	6239      	str	r1, [r7, #32]
 80051de:	415b      	adcs	r3, r3
 80051e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80051e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051e6:	4641      	mov	r1, r8
 80051e8:	1854      	adds	r4, r2, r1
 80051ea:	4649      	mov	r1, r9
 80051ec:	eb43 0501 	adc.w	r5, r3, r1
 80051f0:	f04f 0200 	mov.w	r2, #0
 80051f4:	f04f 0300 	mov.w	r3, #0
 80051f8:	00eb      	lsls	r3, r5, #3
 80051fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051fe:	00e2      	lsls	r2, r4, #3
 8005200:	4614      	mov	r4, r2
 8005202:	461d      	mov	r5, r3
 8005204:	4643      	mov	r3, r8
 8005206:	18e3      	adds	r3, r4, r3
 8005208:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800520c:	464b      	mov	r3, r9
 800520e:	eb45 0303 	adc.w	r3, r5, r3
 8005212:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005222:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005226:	f04f 0200 	mov.w	r2, #0
 800522a:	f04f 0300 	mov.w	r3, #0
 800522e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005232:	4629      	mov	r1, r5
 8005234:	008b      	lsls	r3, r1, #2
 8005236:	4621      	mov	r1, r4
 8005238:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800523c:	4621      	mov	r1, r4
 800523e:	008a      	lsls	r2, r1, #2
 8005240:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005244:	f7fb fd30 	bl	8000ca8 <__aeabi_uldivmod>
 8005248:	4602      	mov	r2, r0
 800524a:	460b      	mov	r3, r1
 800524c:	4b60      	ldr	r3, [pc, #384]	@ (80053d0 <UART_SetConfig+0x4e4>)
 800524e:	fba3 2302 	umull	r2, r3, r3, r2
 8005252:	095b      	lsrs	r3, r3, #5
 8005254:	011c      	lsls	r4, r3, #4
 8005256:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800525a:	2200      	movs	r2, #0
 800525c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005260:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005264:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005268:	4642      	mov	r2, r8
 800526a:	464b      	mov	r3, r9
 800526c:	1891      	adds	r1, r2, r2
 800526e:	61b9      	str	r1, [r7, #24]
 8005270:	415b      	adcs	r3, r3
 8005272:	61fb      	str	r3, [r7, #28]
 8005274:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005278:	4641      	mov	r1, r8
 800527a:	1851      	adds	r1, r2, r1
 800527c:	6139      	str	r1, [r7, #16]
 800527e:	4649      	mov	r1, r9
 8005280:	414b      	adcs	r3, r1
 8005282:	617b      	str	r3, [r7, #20]
 8005284:	f04f 0200 	mov.w	r2, #0
 8005288:	f04f 0300 	mov.w	r3, #0
 800528c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005290:	4659      	mov	r1, fp
 8005292:	00cb      	lsls	r3, r1, #3
 8005294:	4651      	mov	r1, sl
 8005296:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800529a:	4651      	mov	r1, sl
 800529c:	00ca      	lsls	r2, r1, #3
 800529e:	4610      	mov	r0, r2
 80052a0:	4619      	mov	r1, r3
 80052a2:	4603      	mov	r3, r0
 80052a4:	4642      	mov	r2, r8
 80052a6:	189b      	adds	r3, r3, r2
 80052a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80052ac:	464b      	mov	r3, r9
 80052ae:	460a      	mov	r2, r1
 80052b0:	eb42 0303 	adc.w	r3, r2, r3
 80052b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80052b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80052c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80052c4:	f04f 0200 	mov.w	r2, #0
 80052c8:	f04f 0300 	mov.w	r3, #0
 80052cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80052d0:	4649      	mov	r1, r9
 80052d2:	008b      	lsls	r3, r1, #2
 80052d4:	4641      	mov	r1, r8
 80052d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052da:	4641      	mov	r1, r8
 80052dc:	008a      	lsls	r2, r1, #2
 80052de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80052e2:	f7fb fce1 	bl	8000ca8 <__aeabi_uldivmod>
 80052e6:	4602      	mov	r2, r0
 80052e8:	460b      	mov	r3, r1
 80052ea:	4611      	mov	r1, r2
 80052ec:	4b38      	ldr	r3, [pc, #224]	@ (80053d0 <UART_SetConfig+0x4e4>)
 80052ee:	fba3 2301 	umull	r2, r3, r3, r1
 80052f2:	095b      	lsrs	r3, r3, #5
 80052f4:	2264      	movs	r2, #100	@ 0x64
 80052f6:	fb02 f303 	mul.w	r3, r2, r3
 80052fa:	1acb      	subs	r3, r1, r3
 80052fc:	011b      	lsls	r3, r3, #4
 80052fe:	3332      	adds	r3, #50	@ 0x32
 8005300:	4a33      	ldr	r2, [pc, #204]	@ (80053d0 <UART_SetConfig+0x4e4>)
 8005302:	fba2 2303 	umull	r2, r3, r2, r3
 8005306:	095b      	lsrs	r3, r3, #5
 8005308:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800530c:	441c      	add	r4, r3
 800530e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005312:	2200      	movs	r2, #0
 8005314:	673b      	str	r3, [r7, #112]	@ 0x70
 8005316:	677a      	str	r2, [r7, #116]	@ 0x74
 8005318:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800531c:	4642      	mov	r2, r8
 800531e:	464b      	mov	r3, r9
 8005320:	1891      	adds	r1, r2, r2
 8005322:	60b9      	str	r1, [r7, #8]
 8005324:	415b      	adcs	r3, r3
 8005326:	60fb      	str	r3, [r7, #12]
 8005328:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800532c:	4641      	mov	r1, r8
 800532e:	1851      	adds	r1, r2, r1
 8005330:	6039      	str	r1, [r7, #0]
 8005332:	4649      	mov	r1, r9
 8005334:	414b      	adcs	r3, r1
 8005336:	607b      	str	r3, [r7, #4]
 8005338:	f04f 0200 	mov.w	r2, #0
 800533c:	f04f 0300 	mov.w	r3, #0
 8005340:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005344:	4659      	mov	r1, fp
 8005346:	00cb      	lsls	r3, r1, #3
 8005348:	4651      	mov	r1, sl
 800534a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800534e:	4651      	mov	r1, sl
 8005350:	00ca      	lsls	r2, r1, #3
 8005352:	4610      	mov	r0, r2
 8005354:	4619      	mov	r1, r3
 8005356:	4603      	mov	r3, r0
 8005358:	4642      	mov	r2, r8
 800535a:	189b      	adds	r3, r3, r2
 800535c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800535e:	464b      	mov	r3, r9
 8005360:	460a      	mov	r2, r1
 8005362:	eb42 0303 	adc.w	r3, r2, r3
 8005366:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	663b      	str	r3, [r7, #96]	@ 0x60
 8005372:	667a      	str	r2, [r7, #100]	@ 0x64
 8005374:	f04f 0200 	mov.w	r2, #0
 8005378:	f04f 0300 	mov.w	r3, #0
 800537c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005380:	4649      	mov	r1, r9
 8005382:	008b      	lsls	r3, r1, #2
 8005384:	4641      	mov	r1, r8
 8005386:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800538a:	4641      	mov	r1, r8
 800538c:	008a      	lsls	r2, r1, #2
 800538e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005392:	f7fb fc89 	bl	8000ca8 <__aeabi_uldivmod>
 8005396:	4602      	mov	r2, r0
 8005398:	460b      	mov	r3, r1
 800539a:	4b0d      	ldr	r3, [pc, #52]	@ (80053d0 <UART_SetConfig+0x4e4>)
 800539c:	fba3 1302 	umull	r1, r3, r3, r2
 80053a0:	095b      	lsrs	r3, r3, #5
 80053a2:	2164      	movs	r1, #100	@ 0x64
 80053a4:	fb01 f303 	mul.w	r3, r1, r3
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	011b      	lsls	r3, r3, #4
 80053ac:	3332      	adds	r3, #50	@ 0x32
 80053ae:	4a08      	ldr	r2, [pc, #32]	@ (80053d0 <UART_SetConfig+0x4e4>)
 80053b0:	fba2 2303 	umull	r2, r3, r2, r3
 80053b4:	095b      	lsrs	r3, r3, #5
 80053b6:	f003 020f 	and.w	r2, r3, #15
 80053ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4422      	add	r2, r4
 80053c2:	609a      	str	r2, [r3, #8]
}
 80053c4:	bf00      	nop
 80053c6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80053ca:	46bd      	mov	sp, r7
 80053cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053d0:	51eb851f 	.word	0x51eb851f

080053d4 <__cvt>:
 80053d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053d8:	ec57 6b10 	vmov	r6, r7, d0
 80053dc:	2f00      	cmp	r7, #0
 80053de:	460c      	mov	r4, r1
 80053e0:	4619      	mov	r1, r3
 80053e2:	463b      	mov	r3, r7
 80053e4:	bfbb      	ittet	lt
 80053e6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80053ea:	461f      	movlt	r7, r3
 80053ec:	2300      	movge	r3, #0
 80053ee:	232d      	movlt	r3, #45	@ 0x2d
 80053f0:	700b      	strb	r3, [r1, #0]
 80053f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053f4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80053f8:	4691      	mov	r9, r2
 80053fa:	f023 0820 	bic.w	r8, r3, #32
 80053fe:	bfbc      	itt	lt
 8005400:	4632      	movlt	r2, r6
 8005402:	4616      	movlt	r6, r2
 8005404:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005408:	d005      	beq.n	8005416 <__cvt+0x42>
 800540a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800540e:	d100      	bne.n	8005412 <__cvt+0x3e>
 8005410:	3401      	adds	r4, #1
 8005412:	2102      	movs	r1, #2
 8005414:	e000      	b.n	8005418 <__cvt+0x44>
 8005416:	2103      	movs	r1, #3
 8005418:	ab03      	add	r3, sp, #12
 800541a:	9301      	str	r3, [sp, #4]
 800541c:	ab02      	add	r3, sp, #8
 800541e:	9300      	str	r3, [sp, #0]
 8005420:	ec47 6b10 	vmov	d0, r6, r7
 8005424:	4653      	mov	r3, sl
 8005426:	4622      	mov	r2, r4
 8005428:	f001 f8aa 	bl	8006580 <_dtoa_r>
 800542c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005430:	4605      	mov	r5, r0
 8005432:	d119      	bne.n	8005468 <__cvt+0x94>
 8005434:	f019 0f01 	tst.w	r9, #1
 8005438:	d00e      	beq.n	8005458 <__cvt+0x84>
 800543a:	eb00 0904 	add.w	r9, r0, r4
 800543e:	2200      	movs	r2, #0
 8005440:	2300      	movs	r3, #0
 8005442:	4630      	mov	r0, r6
 8005444:	4639      	mov	r1, r7
 8005446:	f7fb fb4f 	bl	8000ae8 <__aeabi_dcmpeq>
 800544a:	b108      	cbz	r0, 8005450 <__cvt+0x7c>
 800544c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005450:	2230      	movs	r2, #48	@ 0x30
 8005452:	9b03      	ldr	r3, [sp, #12]
 8005454:	454b      	cmp	r3, r9
 8005456:	d31e      	bcc.n	8005496 <__cvt+0xc2>
 8005458:	9b03      	ldr	r3, [sp, #12]
 800545a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800545c:	1b5b      	subs	r3, r3, r5
 800545e:	4628      	mov	r0, r5
 8005460:	6013      	str	r3, [r2, #0]
 8005462:	b004      	add	sp, #16
 8005464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005468:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800546c:	eb00 0904 	add.w	r9, r0, r4
 8005470:	d1e5      	bne.n	800543e <__cvt+0x6a>
 8005472:	7803      	ldrb	r3, [r0, #0]
 8005474:	2b30      	cmp	r3, #48	@ 0x30
 8005476:	d10a      	bne.n	800548e <__cvt+0xba>
 8005478:	2200      	movs	r2, #0
 800547a:	2300      	movs	r3, #0
 800547c:	4630      	mov	r0, r6
 800547e:	4639      	mov	r1, r7
 8005480:	f7fb fb32 	bl	8000ae8 <__aeabi_dcmpeq>
 8005484:	b918      	cbnz	r0, 800548e <__cvt+0xba>
 8005486:	f1c4 0401 	rsb	r4, r4, #1
 800548a:	f8ca 4000 	str.w	r4, [sl]
 800548e:	f8da 3000 	ldr.w	r3, [sl]
 8005492:	4499      	add	r9, r3
 8005494:	e7d3      	b.n	800543e <__cvt+0x6a>
 8005496:	1c59      	adds	r1, r3, #1
 8005498:	9103      	str	r1, [sp, #12]
 800549a:	701a      	strb	r2, [r3, #0]
 800549c:	e7d9      	b.n	8005452 <__cvt+0x7e>

0800549e <__exponent>:
 800549e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054a0:	2900      	cmp	r1, #0
 80054a2:	bfba      	itte	lt
 80054a4:	4249      	neglt	r1, r1
 80054a6:	232d      	movlt	r3, #45	@ 0x2d
 80054a8:	232b      	movge	r3, #43	@ 0x2b
 80054aa:	2909      	cmp	r1, #9
 80054ac:	7002      	strb	r2, [r0, #0]
 80054ae:	7043      	strb	r3, [r0, #1]
 80054b0:	dd29      	ble.n	8005506 <__exponent+0x68>
 80054b2:	f10d 0307 	add.w	r3, sp, #7
 80054b6:	461d      	mov	r5, r3
 80054b8:	270a      	movs	r7, #10
 80054ba:	461a      	mov	r2, r3
 80054bc:	fbb1 f6f7 	udiv	r6, r1, r7
 80054c0:	fb07 1416 	mls	r4, r7, r6, r1
 80054c4:	3430      	adds	r4, #48	@ 0x30
 80054c6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80054ca:	460c      	mov	r4, r1
 80054cc:	2c63      	cmp	r4, #99	@ 0x63
 80054ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80054d2:	4631      	mov	r1, r6
 80054d4:	dcf1      	bgt.n	80054ba <__exponent+0x1c>
 80054d6:	3130      	adds	r1, #48	@ 0x30
 80054d8:	1e94      	subs	r4, r2, #2
 80054da:	f803 1c01 	strb.w	r1, [r3, #-1]
 80054de:	1c41      	adds	r1, r0, #1
 80054e0:	4623      	mov	r3, r4
 80054e2:	42ab      	cmp	r3, r5
 80054e4:	d30a      	bcc.n	80054fc <__exponent+0x5e>
 80054e6:	f10d 0309 	add.w	r3, sp, #9
 80054ea:	1a9b      	subs	r3, r3, r2
 80054ec:	42ac      	cmp	r4, r5
 80054ee:	bf88      	it	hi
 80054f0:	2300      	movhi	r3, #0
 80054f2:	3302      	adds	r3, #2
 80054f4:	4403      	add	r3, r0
 80054f6:	1a18      	subs	r0, r3, r0
 80054f8:	b003      	add	sp, #12
 80054fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054fc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005500:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005504:	e7ed      	b.n	80054e2 <__exponent+0x44>
 8005506:	2330      	movs	r3, #48	@ 0x30
 8005508:	3130      	adds	r1, #48	@ 0x30
 800550a:	7083      	strb	r3, [r0, #2]
 800550c:	70c1      	strb	r1, [r0, #3]
 800550e:	1d03      	adds	r3, r0, #4
 8005510:	e7f1      	b.n	80054f6 <__exponent+0x58>
	...

08005514 <_printf_float>:
 8005514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005518:	b08d      	sub	sp, #52	@ 0x34
 800551a:	460c      	mov	r4, r1
 800551c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005520:	4616      	mov	r6, r2
 8005522:	461f      	mov	r7, r3
 8005524:	4605      	mov	r5, r0
 8005526:	f000 ff25 	bl	8006374 <_localeconv_r>
 800552a:	6803      	ldr	r3, [r0, #0]
 800552c:	9304      	str	r3, [sp, #16]
 800552e:	4618      	mov	r0, r3
 8005530:	f7fa feae 	bl	8000290 <strlen>
 8005534:	2300      	movs	r3, #0
 8005536:	930a      	str	r3, [sp, #40]	@ 0x28
 8005538:	f8d8 3000 	ldr.w	r3, [r8]
 800553c:	9005      	str	r0, [sp, #20]
 800553e:	3307      	adds	r3, #7
 8005540:	f023 0307 	bic.w	r3, r3, #7
 8005544:	f103 0208 	add.w	r2, r3, #8
 8005548:	f894 a018 	ldrb.w	sl, [r4, #24]
 800554c:	f8d4 b000 	ldr.w	fp, [r4]
 8005550:	f8c8 2000 	str.w	r2, [r8]
 8005554:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005558:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800555c:	9307      	str	r3, [sp, #28]
 800555e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005562:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005566:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800556a:	4b9c      	ldr	r3, [pc, #624]	@ (80057dc <_printf_float+0x2c8>)
 800556c:	f04f 32ff 	mov.w	r2, #4294967295
 8005570:	f7fb faec 	bl	8000b4c <__aeabi_dcmpun>
 8005574:	bb70      	cbnz	r0, 80055d4 <_printf_float+0xc0>
 8005576:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800557a:	4b98      	ldr	r3, [pc, #608]	@ (80057dc <_printf_float+0x2c8>)
 800557c:	f04f 32ff 	mov.w	r2, #4294967295
 8005580:	f7fb fac6 	bl	8000b10 <__aeabi_dcmple>
 8005584:	bb30      	cbnz	r0, 80055d4 <_printf_float+0xc0>
 8005586:	2200      	movs	r2, #0
 8005588:	2300      	movs	r3, #0
 800558a:	4640      	mov	r0, r8
 800558c:	4649      	mov	r1, r9
 800558e:	f7fb fab5 	bl	8000afc <__aeabi_dcmplt>
 8005592:	b110      	cbz	r0, 800559a <_printf_float+0x86>
 8005594:	232d      	movs	r3, #45	@ 0x2d
 8005596:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800559a:	4a91      	ldr	r2, [pc, #580]	@ (80057e0 <_printf_float+0x2cc>)
 800559c:	4b91      	ldr	r3, [pc, #580]	@ (80057e4 <_printf_float+0x2d0>)
 800559e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80055a2:	bf8c      	ite	hi
 80055a4:	4690      	movhi	r8, r2
 80055a6:	4698      	movls	r8, r3
 80055a8:	2303      	movs	r3, #3
 80055aa:	6123      	str	r3, [r4, #16]
 80055ac:	f02b 0304 	bic.w	r3, fp, #4
 80055b0:	6023      	str	r3, [r4, #0]
 80055b2:	f04f 0900 	mov.w	r9, #0
 80055b6:	9700      	str	r7, [sp, #0]
 80055b8:	4633      	mov	r3, r6
 80055ba:	aa0b      	add	r2, sp, #44	@ 0x2c
 80055bc:	4621      	mov	r1, r4
 80055be:	4628      	mov	r0, r5
 80055c0:	f000 f9d2 	bl	8005968 <_printf_common>
 80055c4:	3001      	adds	r0, #1
 80055c6:	f040 808d 	bne.w	80056e4 <_printf_float+0x1d0>
 80055ca:	f04f 30ff 	mov.w	r0, #4294967295
 80055ce:	b00d      	add	sp, #52	@ 0x34
 80055d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055d4:	4642      	mov	r2, r8
 80055d6:	464b      	mov	r3, r9
 80055d8:	4640      	mov	r0, r8
 80055da:	4649      	mov	r1, r9
 80055dc:	f7fb fab6 	bl	8000b4c <__aeabi_dcmpun>
 80055e0:	b140      	cbz	r0, 80055f4 <_printf_float+0xe0>
 80055e2:	464b      	mov	r3, r9
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	bfbc      	itt	lt
 80055e8:	232d      	movlt	r3, #45	@ 0x2d
 80055ea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80055ee:	4a7e      	ldr	r2, [pc, #504]	@ (80057e8 <_printf_float+0x2d4>)
 80055f0:	4b7e      	ldr	r3, [pc, #504]	@ (80057ec <_printf_float+0x2d8>)
 80055f2:	e7d4      	b.n	800559e <_printf_float+0x8a>
 80055f4:	6863      	ldr	r3, [r4, #4]
 80055f6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80055fa:	9206      	str	r2, [sp, #24]
 80055fc:	1c5a      	adds	r2, r3, #1
 80055fe:	d13b      	bne.n	8005678 <_printf_float+0x164>
 8005600:	2306      	movs	r3, #6
 8005602:	6063      	str	r3, [r4, #4]
 8005604:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005608:	2300      	movs	r3, #0
 800560a:	6022      	str	r2, [r4, #0]
 800560c:	9303      	str	r3, [sp, #12]
 800560e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005610:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005614:	ab09      	add	r3, sp, #36	@ 0x24
 8005616:	9300      	str	r3, [sp, #0]
 8005618:	6861      	ldr	r1, [r4, #4]
 800561a:	ec49 8b10 	vmov	d0, r8, r9
 800561e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005622:	4628      	mov	r0, r5
 8005624:	f7ff fed6 	bl	80053d4 <__cvt>
 8005628:	9b06      	ldr	r3, [sp, #24]
 800562a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800562c:	2b47      	cmp	r3, #71	@ 0x47
 800562e:	4680      	mov	r8, r0
 8005630:	d129      	bne.n	8005686 <_printf_float+0x172>
 8005632:	1cc8      	adds	r0, r1, #3
 8005634:	db02      	blt.n	800563c <_printf_float+0x128>
 8005636:	6863      	ldr	r3, [r4, #4]
 8005638:	4299      	cmp	r1, r3
 800563a:	dd41      	ble.n	80056c0 <_printf_float+0x1ac>
 800563c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005640:	fa5f fa8a 	uxtb.w	sl, sl
 8005644:	3901      	subs	r1, #1
 8005646:	4652      	mov	r2, sl
 8005648:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800564c:	9109      	str	r1, [sp, #36]	@ 0x24
 800564e:	f7ff ff26 	bl	800549e <__exponent>
 8005652:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005654:	1813      	adds	r3, r2, r0
 8005656:	2a01      	cmp	r2, #1
 8005658:	4681      	mov	r9, r0
 800565a:	6123      	str	r3, [r4, #16]
 800565c:	dc02      	bgt.n	8005664 <_printf_float+0x150>
 800565e:	6822      	ldr	r2, [r4, #0]
 8005660:	07d2      	lsls	r2, r2, #31
 8005662:	d501      	bpl.n	8005668 <_printf_float+0x154>
 8005664:	3301      	adds	r3, #1
 8005666:	6123      	str	r3, [r4, #16]
 8005668:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800566c:	2b00      	cmp	r3, #0
 800566e:	d0a2      	beq.n	80055b6 <_printf_float+0xa2>
 8005670:	232d      	movs	r3, #45	@ 0x2d
 8005672:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005676:	e79e      	b.n	80055b6 <_printf_float+0xa2>
 8005678:	9a06      	ldr	r2, [sp, #24]
 800567a:	2a47      	cmp	r2, #71	@ 0x47
 800567c:	d1c2      	bne.n	8005604 <_printf_float+0xf0>
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1c0      	bne.n	8005604 <_printf_float+0xf0>
 8005682:	2301      	movs	r3, #1
 8005684:	e7bd      	b.n	8005602 <_printf_float+0xee>
 8005686:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800568a:	d9db      	bls.n	8005644 <_printf_float+0x130>
 800568c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005690:	d118      	bne.n	80056c4 <_printf_float+0x1b0>
 8005692:	2900      	cmp	r1, #0
 8005694:	6863      	ldr	r3, [r4, #4]
 8005696:	dd0b      	ble.n	80056b0 <_printf_float+0x19c>
 8005698:	6121      	str	r1, [r4, #16]
 800569a:	b913      	cbnz	r3, 80056a2 <_printf_float+0x18e>
 800569c:	6822      	ldr	r2, [r4, #0]
 800569e:	07d0      	lsls	r0, r2, #31
 80056a0:	d502      	bpl.n	80056a8 <_printf_float+0x194>
 80056a2:	3301      	adds	r3, #1
 80056a4:	440b      	add	r3, r1
 80056a6:	6123      	str	r3, [r4, #16]
 80056a8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80056aa:	f04f 0900 	mov.w	r9, #0
 80056ae:	e7db      	b.n	8005668 <_printf_float+0x154>
 80056b0:	b913      	cbnz	r3, 80056b8 <_printf_float+0x1a4>
 80056b2:	6822      	ldr	r2, [r4, #0]
 80056b4:	07d2      	lsls	r2, r2, #31
 80056b6:	d501      	bpl.n	80056bc <_printf_float+0x1a8>
 80056b8:	3302      	adds	r3, #2
 80056ba:	e7f4      	b.n	80056a6 <_printf_float+0x192>
 80056bc:	2301      	movs	r3, #1
 80056be:	e7f2      	b.n	80056a6 <_printf_float+0x192>
 80056c0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80056c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80056c6:	4299      	cmp	r1, r3
 80056c8:	db05      	blt.n	80056d6 <_printf_float+0x1c2>
 80056ca:	6823      	ldr	r3, [r4, #0]
 80056cc:	6121      	str	r1, [r4, #16]
 80056ce:	07d8      	lsls	r0, r3, #31
 80056d0:	d5ea      	bpl.n	80056a8 <_printf_float+0x194>
 80056d2:	1c4b      	adds	r3, r1, #1
 80056d4:	e7e7      	b.n	80056a6 <_printf_float+0x192>
 80056d6:	2900      	cmp	r1, #0
 80056d8:	bfd4      	ite	le
 80056da:	f1c1 0202 	rsble	r2, r1, #2
 80056de:	2201      	movgt	r2, #1
 80056e0:	4413      	add	r3, r2
 80056e2:	e7e0      	b.n	80056a6 <_printf_float+0x192>
 80056e4:	6823      	ldr	r3, [r4, #0]
 80056e6:	055a      	lsls	r2, r3, #21
 80056e8:	d407      	bmi.n	80056fa <_printf_float+0x1e6>
 80056ea:	6923      	ldr	r3, [r4, #16]
 80056ec:	4642      	mov	r2, r8
 80056ee:	4631      	mov	r1, r6
 80056f0:	4628      	mov	r0, r5
 80056f2:	47b8      	blx	r7
 80056f4:	3001      	adds	r0, #1
 80056f6:	d12b      	bne.n	8005750 <_printf_float+0x23c>
 80056f8:	e767      	b.n	80055ca <_printf_float+0xb6>
 80056fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80056fe:	f240 80dd 	bls.w	80058bc <_printf_float+0x3a8>
 8005702:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005706:	2200      	movs	r2, #0
 8005708:	2300      	movs	r3, #0
 800570a:	f7fb f9ed 	bl	8000ae8 <__aeabi_dcmpeq>
 800570e:	2800      	cmp	r0, #0
 8005710:	d033      	beq.n	800577a <_printf_float+0x266>
 8005712:	4a37      	ldr	r2, [pc, #220]	@ (80057f0 <_printf_float+0x2dc>)
 8005714:	2301      	movs	r3, #1
 8005716:	4631      	mov	r1, r6
 8005718:	4628      	mov	r0, r5
 800571a:	47b8      	blx	r7
 800571c:	3001      	adds	r0, #1
 800571e:	f43f af54 	beq.w	80055ca <_printf_float+0xb6>
 8005722:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005726:	4543      	cmp	r3, r8
 8005728:	db02      	blt.n	8005730 <_printf_float+0x21c>
 800572a:	6823      	ldr	r3, [r4, #0]
 800572c:	07d8      	lsls	r0, r3, #31
 800572e:	d50f      	bpl.n	8005750 <_printf_float+0x23c>
 8005730:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005734:	4631      	mov	r1, r6
 8005736:	4628      	mov	r0, r5
 8005738:	47b8      	blx	r7
 800573a:	3001      	adds	r0, #1
 800573c:	f43f af45 	beq.w	80055ca <_printf_float+0xb6>
 8005740:	f04f 0900 	mov.w	r9, #0
 8005744:	f108 38ff 	add.w	r8, r8, #4294967295
 8005748:	f104 0a1a 	add.w	sl, r4, #26
 800574c:	45c8      	cmp	r8, r9
 800574e:	dc09      	bgt.n	8005764 <_printf_float+0x250>
 8005750:	6823      	ldr	r3, [r4, #0]
 8005752:	079b      	lsls	r3, r3, #30
 8005754:	f100 8103 	bmi.w	800595e <_printf_float+0x44a>
 8005758:	68e0      	ldr	r0, [r4, #12]
 800575a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800575c:	4298      	cmp	r0, r3
 800575e:	bfb8      	it	lt
 8005760:	4618      	movlt	r0, r3
 8005762:	e734      	b.n	80055ce <_printf_float+0xba>
 8005764:	2301      	movs	r3, #1
 8005766:	4652      	mov	r2, sl
 8005768:	4631      	mov	r1, r6
 800576a:	4628      	mov	r0, r5
 800576c:	47b8      	blx	r7
 800576e:	3001      	adds	r0, #1
 8005770:	f43f af2b 	beq.w	80055ca <_printf_float+0xb6>
 8005774:	f109 0901 	add.w	r9, r9, #1
 8005778:	e7e8      	b.n	800574c <_printf_float+0x238>
 800577a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800577c:	2b00      	cmp	r3, #0
 800577e:	dc39      	bgt.n	80057f4 <_printf_float+0x2e0>
 8005780:	4a1b      	ldr	r2, [pc, #108]	@ (80057f0 <_printf_float+0x2dc>)
 8005782:	2301      	movs	r3, #1
 8005784:	4631      	mov	r1, r6
 8005786:	4628      	mov	r0, r5
 8005788:	47b8      	blx	r7
 800578a:	3001      	adds	r0, #1
 800578c:	f43f af1d 	beq.w	80055ca <_printf_float+0xb6>
 8005790:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005794:	ea59 0303 	orrs.w	r3, r9, r3
 8005798:	d102      	bne.n	80057a0 <_printf_float+0x28c>
 800579a:	6823      	ldr	r3, [r4, #0]
 800579c:	07d9      	lsls	r1, r3, #31
 800579e:	d5d7      	bpl.n	8005750 <_printf_float+0x23c>
 80057a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057a4:	4631      	mov	r1, r6
 80057a6:	4628      	mov	r0, r5
 80057a8:	47b8      	blx	r7
 80057aa:	3001      	adds	r0, #1
 80057ac:	f43f af0d 	beq.w	80055ca <_printf_float+0xb6>
 80057b0:	f04f 0a00 	mov.w	sl, #0
 80057b4:	f104 0b1a 	add.w	fp, r4, #26
 80057b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057ba:	425b      	negs	r3, r3
 80057bc:	4553      	cmp	r3, sl
 80057be:	dc01      	bgt.n	80057c4 <_printf_float+0x2b0>
 80057c0:	464b      	mov	r3, r9
 80057c2:	e793      	b.n	80056ec <_printf_float+0x1d8>
 80057c4:	2301      	movs	r3, #1
 80057c6:	465a      	mov	r2, fp
 80057c8:	4631      	mov	r1, r6
 80057ca:	4628      	mov	r0, r5
 80057cc:	47b8      	blx	r7
 80057ce:	3001      	adds	r0, #1
 80057d0:	f43f aefb 	beq.w	80055ca <_printf_float+0xb6>
 80057d4:	f10a 0a01 	add.w	sl, sl, #1
 80057d8:	e7ee      	b.n	80057b8 <_printf_float+0x2a4>
 80057da:	bf00      	nop
 80057dc:	7fefffff 	.word	0x7fefffff
 80057e0:	08009cb0 	.word	0x08009cb0
 80057e4:	08009cac 	.word	0x08009cac
 80057e8:	08009cb8 	.word	0x08009cb8
 80057ec:	08009cb4 	.word	0x08009cb4
 80057f0:	08009cbc 	.word	0x08009cbc
 80057f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80057f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80057fa:	4553      	cmp	r3, sl
 80057fc:	bfa8      	it	ge
 80057fe:	4653      	movge	r3, sl
 8005800:	2b00      	cmp	r3, #0
 8005802:	4699      	mov	r9, r3
 8005804:	dc36      	bgt.n	8005874 <_printf_float+0x360>
 8005806:	f04f 0b00 	mov.w	fp, #0
 800580a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800580e:	f104 021a 	add.w	r2, r4, #26
 8005812:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005814:	9306      	str	r3, [sp, #24]
 8005816:	eba3 0309 	sub.w	r3, r3, r9
 800581a:	455b      	cmp	r3, fp
 800581c:	dc31      	bgt.n	8005882 <_printf_float+0x36e>
 800581e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005820:	459a      	cmp	sl, r3
 8005822:	dc3a      	bgt.n	800589a <_printf_float+0x386>
 8005824:	6823      	ldr	r3, [r4, #0]
 8005826:	07da      	lsls	r2, r3, #31
 8005828:	d437      	bmi.n	800589a <_printf_float+0x386>
 800582a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800582c:	ebaa 0903 	sub.w	r9, sl, r3
 8005830:	9b06      	ldr	r3, [sp, #24]
 8005832:	ebaa 0303 	sub.w	r3, sl, r3
 8005836:	4599      	cmp	r9, r3
 8005838:	bfa8      	it	ge
 800583a:	4699      	movge	r9, r3
 800583c:	f1b9 0f00 	cmp.w	r9, #0
 8005840:	dc33      	bgt.n	80058aa <_printf_float+0x396>
 8005842:	f04f 0800 	mov.w	r8, #0
 8005846:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800584a:	f104 0b1a 	add.w	fp, r4, #26
 800584e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005850:	ebaa 0303 	sub.w	r3, sl, r3
 8005854:	eba3 0309 	sub.w	r3, r3, r9
 8005858:	4543      	cmp	r3, r8
 800585a:	f77f af79 	ble.w	8005750 <_printf_float+0x23c>
 800585e:	2301      	movs	r3, #1
 8005860:	465a      	mov	r2, fp
 8005862:	4631      	mov	r1, r6
 8005864:	4628      	mov	r0, r5
 8005866:	47b8      	blx	r7
 8005868:	3001      	adds	r0, #1
 800586a:	f43f aeae 	beq.w	80055ca <_printf_float+0xb6>
 800586e:	f108 0801 	add.w	r8, r8, #1
 8005872:	e7ec      	b.n	800584e <_printf_float+0x33a>
 8005874:	4642      	mov	r2, r8
 8005876:	4631      	mov	r1, r6
 8005878:	4628      	mov	r0, r5
 800587a:	47b8      	blx	r7
 800587c:	3001      	adds	r0, #1
 800587e:	d1c2      	bne.n	8005806 <_printf_float+0x2f2>
 8005880:	e6a3      	b.n	80055ca <_printf_float+0xb6>
 8005882:	2301      	movs	r3, #1
 8005884:	4631      	mov	r1, r6
 8005886:	4628      	mov	r0, r5
 8005888:	9206      	str	r2, [sp, #24]
 800588a:	47b8      	blx	r7
 800588c:	3001      	adds	r0, #1
 800588e:	f43f ae9c 	beq.w	80055ca <_printf_float+0xb6>
 8005892:	9a06      	ldr	r2, [sp, #24]
 8005894:	f10b 0b01 	add.w	fp, fp, #1
 8005898:	e7bb      	b.n	8005812 <_printf_float+0x2fe>
 800589a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800589e:	4631      	mov	r1, r6
 80058a0:	4628      	mov	r0, r5
 80058a2:	47b8      	blx	r7
 80058a4:	3001      	adds	r0, #1
 80058a6:	d1c0      	bne.n	800582a <_printf_float+0x316>
 80058a8:	e68f      	b.n	80055ca <_printf_float+0xb6>
 80058aa:	9a06      	ldr	r2, [sp, #24]
 80058ac:	464b      	mov	r3, r9
 80058ae:	4442      	add	r2, r8
 80058b0:	4631      	mov	r1, r6
 80058b2:	4628      	mov	r0, r5
 80058b4:	47b8      	blx	r7
 80058b6:	3001      	adds	r0, #1
 80058b8:	d1c3      	bne.n	8005842 <_printf_float+0x32e>
 80058ba:	e686      	b.n	80055ca <_printf_float+0xb6>
 80058bc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80058c0:	f1ba 0f01 	cmp.w	sl, #1
 80058c4:	dc01      	bgt.n	80058ca <_printf_float+0x3b6>
 80058c6:	07db      	lsls	r3, r3, #31
 80058c8:	d536      	bpl.n	8005938 <_printf_float+0x424>
 80058ca:	2301      	movs	r3, #1
 80058cc:	4642      	mov	r2, r8
 80058ce:	4631      	mov	r1, r6
 80058d0:	4628      	mov	r0, r5
 80058d2:	47b8      	blx	r7
 80058d4:	3001      	adds	r0, #1
 80058d6:	f43f ae78 	beq.w	80055ca <_printf_float+0xb6>
 80058da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058de:	4631      	mov	r1, r6
 80058e0:	4628      	mov	r0, r5
 80058e2:	47b8      	blx	r7
 80058e4:	3001      	adds	r0, #1
 80058e6:	f43f ae70 	beq.w	80055ca <_printf_float+0xb6>
 80058ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80058ee:	2200      	movs	r2, #0
 80058f0:	2300      	movs	r3, #0
 80058f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058f6:	f7fb f8f7 	bl	8000ae8 <__aeabi_dcmpeq>
 80058fa:	b9c0      	cbnz	r0, 800592e <_printf_float+0x41a>
 80058fc:	4653      	mov	r3, sl
 80058fe:	f108 0201 	add.w	r2, r8, #1
 8005902:	4631      	mov	r1, r6
 8005904:	4628      	mov	r0, r5
 8005906:	47b8      	blx	r7
 8005908:	3001      	adds	r0, #1
 800590a:	d10c      	bne.n	8005926 <_printf_float+0x412>
 800590c:	e65d      	b.n	80055ca <_printf_float+0xb6>
 800590e:	2301      	movs	r3, #1
 8005910:	465a      	mov	r2, fp
 8005912:	4631      	mov	r1, r6
 8005914:	4628      	mov	r0, r5
 8005916:	47b8      	blx	r7
 8005918:	3001      	adds	r0, #1
 800591a:	f43f ae56 	beq.w	80055ca <_printf_float+0xb6>
 800591e:	f108 0801 	add.w	r8, r8, #1
 8005922:	45d0      	cmp	r8, sl
 8005924:	dbf3      	blt.n	800590e <_printf_float+0x3fa>
 8005926:	464b      	mov	r3, r9
 8005928:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800592c:	e6df      	b.n	80056ee <_printf_float+0x1da>
 800592e:	f04f 0800 	mov.w	r8, #0
 8005932:	f104 0b1a 	add.w	fp, r4, #26
 8005936:	e7f4      	b.n	8005922 <_printf_float+0x40e>
 8005938:	2301      	movs	r3, #1
 800593a:	4642      	mov	r2, r8
 800593c:	e7e1      	b.n	8005902 <_printf_float+0x3ee>
 800593e:	2301      	movs	r3, #1
 8005940:	464a      	mov	r2, r9
 8005942:	4631      	mov	r1, r6
 8005944:	4628      	mov	r0, r5
 8005946:	47b8      	blx	r7
 8005948:	3001      	adds	r0, #1
 800594a:	f43f ae3e 	beq.w	80055ca <_printf_float+0xb6>
 800594e:	f108 0801 	add.w	r8, r8, #1
 8005952:	68e3      	ldr	r3, [r4, #12]
 8005954:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005956:	1a5b      	subs	r3, r3, r1
 8005958:	4543      	cmp	r3, r8
 800595a:	dcf0      	bgt.n	800593e <_printf_float+0x42a>
 800595c:	e6fc      	b.n	8005758 <_printf_float+0x244>
 800595e:	f04f 0800 	mov.w	r8, #0
 8005962:	f104 0919 	add.w	r9, r4, #25
 8005966:	e7f4      	b.n	8005952 <_printf_float+0x43e>

08005968 <_printf_common>:
 8005968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800596c:	4616      	mov	r6, r2
 800596e:	4698      	mov	r8, r3
 8005970:	688a      	ldr	r2, [r1, #8]
 8005972:	690b      	ldr	r3, [r1, #16]
 8005974:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005978:	4293      	cmp	r3, r2
 800597a:	bfb8      	it	lt
 800597c:	4613      	movlt	r3, r2
 800597e:	6033      	str	r3, [r6, #0]
 8005980:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005984:	4607      	mov	r7, r0
 8005986:	460c      	mov	r4, r1
 8005988:	b10a      	cbz	r2, 800598e <_printf_common+0x26>
 800598a:	3301      	adds	r3, #1
 800598c:	6033      	str	r3, [r6, #0]
 800598e:	6823      	ldr	r3, [r4, #0]
 8005990:	0699      	lsls	r1, r3, #26
 8005992:	bf42      	ittt	mi
 8005994:	6833      	ldrmi	r3, [r6, #0]
 8005996:	3302      	addmi	r3, #2
 8005998:	6033      	strmi	r3, [r6, #0]
 800599a:	6825      	ldr	r5, [r4, #0]
 800599c:	f015 0506 	ands.w	r5, r5, #6
 80059a0:	d106      	bne.n	80059b0 <_printf_common+0x48>
 80059a2:	f104 0a19 	add.w	sl, r4, #25
 80059a6:	68e3      	ldr	r3, [r4, #12]
 80059a8:	6832      	ldr	r2, [r6, #0]
 80059aa:	1a9b      	subs	r3, r3, r2
 80059ac:	42ab      	cmp	r3, r5
 80059ae:	dc26      	bgt.n	80059fe <_printf_common+0x96>
 80059b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80059b4:	6822      	ldr	r2, [r4, #0]
 80059b6:	3b00      	subs	r3, #0
 80059b8:	bf18      	it	ne
 80059ba:	2301      	movne	r3, #1
 80059bc:	0692      	lsls	r2, r2, #26
 80059be:	d42b      	bmi.n	8005a18 <_printf_common+0xb0>
 80059c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80059c4:	4641      	mov	r1, r8
 80059c6:	4638      	mov	r0, r7
 80059c8:	47c8      	blx	r9
 80059ca:	3001      	adds	r0, #1
 80059cc:	d01e      	beq.n	8005a0c <_printf_common+0xa4>
 80059ce:	6823      	ldr	r3, [r4, #0]
 80059d0:	6922      	ldr	r2, [r4, #16]
 80059d2:	f003 0306 	and.w	r3, r3, #6
 80059d6:	2b04      	cmp	r3, #4
 80059d8:	bf02      	ittt	eq
 80059da:	68e5      	ldreq	r5, [r4, #12]
 80059dc:	6833      	ldreq	r3, [r6, #0]
 80059de:	1aed      	subeq	r5, r5, r3
 80059e0:	68a3      	ldr	r3, [r4, #8]
 80059e2:	bf0c      	ite	eq
 80059e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059e8:	2500      	movne	r5, #0
 80059ea:	4293      	cmp	r3, r2
 80059ec:	bfc4      	itt	gt
 80059ee:	1a9b      	subgt	r3, r3, r2
 80059f0:	18ed      	addgt	r5, r5, r3
 80059f2:	2600      	movs	r6, #0
 80059f4:	341a      	adds	r4, #26
 80059f6:	42b5      	cmp	r5, r6
 80059f8:	d11a      	bne.n	8005a30 <_printf_common+0xc8>
 80059fa:	2000      	movs	r0, #0
 80059fc:	e008      	b.n	8005a10 <_printf_common+0xa8>
 80059fe:	2301      	movs	r3, #1
 8005a00:	4652      	mov	r2, sl
 8005a02:	4641      	mov	r1, r8
 8005a04:	4638      	mov	r0, r7
 8005a06:	47c8      	blx	r9
 8005a08:	3001      	adds	r0, #1
 8005a0a:	d103      	bne.n	8005a14 <_printf_common+0xac>
 8005a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a14:	3501      	adds	r5, #1
 8005a16:	e7c6      	b.n	80059a6 <_printf_common+0x3e>
 8005a18:	18e1      	adds	r1, r4, r3
 8005a1a:	1c5a      	adds	r2, r3, #1
 8005a1c:	2030      	movs	r0, #48	@ 0x30
 8005a1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a22:	4422      	add	r2, r4
 8005a24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a2c:	3302      	adds	r3, #2
 8005a2e:	e7c7      	b.n	80059c0 <_printf_common+0x58>
 8005a30:	2301      	movs	r3, #1
 8005a32:	4622      	mov	r2, r4
 8005a34:	4641      	mov	r1, r8
 8005a36:	4638      	mov	r0, r7
 8005a38:	47c8      	blx	r9
 8005a3a:	3001      	adds	r0, #1
 8005a3c:	d0e6      	beq.n	8005a0c <_printf_common+0xa4>
 8005a3e:	3601      	adds	r6, #1
 8005a40:	e7d9      	b.n	80059f6 <_printf_common+0x8e>
	...

08005a44 <_printf_i>:
 8005a44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a48:	7e0f      	ldrb	r7, [r1, #24]
 8005a4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a4c:	2f78      	cmp	r7, #120	@ 0x78
 8005a4e:	4691      	mov	r9, r2
 8005a50:	4680      	mov	r8, r0
 8005a52:	460c      	mov	r4, r1
 8005a54:	469a      	mov	sl, r3
 8005a56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a5a:	d807      	bhi.n	8005a6c <_printf_i+0x28>
 8005a5c:	2f62      	cmp	r7, #98	@ 0x62
 8005a5e:	d80a      	bhi.n	8005a76 <_printf_i+0x32>
 8005a60:	2f00      	cmp	r7, #0
 8005a62:	f000 80d1 	beq.w	8005c08 <_printf_i+0x1c4>
 8005a66:	2f58      	cmp	r7, #88	@ 0x58
 8005a68:	f000 80b8 	beq.w	8005bdc <_printf_i+0x198>
 8005a6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a74:	e03a      	b.n	8005aec <_printf_i+0xa8>
 8005a76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a7a:	2b15      	cmp	r3, #21
 8005a7c:	d8f6      	bhi.n	8005a6c <_printf_i+0x28>
 8005a7e:	a101      	add	r1, pc, #4	@ (adr r1, 8005a84 <_printf_i+0x40>)
 8005a80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a84:	08005add 	.word	0x08005add
 8005a88:	08005af1 	.word	0x08005af1
 8005a8c:	08005a6d 	.word	0x08005a6d
 8005a90:	08005a6d 	.word	0x08005a6d
 8005a94:	08005a6d 	.word	0x08005a6d
 8005a98:	08005a6d 	.word	0x08005a6d
 8005a9c:	08005af1 	.word	0x08005af1
 8005aa0:	08005a6d 	.word	0x08005a6d
 8005aa4:	08005a6d 	.word	0x08005a6d
 8005aa8:	08005a6d 	.word	0x08005a6d
 8005aac:	08005a6d 	.word	0x08005a6d
 8005ab0:	08005bef 	.word	0x08005bef
 8005ab4:	08005b1b 	.word	0x08005b1b
 8005ab8:	08005ba9 	.word	0x08005ba9
 8005abc:	08005a6d 	.word	0x08005a6d
 8005ac0:	08005a6d 	.word	0x08005a6d
 8005ac4:	08005c11 	.word	0x08005c11
 8005ac8:	08005a6d 	.word	0x08005a6d
 8005acc:	08005b1b 	.word	0x08005b1b
 8005ad0:	08005a6d 	.word	0x08005a6d
 8005ad4:	08005a6d 	.word	0x08005a6d
 8005ad8:	08005bb1 	.word	0x08005bb1
 8005adc:	6833      	ldr	r3, [r6, #0]
 8005ade:	1d1a      	adds	r2, r3, #4
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	6032      	str	r2, [r6, #0]
 8005ae4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ae8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005aec:	2301      	movs	r3, #1
 8005aee:	e09c      	b.n	8005c2a <_printf_i+0x1e6>
 8005af0:	6833      	ldr	r3, [r6, #0]
 8005af2:	6820      	ldr	r0, [r4, #0]
 8005af4:	1d19      	adds	r1, r3, #4
 8005af6:	6031      	str	r1, [r6, #0]
 8005af8:	0606      	lsls	r6, r0, #24
 8005afa:	d501      	bpl.n	8005b00 <_printf_i+0xbc>
 8005afc:	681d      	ldr	r5, [r3, #0]
 8005afe:	e003      	b.n	8005b08 <_printf_i+0xc4>
 8005b00:	0645      	lsls	r5, r0, #25
 8005b02:	d5fb      	bpl.n	8005afc <_printf_i+0xb8>
 8005b04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b08:	2d00      	cmp	r5, #0
 8005b0a:	da03      	bge.n	8005b14 <_printf_i+0xd0>
 8005b0c:	232d      	movs	r3, #45	@ 0x2d
 8005b0e:	426d      	negs	r5, r5
 8005b10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b14:	4858      	ldr	r0, [pc, #352]	@ (8005c78 <_printf_i+0x234>)
 8005b16:	230a      	movs	r3, #10
 8005b18:	e011      	b.n	8005b3e <_printf_i+0xfa>
 8005b1a:	6821      	ldr	r1, [r4, #0]
 8005b1c:	6833      	ldr	r3, [r6, #0]
 8005b1e:	0608      	lsls	r0, r1, #24
 8005b20:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b24:	d402      	bmi.n	8005b2c <_printf_i+0xe8>
 8005b26:	0649      	lsls	r1, r1, #25
 8005b28:	bf48      	it	mi
 8005b2a:	b2ad      	uxthmi	r5, r5
 8005b2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b2e:	4852      	ldr	r0, [pc, #328]	@ (8005c78 <_printf_i+0x234>)
 8005b30:	6033      	str	r3, [r6, #0]
 8005b32:	bf14      	ite	ne
 8005b34:	230a      	movne	r3, #10
 8005b36:	2308      	moveq	r3, #8
 8005b38:	2100      	movs	r1, #0
 8005b3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b3e:	6866      	ldr	r6, [r4, #4]
 8005b40:	60a6      	str	r6, [r4, #8]
 8005b42:	2e00      	cmp	r6, #0
 8005b44:	db05      	blt.n	8005b52 <_printf_i+0x10e>
 8005b46:	6821      	ldr	r1, [r4, #0]
 8005b48:	432e      	orrs	r6, r5
 8005b4a:	f021 0104 	bic.w	r1, r1, #4
 8005b4e:	6021      	str	r1, [r4, #0]
 8005b50:	d04b      	beq.n	8005bea <_printf_i+0x1a6>
 8005b52:	4616      	mov	r6, r2
 8005b54:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b58:	fb03 5711 	mls	r7, r3, r1, r5
 8005b5c:	5dc7      	ldrb	r7, [r0, r7]
 8005b5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b62:	462f      	mov	r7, r5
 8005b64:	42bb      	cmp	r3, r7
 8005b66:	460d      	mov	r5, r1
 8005b68:	d9f4      	bls.n	8005b54 <_printf_i+0x110>
 8005b6a:	2b08      	cmp	r3, #8
 8005b6c:	d10b      	bne.n	8005b86 <_printf_i+0x142>
 8005b6e:	6823      	ldr	r3, [r4, #0]
 8005b70:	07df      	lsls	r7, r3, #31
 8005b72:	d508      	bpl.n	8005b86 <_printf_i+0x142>
 8005b74:	6923      	ldr	r3, [r4, #16]
 8005b76:	6861      	ldr	r1, [r4, #4]
 8005b78:	4299      	cmp	r1, r3
 8005b7a:	bfde      	ittt	le
 8005b7c:	2330      	movle	r3, #48	@ 0x30
 8005b7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b82:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b86:	1b92      	subs	r2, r2, r6
 8005b88:	6122      	str	r2, [r4, #16]
 8005b8a:	f8cd a000 	str.w	sl, [sp]
 8005b8e:	464b      	mov	r3, r9
 8005b90:	aa03      	add	r2, sp, #12
 8005b92:	4621      	mov	r1, r4
 8005b94:	4640      	mov	r0, r8
 8005b96:	f7ff fee7 	bl	8005968 <_printf_common>
 8005b9a:	3001      	adds	r0, #1
 8005b9c:	d14a      	bne.n	8005c34 <_printf_i+0x1f0>
 8005b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba2:	b004      	add	sp, #16
 8005ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ba8:	6823      	ldr	r3, [r4, #0]
 8005baa:	f043 0320 	orr.w	r3, r3, #32
 8005bae:	6023      	str	r3, [r4, #0]
 8005bb0:	4832      	ldr	r0, [pc, #200]	@ (8005c7c <_printf_i+0x238>)
 8005bb2:	2778      	movs	r7, #120	@ 0x78
 8005bb4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005bb8:	6823      	ldr	r3, [r4, #0]
 8005bba:	6831      	ldr	r1, [r6, #0]
 8005bbc:	061f      	lsls	r7, r3, #24
 8005bbe:	f851 5b04 	ldr.w	r5, [r1], #4
 8005bc2:	d402      	bmi.n	8005bca <_printf_i+0x186>
 8005bc4:	065f      	lsls	r7, r3, #25
 8005bc6:	bf48      	it	mi
 8005bc8:	b2ad      	uxthmi	r5, r5
 8005bca:	6031      	str	r1, [r6, #0]
 8005bcc:	07d9      	lsls	r1, r3, #31
 8005bce:	bf44      	itt	mi
 8005bd0:	f043 0320 	orrmi.w	r3, r3, #32
 8005bd4:	6023      	strmi	r3, [r4, #0]
 8005bd6:	b11d      	cbz	r5, 8005be0 <_printf_i+0x19c>
 8005bd8:	2310      	movs	r3, #16
 8005bda:	e7ad      	b.n	8005b38 <_printf_i+0xf4>
 8005bdc:	4826      	ldr	r0, [pc, #152]	@ (8005c78 <_printf_i+0x234>)
 8005bde:	e7e9      	b.n	8005bb4 <_printf_i+0x170>
 8005be0:	6823      	ldr	r3, [r4, #0]
 8005be2:	f023 0320 	bic.w	r3, r3, #32
 8005be6:	6023      	str	r3, [r4, #0]
 8005be8:	e7f6      	b.n	8005bd8 <_printf_i+0x194>
 8005bea:	4616      	mov	r6, r2
 8005bec:	e7bd      	b.n	8005b6a <_printf_i+0x126>
 8005bee:	6833      	ldr	r3, [r6, #0]
 8005bf0:	6825      	ldr	r5, [r4, #0]
 8005bf2:	6961      	ldr	r1, [r4, #20]
 8005bf4:	1d18      	adds	r0, r3, #4
 8005bf6:	6030      	str	r0, [r6, #0]
 8005bf8:	062e      	lsls	r6, r5, #24
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	d501      	bpl.n	8005c02 <_printf_i+0x1be>
 8005bfe:	6019      	str	r1, [r3, #0]
 8005c00:	e002      	b.n	8005c08 <_printf_i+0x1c4>
 8005c02:	0668      	lsls	r0, r5, #25
 8005c04:	d5fb      	bpl.n	8005bfe <_printf_i+0x1ba>
 8005c06:	8019      	strh	r1, [r3, #0]
 8005c08:	2300      	movs	r3, #0
 8005c0a:	6123      	str	r3, [r4, #16]
 8005c0c:	4616      	mov	r6, r2
 8005c0e:	e7bc      	b.n	8005b8a <_printf_i+0x146>
 8005c10:	6833      	ldr	r3, [r6, #0]
 8005c12:	1d1a      	adds	r2, r3, #4
 8005c14:	6032      	str	r2, [r6, #0]
 8005c16:	681e      	ldr	r6, [r3, #0]
 8005c18:	6862      	ldr	r2, [r4, #4]
 8005c1a:	2100      	movs	r1, #0
 8005c1c:	4630      	mov	r0, r6
 8005c1e:	f7fa fae7 	bl	80001f0 <memchr>
 8005c22:	b108      	cbz	r0, 8005c28 <_printf_i+0x1e4>
 8005c24:	1b80      	subs	r0, r0, r6
 8005c26:	6060      	str	r0, [r4, #4]
 8005c28:	6863      	ldr	r3, [r4, #4]
 8005c2a:	6123      	str	r3, [r4, #16]
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c32:	e7aa      	b.n	8005b8a <_printf_i+0x146>
 8005c34:	6923      	ldr	r3, [r4, #16]
 8005c36:	4632      	mov	r2, r6
 8005c38:	4649      	mov	r1, r9
 8005c3a:	4640      	mov	r0, r8
 8005c3c:	47d0      	blx	sl
 8005c3e:	3001      	adds	r0, #1
 8005c40:	d0ad      	beq.n	8005b9e <_printf_i+0x15a>
 8005c42:	6823      	ldr	r3, [r4, #0]
 8005c44:	079b      	lsls	r3, r3, #30
 8005c46:	d413      	bmi.n	8005c70 <_printf_i+0x22c>
 8005c48:	68e0      	ldr	r0, [r4, #12]
 8005c4a:	9b03      	ldr	r3, [sp, #12]
 8005c4c:	4298      	cmp	r0, r3
 8005c4e:	bfb8      	it	lt
 8005c50:	4618      	movlt	r0, r3
 8005c52:	e7a6      	b.n	8005ba2 <_printf_i+0x15e>
 8005c54:	2301      	movs	r3, #1
 8005c56:	4632      	mov	r2, r6
 8005c58:	4649      	mov	r1, r9
 8005c5a:	4640      	mov	r0, r8
 8005c5c:	47d0      	blx	sl
 8005c5e:	3001      	adds	r0, #1
 8005c60:	d09d      	beq.n	8005b9e <_printf_i+0x15a>
 8005c62:	3501      	adds	r5, #1
 8005c64:	68e3      	ldr	r3, [r4, #12]
 8005c66:	9903      	ldr	r1, [sp, #12]
 8005c68:	1a5b      	subs	r3, r3, r1
 8005c6a:	42ab      	cmp	r3, r5
 8005c6c:	dcf2      	bgt.n	8005c54 <_printf_i+0x210>
 8005c6e:	e7eb      	b.n	8005c48 <_printf_i+0x204>
 8005c70:	2500      	movs	r5, #0
 8005c72:	f104 0619 	add.w	r6, r4, #25
 8005c76:	e7f5      	b.n	8005c64 <_printf_i+0x220>
 8005c78:	08009cbe 	.word	0x08009cbe
 8005c7c:	08009ccf 	.word	0x08009ccf

08005c80 <_scanf_float>:
 8005c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c84:	b087      	sub	sp, #28
 8005c86:	4691      	mov	r9, r2
 8005c88:	9303      	str	r3, [sp, #12]
 8005c8a:	688b      	ldr	r3, [r1, #8]
 8005c8c:	1e5a      	subs	r2, r3, #1
 8005c8e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005c92:	bf81      	itttt	hi
 8005c94:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005c98:	eb03 0b05 	addhi.w	fp, r3, r5
 8005c9c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005ca0:	608b      	strhi	r3, [r1, #8]
 8005ca2:	680b      	ldr	r3, [r1, #0]
 8005ca4:	460a      	mov	r2, r1
 8005ca6:	f04f 0500 	mov.w	r5, #0
 8005caa:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005cae:	f842 3b1c 	str.w	r3, [r2], #28
 8005cb2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005cb6:	4680      	mov	r8, r0
 8005cb8:	460c      	mov	r4, r1
 8005cba:	bf98      	it	ls
 8005cbc:	f04f 0b00 	movls.w	fp, #0
 8005cc0:	9201      	str	r2, [sp, #4]
 8005cc2:	4616      	mov	r6, r2
 8005cc4:	46aa      	mov	sl, r5
 8005cc6:	462f      	mov	r7, r5
 8005cc8:	9502      	str	r5, [sp, #8]
 8005cca:	68a2      	ldr	r2, [r4, #8]
 8005ccc:	b15a      	cbz	r2, 8005ce6 <_scanf_float+0x66>
 8005cce:	f8d9 3000 	ldr.w	r3, [r9]
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	2b4e      	cmp	r3, #78	@ 0x4e
 8005cd6:	d863      	bhi.n	8005da0 <_scanf_float+0x120>
 8005cd8:	2b40      	cmp	r3, #64	@ 0x40
 8005cda:	d83b      	bhi.n	8005d54 <_scanf_float+0xd4>
 8005cdc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005ce0:	b2c8      	uxtb	r0, r1
 8005ce2:	280e      	cmp	r0, #14
 8005ce4:	d939      	bls.n	8005d5a <_scanf_float+0xda>
 8005ce6:	b11f      	cbz	r7, 8005cf0 <_scanf_float+0x70>
 8005ce8:	6823      	ldr	r3, [r4, #0]
 8005cea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cee:	6023      	str	r3, [r4, #0]
 8005cf0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cf4:	f1ba 0f01 	cmp.w	sl, #1
 8005cf8:	f200 8114 	bhi.w	8005f24 <_scanf_float+0x2a4>
 8005cfc:	9b01      	ldr	r3, [sp, #4]
 8005cfe:	429e      	cmp	r6, r3
 8005d00:	f200 8105 	bhi.w	8005f0e <_scanf_float+0x28e>
 8005d04:	2001      	movs	r0, #1
 8005d06:	b007      	add	sp, #28
 8005d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d0c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005d10:	2a0d      	cmp	r2, #13
 8005d12:	d8e8      	bhi.n	8005ce6 <_scanf_float+0x66>
 8005d14:	a101      	add	r1, pc, #4	@ (adr r1, 8005d1c <_scanf_float+0x9c>)
 8005d16:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005d1a:	bf00      	nop
 8005d1c:	08005e65 	.word	0x08005e65
 8005d20:	08005ce7 	.word	0x08005ce7
 8005d24:	08005ce7 	.word	0x08005ce7
 8005d28:	08005ce7 	.word	0x08005ce7
 8005d2c:	08005ec1 	.word	0x08005ec1
 8005d30:	08005e9b 	.word	0x08005e9b
 8005d34:	08005ce7 	.word	0x08005ce7
 8005d38:	08005ce7 	.word	0x08005ce7
 8005d3c:	08005e73 	.word	0x08005e73
 8005d40:	08005ce7 	.word	0x08005ce7
 8005d44:	08005ce7 	.word	0x08005ce7
 8005d48:	08005ce7 	.word	0x08005ce7
 8005d4c:	08005ce7 	.word	0x08005ce7
 8005d50:	08005e2f 	.word	0x08005e2f
 8005d54:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005d58:	e7da      	b.n	8005d10 <_scanf_float+0x90>
 8005d5a:	290e      	cmp	r1, #14
 8005d5c:	d8c3      	bhi.n	8005ce6 <_scanf_float+0x66>
 8005d5e:	a001      	add	r0, pc, #4	@ (adr r0, 8005d64 <_scanf_float+0xe4>)
 8005d60:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005d64:	08005e1f 	.word	0x08005e1f
 8005d68:	08005ce7 	.word	0x08005ce7
 8005d6c:	08005e1f 	.word	0x08005e1f
 8005d70:	08005eaf 	.word	0x08005eaf
 8005d74:	08005ce7 	.word	0x08005ce7
 8005d78:	08005dc1 	.word	0x08005dc1
 8005d7c:	08005e05 	.word	0x08005e05
 8005d80:	08005e05 	.word	0x08005e05
 8005d84:	08005e05 	.word	0x08005e05
 8005d88:	08005e05 	.word	0x08005e05
 8005d8c:	08005e05 	.word	0x08005e05
 8005d90:	08005e05 	.word	0x08005e05
 8005d94:	08005e05 	.word	0x08005e05
 8005d98:	08005e05 	.word	0x08005e05
 8005d9c:	08005e05 	.word	0x08005e05
 8005da0:	2b6e      	cmp	r3, #110	@ 0x6e
 8005da2:	d809      	bhi.n	8005db8 <_scanf_float+0x138>
 8005da4:	2b60      	cmp	r3, #96	@ 0x60
 8005da6:	d8b1      	bhi.n	8005d0c <_scanf_float+0x8c>
 8005da8:	2b54      	cmp	r3, #84	@ 0x54
 8005daa:	d07b      	beq.n	8005ea4 <_scanf_float+0x224>
 8005dac:	2b59      	cmp	r3, #89	@ 0x59
 8005dae:	d19a      	bne.n	8005ce6 <_scanf_float+0x66>
 8005db0:	2d07      	cmp	r5, #7
 8005db2:	d198      	bne.n	8005ce6 <_scanf_float+0x66>
 8005db4:	2508      	movs	r5, #8
 8005db6:	e02f      	b.n	8005e18 <_scanf_float+0x198>
 8005db8:	2b74      	cmp	r3, #116	@ 0x74
 8005dba:	d073      	beq.n	8005ea4 <_scanf_float+0x224>
 8005dbc:	2b79      	cmp	r3, #121	@ 0x79
 8005dbe:	e7f6      	b.n	8005dae <_scanf_float+0x12e>
 8005dc0:	6821      	ldr	r1, [r4, #0]
 8005dc2:	05c8      	lsls	r0, r1, #23
 8005dc4:	d51e      	bpl.n	8005e04 <_scanf_float+0x184>
 8005dc6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005dca:	6021      	str	r1, [r4, #0]
 8005dcc:	3701      	adds	r7, #1
 8005dce:	f1bb 0f00 	cmp.w	fp, #0
 8005dd2:	d003      	beq.n	8005ddc <_scanf_float+0x15c>
 8005dd4:	3201      	adds	r2, #1
 8005dd6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005dda:	60a2      	str	r2, [r4, #8]
 8005ddc:	68a3      	ldr	r3, [r4, #8]
 8005dde:	3b01      	subs	r3, #1
 8005de0:	60a3      	str	r3, [r4, #8]
 8005de2:	6923      	ldr	r3, [r4, #16]
 8005de4:	3301      	adds	r3, #1
 8005de6:	6123      	str	r3, [r4, #16]
 8005de8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005dec:	3b01      	subs	r3, #1
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	f8c9 3004 	str.w	r3, [r9, #4]
 8005df4:	f340 8082 	ble.w	8005efc <_scanf_float+0x27c>
 8005df8:	f8d9 3000 	ldr.w	r3, [r9]
 8005dfc:	3301      	adds	r3, #1
 8005dfe:	f8c9 3000 	str.w	r3, [r9]
 8005e02:	e762      	b.n	8005cca <_scanf_float+0x4a>
 8005e04:	eb1a 0105 	adds.w	r1, sl, r5
 8005e08:	f47f af6d 	bne.w	8005ce6 <_scanf_float+0x66>
 8005e0c:	6822      	ldr	r2, [r4, #0]
 8005e0e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005e12:	6022      	str	r2, [r4, #0]
 8005e14:	460d      	mov	r5, r1
 8005e16:	468a      	mov	sl, r1
 8005e18:	f806 3b01 	strb.w	r3, [r6], #1
 8005e1c:	e7de      	b.n	8005ddc <_scanf_float+0x15c>
 8005e1e:	6822      	ldr	r2, [r4, #0]
 8005e20:	0610      	lsls	r0, r2, #24
 8005e22:	f57f af60 	bpl.w	8005ce6 <_scanf_float+0x66>
 8005e26:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e2a:	6022      	str	r2, [r4, #0]
 8005e2c:	e7f4      	b.n	8005e18 <_scanf_float+0x198>
 8005e2e:	f1ba 0f00 	cmp.w	sl, #0
 8005e32:	d10c      	bne.n	8005e4e <_scanf_float+0x1ce>
 8005e34:	b977      	cbnz	r7, 8005e54 <_scanf_float+0x1d4>
 8005e36:	6822      	ldr	r2, [r4, #0]
 8005e38:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005e3c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005e40:	d108      	bne.n	8005e54 <_scanf_float+0x1d4>
 8005e42:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005e46:	6022      	str	r2, [r4, #0]
 8005e48:	f04f 0a01 	mov.w	sl, #1
 8005e4c:	e7e4      	b.n	8005e18 <_scanf_float+0x198>
 8005e4e:	f1ba 0f02 	cmp.w	sl, #2
 8005e52:	d050      	beq.n	8005ef6 <_scanf_float+0x276>
 8005e54:	2d01      	cmp	r5, #1
 8005e56:	d002      	beq.n	8005e5e <_scanf_float+0x1de>
 8005e58:	2d04      	cmp	r5, #4
 8005e5a:	f47f af44 	bne.w	8005ce6 <_scanf_float+0x66>
 8005e5e:	3501      	adds	r5, #1
 8005e60:	b2ed      	uxtb	r5, r5
 8005e62:	e7d9      	b.n	8005e18 <_scanf_float+0x198>
 8005e64:	f1ba 0f01 	cmp.w	sl, #1
 8005e68:	f47f af3d 	bne.w	8005ce6 <_scanf_float+0x66>
 8005e6c:	f04f 0a02 	mov.w	sl, #2
 8005e70:	e7d2      	b.n	8005e18 <_scanf_float+0x198>
 8005e72:	b975      	cbnz	r5, 8005e92 <_scanf_float+0x212>
 8005e74:	2f00      	cmp	r7, #0
 8005e76:	f47f af37 	bne.w	8005ce8 <_scanf_float+0x68>
 8005e7a:	6822      	ldr	r2, [r4, #0]
 8005e7c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005e80:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005e84:	f040 8103 	bne.w	800608e <_scanf_float+0x40e>
 8005e88:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005e8c:	6022      	str	r2, [r4, #0]
 8005e8e:	2501      	movs	r5, #1
 8005e90:	e7c2      	b.n	8005e18 <_scanf_float+0x198>
 8005e92:	2d03      	cmp	r5, #3
 8005e94:	d0e3      	beq.n	8005e5e <_scanf_float+0x1de>
 8005e96:	2d05      	cmp	r5, #5
 8005e98:	e7df      	b.n	8005e5a <_scanf_float+0x1da>
 8005e9a:	2d02      	cmp	r5, #2
 8005e9c:	f47f af23 	bne.w	8005ce6 <_scanf_float+0x66>
 8005ea0:	2503      	movs	r5, #3
 8005ea2:	e7b9      	b.n	8005e18 <_scanf_float+0x198>
 8005ea4:	2d06      	cmp	r5, #6
 8005ea6:	f47f af1e 	bne.w	8005ce6 <_scanf_float+0x66>
 8005eaa:	2507      	movs	r5, #7
 8005eac:	e7b4      	b.n	8005e18 <_scanf_float+0x198>
 8005eae:	6822      	ldr	r2, [r4, #0]
 8005eb0:	0591      	lsls	r1, r2, #22
 8005eb2:	f57f af18 	bpl.w	8005ce6 <_scanf_float+0x66>
 8005eb6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005eba:	6022      	str	r2, [r4, #0]
 8005ebc:	9702      	str	r7, [sp, #8]
 8005ebe:	e7ab      	b.n	8005e18 <_scanf_float+0x198>
 8005ec0:	6822      	ldr	r2, [r4, #0]
 8005ec2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005ec6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005eca:	d005      	beq.n	8005ed8 <_scanf_float+0x258>
 8005ecc:	0550      	lsls	r0, r2, #21
 8005ece:	f57f af0a 	bpl.w	8005ce6 <_scanf_float+0x66>
 8005ed2:	2f00      	cmp	r7, #0
 8005ed4:	f000 80db 	beq.w	800608e <_scanf_float+0x40e>
 8005ed8:	0591      	lsls	r1, r2, #22
 8005eda:	bf58      	it	pl
 8005edc:	9902      	ldrpl	r1, [sp, #8]
 8005ede:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005ee2:	bf58      	it	pl
 8005ee4:	1a79      	subpl	r1, r7, r1
 8005ee6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005eea:	bf58      	it	pl
 8005eec:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005ef0:	6022      	str	r2, [r4, #0]
 8005ef2:	2700      	movs	r7, #0
 8005ef4:	e790      	b.n	8005e18 <_scanf_float+0x198>
 8005ef6:	f04f 0a03 	mov.w	sl, #3
 8005efa:	e78d      	b.n	8005e18 <_scanf_float+0x198>
 8005efc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005f00:	4649      	mov	r1, r9
 8005f02:	4640      	mov	r0, r8
 8005f04:	4798      	blx	r3
 8005f06:	2800      	cmp	r0, #0
 8005f08:	f43f aedf 	beq.w	8005cca <_scanf_float+0x4a>
 8005f0c:	e6eb      	b.n	8005ce6 <_scanf_float+0x66>
 8005f0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005f16:	464a      	mov	r2, r9
 8005f18:	4640      	mov	r0, r8
 8005f1a:	4798      	blx	r3
 8005f1c:	6923      	ldr	r3, [r4, #16]
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	6123      	str	r3, [r4, #16]
 8005f22:	e6eb      	b.n	8005cfc <_scanf_float+0x7c>
 8005f24:	1e6b      	subs	r3, r5, #1
 8005f26:	2b06      	cmp	r3, #6
 8005f28:	d824      	bhi.n	8005f74 <_scanf_float+0x2f4>
 8005f2a:	2d02      	cmp	r5, #2
 8005f2c:	d836      	bhi.n	8005f9c <_scanf_float+0x31c>
 8005f2e:	9b01      	ldr	r3, [sp, #4]
 8005f30:	429e      	cmp	r6, r3
 8005f32:	f67f aee7 	bls.w	8005d04 <_scanf_float+0x84>
 8005f36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f3a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005f3e:	464a      	mov	r2, r9
 8005f40:	4640      	mov	r0, r8
 8005f42:	4798      	blx	r3
 8005f44:	6923      	ldr	r3, [r4, #16]
 8005f46:	3b01      	subs	r3, #1
 8005f48:	6123      	str	r3, [r4, #16]
 8005f4a:	e7f0      	b.n	8005f2e <_scanf_float+0x2ae>
 8005f4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f50:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005f54:	464a      	mov	r2, r9
 8005f56:	4640      	mov	r0, r8
 8005f58:	4798      	blx	r3
 8005f5a:	6923      	ldr	r3, [r4, #16]
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	6123      	str	r3, [r4, #16]
 8005f60:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f64:	fa5f fa8a 	uxtb.w	sl, sl
 8005f68:	f1ba 0f02 	cmp.w	sl, #2
 8005f6c:	d1ee      	bne.n	8005f4c <_scanf_float+0x2cc>
 8005f6e:	3d03      	subs	r5, #3
 8005f70:	b2ed      	uxtb	r5, r5
 8005f72:	1b76      	subs	r6, r6, r5
 8005f74:	6823      	ldr	r3, [r4, #0]
 8005f76:	05da      	lsls	r2, r3, #23
 8005f78:	d530      	bpl.n	8005fdc <_scanf_float+0x35c>
 8005f7a:	055b      	lsls	r3, r3, #21
 8005f7c:	d511      	bpl.n	8005fa2 <_scanf_float+0x322>
 8005f7e:	9b01      	ldr	r3, [sp, #4]
 8005f80:	429e      	cmp	r6, r3
 8005f82:	f67f aebf 	bls.w	8005d04 <_scanf_float+0x84>
 8005f86:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005f8e:	464a      	mov	r2, r9
 8005f90:	4640      	mov	r0, r8
 8005f92:	4798      	blx	r3
 8005f94:	6923      	ldr	r3, [r4, #16]
 8005f96:	3b01      	subs	r3, #1
 8005f98:	6123      	str	r3, [r4, #16]
 8005f9a:	e7f0      	b.n	8005f7e <_scanf_float+0x2fe>
 8005f9c:	46aa      	mov	sl, r5
 8005f9e:	46b3      	mov	fp, r6
 8005fa0:	e7de      	b.n	8005f60 <_scanf_float+0x2e0>
 8005fa2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005fa6:	6923      	ldr	r3, [r4, #16]
 8005fa8:	2965      	cmp	r1, #101	@ 0x65
 8005faa:	f103 33ff 	add.w	r3, r3, #4294967295
 8005fae:	f106 35ff 	add.w	r5, r6, #4294967295
 8005fb2:	6123      	str	r3, [r4, #16]
 8005fb4:	d00c      	beq.n	8005fd0 <_scanf_float+0x350>
 8005fb6:	2945      	cmp	r1, #69	@ 0x45
 8005fb8:	d00a      	beq.n	8005fd0 <_scanf_float+0x350>
 8005fba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005fbe:	464a      	mov	r2, r9
 8005fc0:	4640      	mov	r0, r8
 8005fc2:	4798      	blx	r3
 8005fc4:	6923      	ldr	r3, [r4, #16]
 8005fc6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005fca:	3b01      	subs	r3, #1
 8005fcc:	1eb5      	subs	r5, r6, #2
 8005fce:	6123      	str	r3, [r4, #16]
 8005fd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005fd4:	464a      	mov	r2, r9
 8005fd6:	4640      	mov	r0, r8
 8005fd8:	4798      	blx	r3
 8005fda:	462e      	mov	r6, r5
 8005fdc:	6822      	ldr	r2, [r4, #0]
 8005fde:	f012 0210 	ands.w	r2, r2, #16
 8005fe2:	d001      	beq.n	8005fe8 <_scanf_float+0x368>
 8005fe4:	2000      	movs	r0, #0
 8005fe6:	e68e      	b.n	8005d06 <_scanf_float+0x86>
 8005fe8:	7032      	strb	r2, [r6, #0]
 8005fea:	6823      	ldr	r3, [r4, #0]
 8005fec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005ff0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ff4:	d125      	bne.n	8006042 <_scanf_float+0x3c2>
 8005ff6:	9b02      	ldr	r3, [sp, #8]
 8005ff8:	429f      	cmp	r7, r3
 8005ffa:	d00a      	beq.n	8006012 <_scanf_float+0x392>
 8005ffc:	1bda      	subs	r2, r3, r7
 8005ffe:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006002:	429e      	cmp	r6, r3
 8006004:	bf28      	it	cs
 8006006:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800600a:	4922      	ldr	r1, [pc, #136]	@ (8006094 <_scanf_float+0x414>)
 800600c:	4630      	mov	r0, r6
 800600e:	f000 f907 	bl	8006220 <siprintf>
 8006012:	9901      	ldr	r1, [sp, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	4640      	mov	r0, r8
 8006018:	f002 fc2e 	bl	8008878 <_strtod_r>
 800601c:	9b03      	ldr	r3, [sp, #12]
 800601e:	6821      	ldr	r1, [r4, #0]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f011 0f02 	tst.w	r1, #2
 8006026:	ec57 6b10 	vmov	r6, r7, d0
 800602a:	f103 0204 	add.w	r2, r3, #4
 800602e:	d015      	beq.n	800605c <_scanf_float+0x3dc>
 8006030:	9903      	ldr	r1, [sp, #12]
 8006032:	600a      	str	r2, [r1, #0]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	e9c3 6700 	strd	r6, r7, [r3]
 800603a:	68e3      	ldr	r3, [r4, #12]
 800603c:	3301      	adds	r3, #1
 800603e:	60e3      	str	r3, [r4, #12]
 8006040:	e7d0      	b.n	8005fe4 <_scanf_float+0x364>
 8006042:	9b04      	ldr	r3, [sp, #16]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d0e4      	beq.n	8006012 <_scanf_float+0x392>
 8006048:	9905      	ldr	r1, [sp, #20]
 800604a:	230a      	movs	r3, #10
 800604c:	3101      	adds	r1, #1
 800604e:	4640      	mov	r0, r8
 8006050:	f002 fc92 	bl	8008978 <_strtol_r>
 8006054:	9b04      	ldr	r3, [sp, #16]
 8006056:	9e05      	ldr	r6, [sp, #20]
 8006058:	1ac2      	subs	r2, r0, r3
 800605a:	e7d0      	b.n	8005ffe <_scanf_float+0x37e>
 800605c:	f011 0f04 	tst.w	r1, #4
 8006060:	9903      	ldr	r1, [sp, #12]
 8006062:	600a      	str	r2, [r1, #0]
 8006064:	d1e6      	bne.n	8006034 <_scanf_float+0x3b4>
 8006066:	681d      	ldr	r5, [r3, #0]
 8006068:	4632      	mov	r2, r6
 800606a:	463b      	mov	r3, r7
 800606c:	4630      	mov	r0, r6
 800606e:	4639      	mov	r1, r7
 8006070:	f7fa fd6c 	bl	8000b4c <__aeabi_dcmpun>
 8006074:	b128      	cbz	r0, 8006082 <_scanf_float+0x402>
 8006076:	4808      	ldr	r0, [pc, #32]	@ (8006098 <_scanf_float+0x418>)
 8006078:	f000 f9f4 	bl	8006464 <nanf>
 800607c:	ed85 0a00 	vstr	s0, [r5]
 8006080:	e7db      	b.n	800603a <_scanf_float+0x3ba>
 8006082:	4630      	mov	r0, r6
 8006084:	4639      	mov	r1, r7
 8006086:	f7fa fdbf 	bl	8000c08 <__aeabi_d2f>
 800608a:	6028      	str	r0, [r5, #0]
 800608c:	e7d5      	b.n	800603a <_scanf_float+0x3ba>
 800608e:	2700      	movs	r7, #0
 8006090:	e62e      	b.n	8005cf0 <_scanf_float+0x70>
 8006092:	bf00      	nop
 8006094:	08009ce0 	.word	0x08009ce0
 8006098:	08009e21 	.word	0x08009e21

0800609c <std>:
 800609c:	2300      	movs	r3, #0
 800609e:	b510      	push	{r4, lr}
 80060a0:	4604      	mov	r4, r0
 80060a2:	e9c0 3300 	strd	r3, r3, [r0]
 80060a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060aa:	6083      	str	r3, [r0, #8]
 80060ac:	8181      	strh	r1, [r0, #12]
 80060ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80060b0:	81c2      	strh	r2, [r0, #14]
 80060b2:	6183      	str	r3, [r0, #24]
 80060b4:	4619      	mov	r1, r3
 80060b6:	2208      	movs	r2, #8
 80060b8:	305c      	adds	r0, #92	@ 0x5c
 80060ba:	f000 f953 	bl	8006364 <memset>
 80060be:	4b0d      	ldr	r3, [pc, #52]	@ (80060f4 <std+0x58>)
 80060c0:	6263      	str	r3, [r4, #36]	@ 0x24
 80060c2:	4b0d      	ldr	r3, [pc, #52]	@ (80060f8 <std+0x5c>)
 80060c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80060c6:	4b0d      	ldr	r3, [pc, #52]	@ (80060fc <std+0x60>)
 80060c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80060ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006100 <std+0x64>)
 80060cc:	6323      	str	r3, [r4, #48]	@ 0x30
 80060ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006104 <std+0x68>)
 80060d0:	6224      	str	r4, [r4, #32]
 80060d2:	429c      	cmp	r4, r3
 80060d4:	d006      	beq.n	80060e4 <std+0x48>
 80060d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80060da:	4294      	cmp	r4, r2
 80060dc:	d002      	beq.n	80060e4 <std+0x48>
 80060de:	33d0      	adds	r3, #208	@ 0xd0
 80060e0:	429c      	cmp	r4, r3
 80060e2:	d105      	bne.n	80060f0 <std+0x54>
 80060e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80060e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060ec:	f000 b9b6 	b.w	800645c <__retarget_lock_init_recursive>
 80060f0:	bd10      	pop	{r4, pc}
 80060f2:	bf00      	nop
 80060f4:	08006265 	.word	0x08006265
 80060f8:	08006287 	.word	0x08006287
 80060fc:	080062bf 	.word	0x080062bf
 8006100:	080062e3 	.word	0x080062e3
 8006104:	200003b8 	.word	0x200003b8

08006108 <stdio_exit_handler>:
 8006108:	4a02      	ldr	r2, [pc, #8]	@ (8006114 <stdio_exit_handler+0xc>)
 800610a:	4903      	ldr	r1, [pc, #12]	@ (8006118 <stdio_exit_handler+0x10>)
 800610c:	4803      	ldr	r0, [pc, #12]	@ (800611c <stdio_exit_handler+0x14>)
 800610e:	f000 b869 	b.w	80061e4 <_fwalk_sglue>
 8006112:	bf00      	nop
 8006114:	20000018 	.word	0x20000018
 8006118:	08008d35 	.word	0x08008d35
 800611c:	20000028 	.word	0x20000028

08006120 <cleanup_stdio>:
 8006120:	6841      	ldr	r1, [r0, #4]
 8006122:	4b0c      	ldr	r3, [pc, #48]	@ (8006154 <cleanup_stdio+0x34>)
 8006124:	4299      	cmp	r1, r3
 8006126:	b510      	push	{r4, lr}
 8006128:	4604      	mov	r4, r0
 800612a:	d001      	beq.n	8006130 <cleanup_stdio+0x10>
 800612c:	f002 fe02 	bl	8008d34 <_fflush_r>
 8006130:	68a1      	ldr	r1, [r4, #8]
 8006132:	4b09      	ldr	r3, [pc, #36]	@ (8006158 <cleanup_stdio+0x38>)
 8006134:	4299      	cmp	r1, r3
 8006136:	d002      	beq.n	800613e <cleanup_stdio+0x1e>
 8006138:	4620      	mov	r0, r4
 800613a:	f002 fdfb 	bl	8008d34 <_fflush_r>
 800613e:	68e1      	ldr	r1, [r4, #12]
 8006140:	4b06      	ldr	r3, [pc, #24]	@ (800615c <cleanup_stdio+0x3c>)
 8006142:	4299      	cmp	r1, r3
 8006144:	d004      	beq.n	8006150 <cleanup_stdio+0x30>
 8006146:	4620      	mov	r0, r4
 8006148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800614c:	f002 bdf2 	b.w	8008d34 <_fflush_r>
 8006150:	bd10      	pop	{r4, pc}
 8006152:	bf00      	nop
 8006154:	200003b8 	.word	0x200003b8
 8006158:	20000420 	.word	0x20000420
 800615c:	20000488 	.word	0x20000488

08006160 <global_stdio_init.part.0>:
 8006160:	b510      	push	{r4, lr}
 8006162:	4b0b      	ldr	r3, [pc, #44]	@ (8006190 <global_stdio_init.part.0+0x30>)
 8006164:	4c0b      	ldr	r4, [pc, #44]	@ (8006194 <global_stdio_init.part.0+0x34>)
 8006166:	4a0c      	ldr	r2, [pc, #48]	@ (8006198 <global_stdio_init.part.0+0x38>)
 8006168:	601a      	str	r2, [r3, #0]
 800616a:	4620      	mov	r0, r4
 800616c:	2200      	movs	r2, #0
 800616e:	2104      	movs	r1, #4
 8006170:	f7ff ff94 	bl	800609c <std>
 8006174:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006178:	2201      	movs	r2, #1
 800617a:	2109      	movs	r1, #9
 800617c:	f7ff ff8e 	bl	800609c <std>
 8006180:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006184:	2202      	movs	r2, #2
 8006186:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800618a:	2112      	movs	r1, #18
 800618c:	f7ff bf86 	b.w	800609c <std>
 8006190:	200004f0 	.word	0x200004f0
 8006194:	200003b8 	.word	0x200003b8
 8006198:	08006109 	.word	0x08006109

0800619c <__sfp_lock_acquire>:
 800619c:	4801      	ldr	r0, [pc, #4]	@ (80061a4 <__sfp_lock_acquire+0x8>)
 800619e:	f000 b95e 	b.w	800645e <__retarget_lock_acquire_recursive>
 80061a2:	bf00      	nop
 80061a4:	200004f9 	.word	0x200004f9

080061a8 <__sfp_lock_release>:
 80061a8:	4801      	ldr	r0, [pc, #4]	@ (80061b0 <__sfp_lock_release+0x8>)
 80061aa:	f000 b959 	b.w	8006460 <__retarget_lock_release_recursive>
 80061ae:	bf00      	nop
 80061b0:	200004f9 	.word	0x200004f9

080061b4 <__sinit>:
 80061b4:	b510      	push	{r4, lr}
 80061b6:	4604      	mov	r4, r0
 80061b8:	f7ff fff0 	bl	800619c <__sfp_lock_acquire>
 80061bc:	6a23      	ldr	r3, [r4, #32]
 80061be:	b11b      	cbz	r3, 80061c8 <__sinit+0x14>
 80061c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061c4:	f7ff bff0 	b.w	80061a8 <__sfp_lock_release>
 80061c8:	4b04      	ldr	r3, [pc, #16]	@ (80061dc <__sinit+0x28>)
 80061ca:	6223      	str	r3, [r4, #32]
 80061cc:	4b04      	ldr	r3, [pc, #16]	@ (80061e0 <__sinit+0x2c>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1f5      	bne.n	80061c0 <__sinit+0xc>
 80061d4:	f7ff ffc4 	bl	8006160 <global_stdio_init.part.0>
 80061d8:	e7f2      	b.n	80061c0 <__sinit+0xc>
 80061da:	bf00      	nop
 80061dc:	08006121 	.word	0x08006121
 80061e0:	200004f0 	.word	0x200004f0

080061e4 <_fwalk_sglue>:
 80061e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061e8:	4607      	mov	r7, r0
 80061ea:	4688      	mov	r8, r1
 80061ec:	4614      	mov	r4, r2
 80061ee:	2600      	movs	r6, #0
 80061f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80061f4:	f1b9 0901 	subs.w	r9, r9, #1
 80061f8:	d505      	bpl.n	8006206 <_fwalk_sglue+0x22>
 80061fa:	6824      	ldr	r4, [r4, #0]
 80061fc:	2c00      	cmp	r4, #0
 80061fe:	d1f7      	bne.n	80061f0 <_fwalk_sglue+0xc>
 8006200:	4630      	mov	r0, r6
 8006202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006206:	89ab      	ldrh	r3, [r5, #12]
 8006208:	2b01      	cmp	r3, #1
 800620a:	d907      	bls.n	800621c <_fwalk_sglue+0x38>
 800620c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006210:	3301      	adds	r3, #1
 8006212:	d003      	beq.n	800621c <_fwalk_sglue+0x38>
 8006214:	4629      	mov	r1, r5
 8006216:	4638      	mov	r0, r7
 8006218:	47c0      	blx	r8
 800621a:	4306      	orrs	r6, r0
 800621c:	3568      	adds	r5, #104	@ 0x68
 800621e:	e7e9      	b.n	80061f4 <_fwalk_sglue+0x10>

08006220 <siprintf>:
 8006220:	b40e      	push	{r1, r2, r3}
 8006222:	b510      	push	{r4, lr}
 8006224:	b09d      	sub	sp, #116	@ 0x74
 8006226:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006228:	9002      	str	r0, [sp, #8]
 800622a:	9006      	str	r0, [sp, #24]
 800622c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006230:	480a      	ldr	r0, [pc, #40]	@ (800625c <siprintf+0x3c>)
 8006232:	9107      	str	r1, [sp, #28]
 8006234:	9104      	str	r1, [sp, #16]
 8006236:	490a      	ldr	r1, [pc, #40]	@ (8006260 <siprintf+0x40>)
 8006238:	f853 2b04 	ldr.w	r2, [r3], #4
 800623c:	9105      	str	r1, [sp, #20]
 800623e:	2400      	movs	r4, #0
 8006240:	a902      	add	r1, sp, #8
 8006242:	6800      	ldr	r0, [r0, #0]
 8006244:	9301      	str	r3, [sp, #4]
 8006246:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006248:	f002 fbf4 	bl	8008a34 <_svfiprintf_r>
 800624c:	9b02      	ldr	r3, [sp, #8]
 800624e:	701c      	strb	r4, [r3, #0]
 8006250:	b01d      	add	sp, #116	@ 0x74
 8006252:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006256:	b003      	add	sp, #12
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop
 800625c:	20000024 	.word	0x20000024
 8006260:	ffff0208 	.word	0xffff0208

08006264 <__sread>:
 8006264:	b510      	push	{r4, lr}
 8006266:	460c      	mov	r4, r1
 8006268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800626c:	f000 f8a8 	bl	80063c0 <_read_r>
 8006270:	2800      	cmp	r0, #0
 8006272:	bfab      	itete	ge
 8006274:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006276:	89a3      	ldrhlt	r3, [r4, #12]
 8006278:	181b      	addge	r3, r3, r0
 800627a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800627e:	bfac      	ite	ge
 8006280:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006282:	81a3      	strhlt	r3, [r4, #12]
 8006284:	bd10      	pop	{r4, pc}

08006286 <__swrite>:
 8006286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800628a:	461f      	mov	r7, r3
 800628c:	898b      	ldrh	r3, [r1, #12]
 800628e:	05db      	lsls	r3, r3, #23
 8006290:	4605      	mov	r5, r0
 8006292:	460c      	mov	r4, r1
 8006294:	4616      	mov	r6, r2
 8006296:	d505      	bpl.n	80062a4 <__swrite+0x1e>
 8006298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800629c:	2302      	movs	r3, #2
 800629e:	2200      	movs	r2, #0
 80062a0:	f000 f87c 	bl	800639c <_lseek_r>
 80062a4:	89a3      	ldrh	r3, [r4, #12]
 80062a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062ae:	81a3      	strh	r3, [r4, #12]
 80062b0:	4632      	mov	r2, r6
 80062b2:	463b      	mov	r3, r7
 80062b4:	4628      	mov	r0, r5
 80062b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062ba:	f000 b893 	b.w	80063e4 <_write_r>

080062be <__sseek>:
 80062be:	b510      	push	{r4, lr}
 80062c0:	460c      	mov	r4, r1
 80062c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062c6:	f000 f869 	bl	800639c <_lseek_r>
 80062ca:	1c43      	adds	r3, r0, #1
 80062cc:	89a3      	ldrh	r3, [r4, #12]
 80062ce:	bf15      	itete	ne
 80062d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80062d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80062d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80062da:	81a3      	strheq	r3, [r4, #12]
 80062dc:	bf18      	it	ne
 80062de:	81a3      	strhne	r3, [r4, #12]
 80062e0:	bd10      	pop	{r4, pc}

080062e2 <__sclose>:
 80062e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062e6:	f000 b849 	b.w	800637c <_close_r>

080062ea <_vsniprintf_r>:
 80062ea:	b530      	push	{r4, r5, lr}
 80062ec:	4614      	mov	r4, r2
 80062ee:	2c00      	cmp	r4, #0
 80062f0:	b09b      	sub	sp, #108	@ 0x6c
 80062f2:	4605      	mov	r5, r0
 80062f4:	461a      	mov	r2, r3
 80062f6:	da05      	bge.n	8006304 <_vsniprintf_r+0x1a>
 80062f8:	238b      	movs	r3, #139	@ 0x8b
 80062fa:	6003      	str	r3, [r0, #0]
 80062fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006300:	b01b      	add	sp, #108	@ 0x6c
 8006302:	bd30      	pop	{r4, r5, pc}
 8006304:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006308:	f8ad 300c 	strh.w	r3, [sp, #12]
 800630c:	f04f 0300 	mov.w	r3, #0
 8006310:	9319      	str	r3, [sp, #100]	@ 0x64
 8006312:	bf14      	ite	ne
 8006314:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006318:	4623      	moveq	r3, r4
 800631a:	9302      	str	r3, [sp, #8]
 800631c:	9305      	str	r3, [sp, #20]
 800631e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006322:	9100      	str	r1, [sp, #0]
 8006324:	9104      	str	r1, [sp, #16]
 8006326:	f8ad 300e 	strh.w	r3, [sp, #14]
 800632a:	4669      	mov	r1, sp
 800632c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800632e:	f002 fb81 	bl	8008a34 <_svfiprintf_r>
 8006332:	1c43      	adds	r3, r0, #1
 8006334:	bfbc      	itt	lt
 8006336:	238b      	movlt	r3, #139	@ 0x8b
 8006338:	602b      	strlt	r3, [r5, #0]
 800633a:	2c00      	cmp	r4, #0
 800633c:	d0e0      	beq.n	8006300 <_vsniprintf_r+0x16>
 800633e:	9b00      	ldr	r3, [sp, #0]
 8006340:	2200      	movs	r2, #0
 8006342:	701a      	strb	r2, [r3, #0]
 8006344:	e7dc      	b.n	8006300 <_vsniprintf_r+0x16>
	...

08006348 <vsniprintf>:
 8006348:	b507      	push	{r0, r1, r2, lr}
 800634a:	9300      	str	r3, [sp, #0]
 800634c:	4613      	mov	r3, r2
 800634e:	460a      	mov	r2, r1
 8006350:	4601      	mov	r1, r0
 8006352:	4803      	ldr	r0, [pc, #12]	@ (8006360 <vsniprintf+0x18>)
 8006354:	6800      	ldr	r0, [r0, #0]
 8006356:	f7ff ffc8 	bl	80062ea <_vsniprintf_r>
 800635a:	b003      	add	sp, #12
 800635c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006360:	20000024 	.word	0x20000024

08006364 <memset>:
 8006364:	4402      	add	r2, r0
 8006366:	4603      	mov	r3, r0
 8006368:	4293      	cmp	r3, r2
 800636a:	d100      	bne.n	800636e <memset+0xa>
 800636c:	4770      	bx	lr
 800636e:	f803 1b01 	strb.w	r1, [r3], #1
 8006372:	e7f9      	b.n	8006368 <memset+0x4>

08006374 <_localeconv_r>:
 8006374:	4800      	ldr	r0, [pc, #0]	@ (8006378 <_localeconv_r+0x4>)
 8006376:	4770      	bx	lr
 8006378:	20000164 	.word	0x20000164

0800637c <_close_r>:
 800637c:	b538      	push	{r3, r4, r5, lr}
 800637e:	4d06      	ldr	r5, [pc, #24]	@ (8006398 <_close_r+0x1c>)
 8006380:	2300      	movs	r3, #0
 8006382:	4604      	mov	r4, r0
 8006384:	4608      	mov	r0, r1
 8006386:	602b      	str	r3, [r5, #0]
 8006388:	f7fb ff52 	bl	8002230 <_close>
 800638c:	1c43      	adds	r3, r0, #1
 800638e:	d102      	bne.n	8006396 <_close_r+0x1a>
 8006390:	682b      	ldr	r3, [r5, #0]
 8006392:	b103      	cbz	r3, 8006396 <_close_r+0x1a>
 8006394:	6023      	str	r3, [r4, #0]
 8006396:	bd38      	pop	{r3, r4, r5, pc}
 8006398:	200004f4 	.word	0x200004f4

0800639c <_lseek_r>:
 800639c:	b538      	push	{r3, r4, r5, lr}
 800639e:	4d07      	ldr	r5, [pc, #28]	@ (80063bc <_lseek_r+0x20>)
 80063a0:	4604      	mov	r4, r0
 80063a2:	4608      	mov	r0, r1
 80063a4:	4611      	mov	r1, r2
 80063a6:	2200      	movs	r2, #0
 80063a8:	602a      	str	r2, [r5, #0]
 80063aa:	461a      	mov	r2, r3
 80063ac:	f7fb ff67 	bl	800227e <_lseek>
 80063b0:	1c43      	adds	r3, r0, #1
 80063b2:	d102      	bne.n	80063ba <_lseek_r+0x1e>
 80063b4:	682b      	ldr	r3, [r5, #0]
 80063b6:	b103      	cbz	r3, 80063ba <_lseek_r+0x1e>
 80063b8:	6023      	str	r3, [r4, #0]
 80063ba:	bd38      	pop	{r3, r4, r5, pc}
 80063bc:	200004f4 	.word	0x200004f4

080063c0 <_read_r>:
 80063c0:	b538      	push	{r3, r4, r5, lr}
 80063c2:	4d07      	ldr	r5, [pc, #28]	@ (80063e0 <_read_r+0x20>)
 80063c4:	4604      	mov	r4, r0
 80063c6:	4608      	mov	r0, r1
 80063c8:	4611      	mov	r1, r2
 80063ca:	2200      	movs	r2, #0
 80063cc:	602a      	str	r2, [r5, #0]
 80063ce:	461a      	mov	r2, r3
 80063d0:	f7fb fef5 	bl	80021be <_read>
 80063d4:	1c43      	adds	r3, r0, #1
 80063d6:	d102      	bne.n	80063de <_read_r+0x1e>
 80063d8:	682b      	ldr	r3, [r5, #0]
 80063da:	b103      	cbz	r3, 80063de <_read_r+0x1e>
 80063dc:	6023      	str	r3, [r4, #0]
 80063de:	bd38      	pop	{r3, r4, r5, pc}
 80063e0:	200004f4 	.word	0x200004f4

080063e4 <_write_r>:
 80063e4:	b538      	push	{r3, r4, r5, lr}
 80063e6:	4d07      	ldr	r5, [pc, #28]	@ (8006404 <_write_r+0x20>)
 80063e8:	4604      	mov	r4, r0
 80063ea:	4608      	mov	r0, r1
 80063ec:	4611      	mov	r1, r2
 80063ee:	2200      	movs	r2, #0
 80063f0:	602a      	str	r2, [r5, #0]
 80063f2:	461a      	mov	r2, r3
 80063f4:	f7fb ff00 	bl	80021f8 <_write>
 80063f8:	1c43      	adds	r3, r0, #1
 80063fa:	d102      	bne.n	8006402 <_write_r+0x1e>
 80063fc:	682b      	ldr	r3, [r5, #0]
 80063fe:	b103      	cbz	r3, 8006402 <_write_r+0x1e>
 8006400:	6023      	str	r3, [r4, #0]
 8006402:	bd38      	pop	{r3, r4, r5, pc}
 8006404:	200004f4 	.word	0x200004f4

08006408 <__errno>:
 8006408:	4b01      	ldr	r3, [pc, #4]	@ (8006410 <__errno+0x8>)
 800640a:	6818      	ldr	r0, [r3, #0]
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	20000024 	.word	0x20000024

08006414 <__libc_init_array>:
 8006414:	b570      	push	{r4, r5, r6, lr}
 8006416:	4d0d      	ldr	r5, [pc, #52]	@ (800644c <__libc_init_array+0x38>)
 8006418:	4c0d      	ldr	r4, [pc, #52]	@ (8006450 <__libc_init_array+0x3c>)
 800641a:	1b64      	subs	r4, r4, r5
 800641c:	10a4      	asrs	r4, r4, #2
 800641e:	2600      	movs	r6, #0
 8006420:	42a6      	cmp	r6, r4
 8006422:	d109      	bne.n	8006438 <__libc_init_array+0x24>
 8006424:	4d0b      	ldr	r5, [pc, #44]	@ (8006454 <__libc_init_array+0x40>)
 8006426:	4c0c      	ldr	r4, [pc, #48]	@ (8006458 <__libc_init_array+0x44>)
 8006428:	f003 fb74 	bl	8009b14 <_init>
 800642c:	1b64      	subs	r4, r4, r5
 800642e:	10a4      	asrs	r4, r4, #2
 8006430:	2600      	movs	r6, #0
 8006432:	42a6      	cmp	r6, r4
 8006434:	d105      	bne.n	8006442 <__libc_init_array+0x2e>
 8006436:	bd70      	pop	{r4, r5, r6, pc}
 8006438:	f855 3b04 	ldr.w	r3, [r5], #4
 800643c:	4798      	blx	r3
 800643e:	3601      	adds	r6, #1
 8006440:	e7ee      	b.n	8006420 <__libc_init_array+0xc>
 8006442:	f855 3b04 	ldr.w	r3, [r5], #4
 8006446:	4798      	blx	r3
 8006448:	3601      	adds	r6, #1
 800644a:	e7f2      	b.n	8006432 <__libc_init_array+0x1e>
 800644c:	0800a0dc 	.word	0x0800a0dc
 8006450:	0800a0dc 	.word	0x0800a0dc
 8006454:	0800a0dc 	.word	0x0800a0dc
 8006458:	0800a0e0 	.word	0x0800a0e0

0800645c <__retarget_lock_init_recursive>:
 800645c:	4770      	bx	lr

0800645e <__retarget_lock_acquire_recursive>:
 800645e:	4770      	bx	lr

08006460 <__retarget_lock_release_recursive>:
 8006460:	4770      	bx	lr
	...

08006464 <nanf>:
 8006464:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800646c <nanf+0x8>
 8006468:	4770      	bx	lr
 800646a:	bf00      	nop
 800646c:	7fc00000 	.word	0x7fc00000

08006470 <quorem>:
 8006470:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006474:	6903      	ldr	r3, [r0, #16]
 8006476:	690c      	ldr	r4, [r1, #16]
 8006478:	42a3      	cmp	r3, r4
 800647a:	4607      	mov	r7, r0
 800647c:	db7e      	blt.n	800657c <quorem+0x10c>
 800647e:	3c01      	subs	r4, #1
 8006480:	f101 0814 	add.w	r8, r1, #20
 8006484:	00a3      	lsls	r3, r4, #2
 8006486:	f100 0514 	add.w	r5, r0, #20
 800648a:	9300      	str	r3, [sp, #0]
 800648c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006490:	9301      	str	r3, [sp, #4]
 8006492:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006496:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800649a:	3301      	adds	r3, #1
 800649c:	429a      	cmp	r2, r3
 800649e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80064a2:	fbb2 f6f3 	udiv	r6, r2, r3
 80064a6:	d32e      	bcc.n	8006506 <quorem+0x96>
 80064a8:	f04f 0a00 	mov.w	sl, #0
 80064ac:	46c4      	mov	ip, r8
 80064ae:	46ae      	mov	lr, r5
 80064b0:	46d3      	mov	fp, sl
 80064b2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80064b6:	b298      	uxth	r0, r3
 80064b8:	fb06 a000 	mla	r0, r6, r0, sl
 80064bc:	0c02      	lsrs	r2, r0, #16
 80064be:	0c1b      	lsrs	r3, r3, #16
 80064c0:	fb06 2303 	mla	r3, r6, r3, r2
 80064c4:	f8de 2000 	ldr.w	r2, [lr]
 80064c8:	b280      	uxth	r0, r0
 80064ca:	b292      	uxth	r2, r2
 80064cc:	1a12      	subs	r2, r2, r0
 80064ce:	445a      	add	r2, fp
 80064d0:	f8de 0000 	ldr.w	r0, [lr]
 80064d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80064d8:	b29b      	uxth	r3, r3
 80064da:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80064de:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80064e2:	b292      	uxth	r2, r2
 80064e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80064e8:	45e1      	cmp	r9, ip
 80064ea:	f84e 2b04 	str.w	r2, [lr], #4
 80064ee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80064f2:	d2de      	bcs.n	80064b2 <quorem+0x42>
 80064f4:	9b00      	ldr	r3, [sp, #0]
 80064f6:	58eb      	ldr	r3, [r5, r3]
 80064f8:	b92b      	cbnz	r3, 8006506 <quorem+0x96>
 80064fa:	9b01      	ldr	r3, [sp, #4]
 80064fc:	3b04      	subs	r3, #4
 80064fe:	429d      	cmp	r5, r3
 8006500:	461a      	mov	r2, r3
 8006502:	d32f      	bcc.n	8006564 <quorem+0xf4>
 8006504:	613c      	str	r4, [r7, #16]
 8006506:	4638      	mov	r0, r7
 8006508:	f001 f9c6 	bl	8007898 <__mcmp>
 800650c:	2800      	cmp	r0, #0
 800650e:	db25      	blt.n	800655c <quorem+0xec>
 8006510:	4629      	mov	r1, r5
 8006512:	2000      	movs	r0, #0
 8006514:	f858 2b04 	ldr.w	r2, [r8], #4
 8006518:	f8d1 c000 	ldr.w	ip, [r1]
 800651c:	fa1f fe82 	uxth.w	lr, r2
 8006520:	fa1f f38c 	uxth.w	r3, ip
 8006524:	eba3 030e 	sub.w	r3, r3, lr
 8006528:	4403      	add	r3, r0
 800652a:	0c12      	lsrs	r2, r2, #16
 800652c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006530:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006534:	b29b      	uxth	r3, r3
 8006536:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800653a:	45c1      	cmp	r9, r8
 800653c:	f841 3b04 	str.w	r3, [r1], #4
 8006540:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006544:	d2e6      	bcs.n	8006514 <quorem+0xa4>
 8006546:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800654a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800654e:	b922      	cbnz	r2, 800655a <quorem+0xea>
 8006550:	3b04      	subs	r3, #4
 8006552:	429d      	cmp	r5, r3
 8006554:	461a      	mov	r2, r3
 8006556:	d30b      	bcc.n	8006570 <quorem+0x100>
 8006558:	613c      	str	r4, [r7, #16]
 800655a:	3601      	adds	r6, #1
 800655c:	4630      	mov	r0, r6
 800655e:	b003      	add	sp, #12
 8006560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006564:	6812      	ldr	r2, [r2, #0]
 8006566:	3b04      	subs	r3, #4
 8006568:	2a00      	cmp	r2, #0
 800656a:	d1cb      	bne.n	8006504 <quorem+0x94>
 800656c:	3c01      	subs	r4, #1
 800656e:	e7c6      	b.n	80064fe <quorem+0x8e>
 8006570:	6812      	ldr	r2, [r2, #0]
 8006572:	3b04      	subs	r3, #4
 8006574:	2a00      	cmp	r2, #0
 8006576:	d1ef      	bne.n	8006558 <quorem+0xe8>
 8006578:	3c01      	subs	r4, #1
 800657a:	e7ea      	b.n	8006552 <quorem+0xe2>
 800657c:	2000      	movs	r0, #0
 800657e:	e7ee      	b.n	800655e <quorem+0xee>

08006580 <_dtoa_r>:
 8006580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006584:	69c7      	ldr	r7, [r0, #28]
 8006586:	b097      	sub	sp, #92	@ 0x5c
 8006588:	ed8d 0b04 	vstr	d0, [sp, #16]
 800658c:	ec55 4b10 	vmov	r4, r5, d0
 8006590:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006592:	9107      	str	r1, [sp, #28]
 8006594:	4681      	mov	r9, r0
 8006596:	920c      	str	r2, [sp, #48]	@ 0x30
 8006598:	9311      	str	r3, [sp, #68]	@ 0x44
 800659a:	b97f      	cbnz	r7, 80065bc <_dtoa_r+0x3c>
 800659c:	2010      	movs	r0, #16
 800659e:	f000 fe09 	bl	80071b4 <malloc>
 80065a2:	4602      	mov	r2, r0
 80065a4:	f8c9 001c 	str.w	r0, [r9, #28]
 80065a8:	b920      	cbnz	r0, 80065b4 <_dtoa_r+0x34>
 80065aa:	4ba9      	ldr	r3, [pc, #676]	@ (8006850 <_dtoa_r+0x2d0>)
 80065ac:	21ef      	movs	r1, #239	@ 0xef
 80065ae:	48a9      	ldr	r0, [pc, #676]	@ (8006854 <_dtoa_r+0x2d4>)
 80065b0:	f002 fc3a 	bl	8008e28 <__assert_func>
 80065b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80065b8:	6007      	str	r7, [r0, #0]
 80065ba:	60c7      	str	r7, [r0, #12]
 80065bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80065c0:	6819      	ldr	r1, [r3, #0]
 80065c2:	b159      	cbz	r1, 80065dc <_dtoa_r+0x5c>
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	604a      	str	r2, [r1, #4]
 80065c8:	2301      	movs	r3, #1
 80065ca:	4093      	lsls	r3, r2
 80065cc:	608b      	str	r3, [r1, #8]
 80065ce:	4648      	mov	r0, r9
 80065d0:	f000 fee6 	bl	80073a0 <_Bfree>
 80065d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80065d8:	2200      	movs	r2, #0
 80065da:	601a      	str	r2, [r3, #0]
 80065dc:	1e2b      	subs	r3, r5, #0
 80065de:	bfb9      	ittee	lt
 80065e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80065e4:	9305      	strlt	r3, [sp, #20]
 80065e6:	2300      	movge	r3, #0
 80065e8:	6033      	strge	r3, [r6, #0]
 80065ea:	9f05      	ldr	r7, [sp, #20]
 80065ec:	4b9a      	ldr	r3, [pc, #616]	@ (8006858 <_dtoa_r+0x2d8>)
 80065ee:	bfbc      	itt	lt
 80065f0:	2201      	movlt	r2, #1
 80065f2:	6032      	strlt	r2, [r6, #0]
 80065f4:	43bb      	bics	r3, r7
 80065f6:	d112      	bne.n	800661e <_dtoa_r+0x9e>
 80065f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80065fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80065fe:	6013      	str	r3, [r2, #0]
 8006600:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006604:	4323      	orrs	r3, r4
 8006606:	f000 855a 	beq.w	80070be <_dtoa_r+0xb3e>
 800660a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800660c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800686c <_dtoa_r+0x2ec>
 8006610:	2b00      	cmp	r3, #0
 8006612:	f000 855c 	beq.w	80070ce <_dtoa_r+0xb4e>
 8006616:	f10a 0303 	add.w	r3, sl, #3
 800661a:	f000 bd56 	b.w	80070ca <_dtoa_r+0xb4a>
 800661e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006622:	2200      	movs	r2, #0
 8006624:	ec51 0b17 	vmov	r0, r1, d7
 8006628:	2300      	movs	r3, #0
 800662a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800662e:	f7fa fa5b 	bl	8000ae8 <__aeabi_dcmpeq>
 8006632:	4680      	mov	r8, r0
 8006634:	b158      	cbz	r0, 800664e <_dtoa_r+0xce>
 8006636:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006638:	2301      	movs	r3, #1
 800663a:	6013      	str	r3, [r2, #0]
 800663c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800663e:	b113      	cbz	r3, 8006646 <_dtoa_r+0xc6>
 8006640:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006642:	4b86      	ldr	r3, [pc, #536]	@ (800685c <_dtoa_r+0x2dc>)
 8006644:	6013      	str	r3, [r2, #0]
 8006646:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006870 <_dtoa_r+0x2f0>
 800664a:	f000 bd40 	b.w	80070ce <_dtoa_r+0xb4e>
 800664e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006652:	aa14      	add	r2, sp, #80	@ 0x50
 8006654:	a915      	add	r1, sp, #84	@ 0x54
 8006656:	4648      	mov	r0, r9
 8006658:	f001 fa3e 	bl	8007ad8 <__d2b>
 800665c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006660:	9002      	str	r0, [sp, #8]
 8006662:	2e00      	cmp	r6, #0
 8006664:	d078      	beq.n	8006758 <_dtoa_r+0x1d8>
 8006666:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006668:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800666c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006670:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006674:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006678:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800667c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006680:	4619      	mov	r1, r3
 8006682:	2200      	movs	r2, #0
 8006684:	4b76      	ldr	r3, [pc, #472]	@ (8006860 <_dtoa_r+0x2e0>)
 8006686:	f7f9 fe0f 	bl	80002a8 <__aeabi_dsub>
 800668a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006838 <_dtoa_r+0x2b8>)
 800668c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006690:	f7f9 ffc2 	bl	8000618 <__aeabi_dmul>
 8006694:	a36a      	add	r3, pc, #424	@ (adr r3, 8006840 <_dtoa_r+0x2c0>)
 8006696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800669a:	f7f9 fe07 	bl	80002ac <__adddf3>
 800669e:	4604      	mov	r4, r0
 80066a0:	4630      	mov	r0, r6
 80066a2:	460d      	mov	r5, r1
 80066a4:	f7f9 ff4e 	bl	8000544 <__aeabi_i2d>
 80066a8:	a367      	add	r3, pc, #412	@ (adr r3, 8006848 <_dtoa_r+0x2c8>)
 80066aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ae:	f7f9 ffb3 	bl	8000618 <__aeabi_dmul>
 80066b2:	4602      	mov	r2, r0
 80066b4:	460b      	mov	r3, r1
 80066b6:	4620      	mov	r0, r4
 80066b8:	4629      	mov	r1, r5
 80066ba:	f7f9 fdf7 	bl	80002ac <__adddf3>
 80066be:	4604      	mov	r4, r0
 80066c0:	460d      	mov	r5, r1
 80066c2:	f7fa fa59 	bl	8000b78 <__aeabi_d2iz>
 80066c6:	2200      	movs	r2, #0
 80066c8:	4607      	mov	r7, r0
 80066ca:	2300      	movs	r3, #0
 80066cc:	4620      	mov	r0, r4
 80066ce:	4629      	mov	r1, r5
 80066d0:	f7fa fa14 	bl	8000afc <__aeabi_dcmplt>
 80066d4:	b140      	cbz	r0, 80066e8 <_dtoa_r+0x168>
 80066d6:	4638      	mov	r0, r7
 80066d8:	f7f9 ff34 	bl	8000544 <__aeabi_i2d>
 80066dc:	4622      	mov	r2, r4
 80066de:	462b      	mov	r3, r5
 80066e0:	f7fa fa02 	bl	8000ae8 <__aeabi_dcmpeq>
 80066e4:	b900      	cbnz	r0, 80066e8 <_dtoa_r+0x168>
 80066e6:	3f01      	subs	r7, #1
 80066e8:	2f16      	cmp	r7, #22
 80066ea:	d852      	bhi.n	8006792 <_dtoa_r+0x212>
 80066ec:	4b5d      	ldr	r3, [pc, #372]	@ (8006864 <_dtoa_r+0x2e4>)
 80066ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80066f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80066fa:	f7fa f9ff 	bl	8000afc <__aeabi_dcmplt>
 80066fe:	2800      	cmp	r0, #0
 8006700:	d049      	beq.n	8006796 <_dtoa_r+0x216>
 8006702:	3f01      	subs	r7, #1
 8006704:	2300      	movs	r3, #0
 8006706:	9310      	str	r3, [sp, #64]	@ 0x40
 8006708:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800670a:	1b9b      	subs	r3, r3, r6
 800670c:	1e5a      	subs	r2, r3, #1
 800670e:	bf45      	ittet	mi
 8006710:	f1c3 0301 	rsbmi	r3, r3, #1
 8006714:	9300      	strmi	r3, [sp, #0]
 8006716:	2300      	movpl	r3, #0
 8006718:	2300      	movmi	r3, #0
 800671a:	9206      	str	r2, [sp, #24]
 800671c:	bf54      	ite	pl
 800671e:	9300      	strpl	r3, [sp, #0]
 8006720:	9306      	strmi	r3, [sp, #24]
 8006722:	2f00      	cmp	r7, #0
 8006724:	db39      	blt.n	800679a <_dtoa_r+0x21a>
 8006726:	9b06      	ldr	r3, [sp, #24]
 8006728:	970d      	str	r7, [sp, #52]	@ 0x34
 800672a:	443b      	add	r3, r7
 800672c:	9306      	str	r3, [sp, #24]
 800672e:	2300      	movs	r3, #0
 8006730:	9308      	str	r3, [sp, #32]
 8006732:	9b07      	ldr	r3, [sp, #28]
 8006734:	2b09      	cmp	r3, #9
 8006736:	d863      	bhi.n	8006800 <_dtoa_r+0x280>
 8006738:	2b05      	cmp	r3, #5
 800673a:	bfc4      	itt	gt
 800673c:	3b04      	subgt	r3, #4
 800673e:	9307      	strgt	r3, [sp, #28]
 8006740:	9b07      	ldr	r3, [sp, #28]
 8006742:	f1a3 0302 	sub.w	r3, r3, #2
 8006746:	bfcc      	ite	gt
 8006748:	2400      	movgt	r4, #0
 800674a:	2401      	movle	r4, #1
 800674c:	2b03      	cmp	r3, #3
 800674e:	d863      	bhi.n	8006818 <_dtoa_r+0x298>
 8006750:	e8df f003 	tbb	[pc, r3]
 8006754:	2b375452 	.word	0x2b375452
 8006758:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800675c:	441e      	add	r6, r3
 800675e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006762:	2b20      	cmp	r3, #32
 8006764:	bfc1      	itttt	gt
 8006766:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800676a:	409f      	lslgt	r7, r3
 800676c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006770:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006774:	bfd6      	itet	le
 8006776:	f1c3 0320 	rsble	r3, r3, #32
 800677a:	ea47 0003 	orrgt.w	r0, r7, r3
 800677e:	fa04 f003 	lslle.w	r0, r4, r3
 8006782:	f7f9 fecf 	bl	8000524 <__aeabi_ui2d>
 8006786:	2201      	movs	r2, #1
 8006788:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800678c:	3e01      	subs	r6, #1
 800678e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006790:	e776      	b.n	8006680 <_dtoa_r+0x100>
 8006792:	2301      	movs	r3, #1
 8006794:	e7b7      	b.n	8006706 <_dtoa_r+0x186>
 8006796:	9010      	str	r0, [sp, #64]	@ 0x40
 8006798:	e7b6      	b.n	8006708 <_dtoa_r+0x188>
 800679a:	9b00      	ldr	r3, [sp, #0]
 800679c:	1bdb      	subs	r3, r3, r7
 800679e:	9300      	str	r3, [sp, #0]
 80067a0:	427b      	negs	r3, r7
 80067a2:	9308      	str	r3, [sp, #32]
 80067a4:	2300      	movs	r3, #0
 80067a6:	930d      	str	r3, [sp, #52]	@ 0x34
 80067a8:	e7c3      	b.n	8006732 <_dtoa_r+0x1b2>
 80067aa:	2301      	movs	r3, #1
 80067ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80067ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80067b0:	eb07 0b03 	add.w	fp, r7, r3
 80067b4:	f10b 0301 	add.w	r3, fp, #1
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	9303      	str	r3, [sp, #12]
 80067bc:	bfb8      	it	lt
 80067be:	2301      	movlt	r3, #1
 80067c0:	e006      	b.n	80067d0 <_dtoa_r+0x250>
 80067c2:	2301      	movs	r3, #1
 80067c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80067c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	dd28      	ble.n	800681e <_dtoa_r+0x29e>
 80067cc:	469b      	mov	fp, r3
 80067ce:	9303      	str	r3, [sp, #12]
 80067d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80067d4:	2100      	movs	r1, #0
 80067d6:	2204      	movs	r2, #4
 80067d8:	f102 0514 	add.w	r5, r2, #20
 80067dc:	429d      	cmp	r5, r3
 80067de:	d926      	bls.n	800682e <_dtoa_r+0x2ae>
 80067e0:	6041      	str	r1, [r0, #4]
 80067e2:	4648      	mov	r0, r9
 80067e4:	f000 fd9c 	bl	8007320 <_Balloc>
 80067e8:	4682      	mov	sl, r0
 80067ea:	2800      	cmp	r0, #0
 80067ec:	d142      	bne.n	8006874 <_dtoa_r+0x2f4>
 80067ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006868 <_dtoa_r+0x2e8>)
 80067f0:	4602      	mov	r2, r0
 80067f2:	f240 11af 	movw	r1, #431	@ 0x1af
 80067f6:	e6da      	b.n	80065ae <_dtoa_r+0x2e>
 80067f8:	2300      	movs	r3, #0
 80067fa:	e7e3      	b.n	80067c4 <_dtoa_r+0x244>
 80067fc:	2300      	movs	r3, #0
 80067fe:	e7d5      	b.n	80067ac <_dtoa_r+0x22c>
 8006800:	2401      	movs	r4, #1
 8006802:	2300      	movs	r3, #0
 8006804:	9307      	str	r3, [sp, #28]
 8006806:	9409      	str	r4, [sp, #36]	@ 0x24
 8006808:	f04f 3bff 	mov.w	fp, #4294967295
 800680c:	2200      	movs	r2, #0
 800680e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006812:	2312      	movs	r3, #18
 8006814:	920c      	str	r2, [sp, #48]	@ 0x30
 8006816:	e7db      	b.n	80067d0 <_dtoa_r+0x250>
 8006818:	2301      	movs	r3, #1
 800681a:	9309      	str	r3, [sp, #36]	@ 0x24
 800681c:	e7f4      	b.n	8006808 <_dtoa_r+0x288>
 800681e:	f04f 0b01 	mov.w	fp, #1
 8006822:	f8cd b00c 	str.w	fp, [sp, #12]
 8006826:	465b      	mov	r3, fp
 8006828:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800682c:	e7d0      	b.n	80067d0 <_dtoa_r+0x250>
 800682e:	3101      	adds	r1, #1
 8006830:	0052      	lsls	r2, r2, #1
 8006832:	e7d1      	b.n	80067d8 <_dtoa_r+0x258>
 8006834:	f3af 8000 	nop.w
 8006838:	636f4361 	.word	0x636f4361
 800683c:	3fd287a7 	.word	0x3fd287a7
 8006840:	8b60c8b3 	.word	0x8b60c8b3
 8006844:	3fc68a28 	.word	0x3fc68a28
 8006848:	509f79fb 	.word	0x509f79fb
 800684c:	3fd34413 	.word	0x3fd34413
 8006850:	08009cf2 	.word	0x08009cf2
 8006854:	08009d09 	.word	0x08009d09
 8006858:	7ff00000 	.word	0x7ff00000
 800685c:	08009cbd 	.word	0x08009cbd
 8006860:	3ff80000 	.word	0x3ff80000
 8006864:	08009eb8 	.word	0x08009eb8
 8006868:	08009d61 	.word	0x08009d61
 800686c:	08009cee 	.word	0x08009cee
 8006870:	08009cbc 	.word	0x08009cbc
 8006874:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006878:	6018      	str	r0, [r3, #0]
 800687a:	9b03      	ldr	r3, [sp, #12]
 800687c:	2b0e      	cmp	r3, #14
 800687e:	f200 80a1 	bhi.w	80069c4 <_dtoa_r+0x444>
 8006882:	2c00      	cmp	r4, #0
 8006884:	f000 809e 	beq.w	80069c4 <_dtoa_r+0x444>
 8006888:	2f00      	cmp	r7, #0
 800688a:	dd33      	ble.n	80068f4 <_dtoa_r+0x374>
 800688c:	4b9c      	ldr	r3, [pc, #624]	@ (8006b00 <_dtoa_r+0x580>)
 800688e:	f007 020f 	and.w	r2, r7, #15
 8006892:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006896:	ed93 7b00 	vldr	d7, [r3]
 800689a:	05f8      	lsls	r0, r7, #23
 800689c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80068a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80068a4:	d516      	bpl.n	80068d4 <_dtoa_r+0x354>
 80068a6:	4b97      	ldr	r3, [pc, #604]	@ (8006b04 <_dtoa_r+0x584>)
 80068a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80068ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80068b0:	f7f9 ffdc 	bl	800086c <__aeabi_ddiv>
 80068b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068b8:	f004 040f 	and.w	r4, r4, #15
 80068bc:	2603      	movs	r6, #3
 80068be:	4d91      	ldr	r5, [pc, #580]	@ (8006b04 <_dtoa_r+0x584>)
 80068c0:	b954      	cbnz	r4, 80068d8 <_dtoa_r+0x358>
 80068c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80068c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068ca:	f7f9 ffcf 	bl	800086c <__aeabi_ddiv>
 80068ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068d2:	e028      	b.n	8006926 <_dtoa_r+0x3a6>
 80068d4:	2602      	movs	r6, #2
 80068d6:	e7f2      	b.n	80068be <_dtoa_r+0x33e>
 80068d8:	07e1      	lsls	r1, r4, #31
 80068da:	d508      	bpl.n	80068ee <_dtoa_r+0x36e>
 80068dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80068e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80068e4:	f7f9 fe98 	bl	8000618 <__aeabi_dmul>
 80068e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80068ec:	3601      	adds	r6, #1
 80068ee:	1064      	asrs	r4, r4, #1
 80068f0:	3508      	adds	r5, #8
 80068f2:	e7e5      	b.n	80068c0 <_dtoa_r+0x340>
 80068f4:	f000 80af 	beq.w	8006a56 <_dtoa_r+0x4d6>
 80068f8:	427c      	negs	r4, r7
 80068fa:	4b81      	ldr	r3, [pc, #516]	@ (8006b00 <_dtoa_r+0x580>)
 80068fc:	4d81      	ldr	r5, [pc, #516]	@ (8006b04 <_dtoa_r+0x584>)
 80068fe:	f004 020f 	and.w	r2, r4, #15
 8006902:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800690a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800690e:	f7f9 fe83 	bl	8000618 <__aeabi_dmul>
 8006912:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006916:	1124      	asrs	r4, r4, #4
 8006918:	2300      	movs	r3, #0
 800691a:	2602      	movs	r6, #2
 800691c:	2c00      	cmp	r4, #0
 800691e:	f040 808f 	bne.w	8006a40 <_dtoa_r+0x4c0>
 8006922:	2b00      	cmp	r3, #0
 8006924:	d1d3      	bne.n	80068ce <_dtoa_r+0x34e>
 8006926:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006928:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800692c:	2b00      	cmp	r3, #0
 800692e:	f000 8094 	beq.w	8006a5a <_dtoa_r+0x4da>
 8006932:	4b75      	ldr	r3, [pc, #468]	@ (8006b08 <_dtoa_r+0x588>)
 8006934:	2200      	movs	r2, #0
 8006936:	4620      	mov	r0, r4
 8006938:	4629      	mov	r1, r5
 800693a:	f7fa f8df 	bl	8000afc <__aeabi_dcmplt>
 800693e:	2800      	cmp	r0, #0
 8006940:	f000 808b 	beq.w	8006a5a <_dtoa_r+0x4da>
 8006944:	9b03      	ldr	r3, [sp, #12]
 8006946:	2b00      	cmp	r3, #0
 8006948:	f000 8087 	beq.w	8006a5a <_dtoa_r+0x4da>
 800694c:	f1bb 0f00 	cmp.w	fp, #0
 8006950:	dd34      	ble.n	80069bc <_dtoa_r+0x43c>
 8006952:	4620      	mov	r0, r4
 8006954:	4b6d      	ldr	r3, [pc, #436]	@ (8006b0c <_dtoa_r+0x58c>)
 8006956:	2200      	movs	r2, #0
 8006958:	4629      	mov	r1, r5
 800695a:	f7f9 fe5d 	bl	8000618 <__aeabi_dmul>
 800695e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006962:	f107 38ff 	add.w	r8, r7, #4294967295
 8006966:	3601      	adds	r6, #1
 8006968:	465c      	mov	r4, fp
 800696a:	4630      	mov	r0, r6
 800696c:	f7f9 fdea 	bl	8000544 <__aeabi_i2d>
 8006970:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006974:	f7f9 fe50 	bl	8000618 <__aeabi_dmul>
 8006978:	4b65      	ldr	r3, [pc, #404]	@ (8006b10 <_dtoa_r+0x590>)
 800697a:	2200      	movs	r2, #0
 800697c:	f7f9 fc96 	bl	80002ac <__adddf3>
 8006980:	4605      	mov	r5, r0
 8006982:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006986:	2c00      	cmp	r4, #0
 8006988:	d16a      	bne.n	8006a60 <_dtoa_r+0x4e0>
 800698a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800698e:	4b61      	ldr	r3, [pc, #388]	@ (8006b14 <_dtoa_r+0x594>)
 8006990:	2200      	movs	r2, #0
 8006992:	f7f9 fc89 	bl	80002a8 <__aeabi_dsub>
 8006996:	4602      	mov	r2, r0
 8006998:	460b      	mov	r3, r1
 800699a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800699e:	462a      	mov	r2, r5
 80069a0:	4633      	mov	r3, r6
 80069a2:	f7fa f8c9 	bl	8000b38 <__aeabi_dcmpgt>
 80069a6:	2800      	cmp	r0, #0
 80069a8:	f040 8298 	bne.w	8006edc <_dtoa_r+0x95c>
 80069ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069b0:	462a      	mov	r2, r5
 80069b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80069b6:	f7fa f8a1 	bl	8000afc <__aeabi_dcmplt>
 80069ba:	bb38      	cbnz	r0, 8006a0c <_dtoa_r+0x48c>
 80069bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80069c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80069c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	f2c0 8157 	blt.w	8006c7a <_dtoa_r+0x6fa>
 80069cc:	2f0e      	cmp	r7, #14
 80069ce:	f300 8154 	bgt.w	8006c7a <_dtoa_r+0x6fa>
 80069d2:	4b4b      	ldr	r3, [pc, #300]	@ (8006b00 <_dtoa_r+0x580>)
 80069d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80069d8:	ed93 7b00 	vldr	d7, [r3]
 80069dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80069de:	2b00      	cmp	r3, #0
 80069e0:	ed8d 7b00 	vstr	d7, [sp]
 80069e4:	f280 80e5 	bge.w	8006bb2 <_dtoa_r+0x632>
 80069e8:	9b03      	ldr	r3, [sp, #12]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	f300 80e1 	bgt.w	8006bb2 <_dtoa_r+0x632>
 80069f0:	d10c      	bne.n	8006a0c <_dtoa_r+0x48c>
 80069f2:	4b48      	ldr	r3, [pc, #288]	@ (8006b14 <_dtoa_r+0x594>)
 80069f4:	2200      	movs	r2, #0
 80069f6:	ec51 0b17 	vmov	r0, r1, d7
 80069fa:	f7f9 fe0d 	bl	8000618 <__aeabi_dmul>
 80069fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a02:	f7fa f88f 	bl	8000b24 <__aeabi_dcmpge>
 8006a06:	2800      	cmp	r0, #0
 8006a08:	f000 8266 	beq.w	8006ed8 <_dtoa_r+0x958>
 8006a0c:	2400      	movs	r4, #0
 8006a0e:	4625      	mov	r5, r4
 8006a10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a12:	4656      	mov	r6, sl
 8006a14:	ea6f 0803 	mvn.w	r8, r3
 8006a18:	2700      	movs	r7, #0
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	4648      	mov	r0, r9
 8006a1e:	f000 fcbf 	bl	80073a0 <_Bfree>
 8006a22:	2d00      	cmp	r5, #0
 8006a24:	f000 80bd 	beq.w	8006ba2 <_dtoa_r+0x622>
 8006a28:	b12f      	cbz	r7, 8006a36 <_dtoa_r+0x4b6>
 8006a2a:	42af      	cmp	r7, r5
 8006a2c:	d003      	beq.n	8006a36 <_dtoa_r+0x4b6>
 8006a2e:	4639      	mov	r1, r7
 8006a30:	4648      	mov	r0, r9
 8006a32:	f000 fcb5 	bl	80073a0 <_Bfree>
 8006a36:	4629      	mov	r1, r5
 8006a38:	4648      	mov	r0, r9
 8006a3a:	f000 fcb1 	bl	80073a0 <_Bfree>
 8006a3e:	e0b0      	b.n	8006ba2 <_dtoa_r+0x622>
 8006a40:	07e2      	lsls	r2, r4, #31
 8006a42:	d505      	bpl.n	8006a50 <_dtoa_r+0x4d0>
 8006a44:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006a48:	f7f9 fde6 	bl	8000618 <__aeabi_dmul>
 8006a4c:	3601      	adds	r6, #1
 8006a4e:	2301      	movs	r3, #1
 8006a50:	1064      	asrs	r4, r4, #1
 8006a52:	3508      	adds	r5, #8
 8006a54:	e762      	b.n	800691c <_dtoa_r+0x39c>
 8006a56:	2602      	movs	r6, #2
 8006a58:	e765      	b.n	8006926 <_dtoa_r+0x3a6>
 8006a5a:	9c03      	ldr	r4, [sp, #12]
 8006a5c:	46b8      	mov	r8, r7
 8006a5e:	e784      	b.n	800696a <_dtoa_r+0x3ea>
 8006a60:	4b27      	ldr	r3, [pc, #156]	@ (8006b00 <_dtoa_r+0x580>)
 8006a62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006a68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006a6c:	4454      	add	r4, sl
 8006a6e:	2900      	cmp	r1, #0
 8006a70:	d054      	beq.n	8006b1c <_dtoa_r+0x59c>
 8006a72:	4929      	ldr	r1, [pc, #164]	@ (8006b18 <_dtoa_r+0x598>)
 8006a74:	2000      	movs	r0, #0
 8006a76:	f7f9 fef9 	bl	800086c <__aeabi_ddiv>
 8006a7a:	4633      	mov	r3, r6
 8006a7c:	462a      	mov	r2, r5
 8006a7e:	f7f9 fc13 	bl	80002a8 <__aeabi_dsub>
 8006a82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006a86:	4656      	mov	r6, sl
 8006a88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a8c:	f7fa f874 	bl	8000b78 <__aeabi_d2iz>
 8006a90:	4605      	mov	r5, r0
 8006a92:	f7f9 fd57 	bl	8000544 <__aeabi_i2d>
 8006a96:	4602      	mov	r2, r0
 8006a98:	460b      	mov	r3, r1
 8006a9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a9e:	f7f9 fc03 	bl	80002a8 <__aeabi_dsub>
 8006aa2:	3530      	adds	r5, #48	@ 0x30
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006aac:	f806 5b01 	strb.w	r5, [r6], #1
 8006ab0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ab4:	f7fa f822 	bl	8000afc <__aeabi_dcmplt>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	d172      	bne.n	8006ba2 <_dtoa_r+0x622>
 8006abc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ac0:	4911      	ldr	r1, [pc, #68]	@ (8006b08 <_dtoa_r+0x588>)
 8006ac2:	2000      	movs	r0, #0
 8006ac4:	f7f9 fbf0 	bl	80002a8 <__aeabi_dsub>
 8006ac8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006acc:	f7fa f816 	bl	8000afc <__aeabi_dcmplt>
 8006ad0:	2800      	cmp	r0, #0
 8006ad2:	f040 80b4 	bne.w	8006c3e <_dtoa_r+0x6be>
 8006ad6:	42a6      	cmp	r6, r4
 8006ad8:	f43f af70 	beq.w	80069bc <_dtoa_r+0x43c>
 8006adc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8006b0c <_dtoa_r+0x58c>)
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f7f9 fd98 	bl	8000618 <__aeabi_dmul>
 8006ae8:	4b08      	ldr	r3, [pc, #32]	@ (8006b0c <_dtoa_r+0x58c>)
 8006aea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006aee:	2200      	movs	r2, #0
 8006af0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006af4:	f7f9 fd90 	bl	8000618 <__aeabi_dmul>
 8006af8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006afc:	e7c4      	b.n	8006a88 <_dtoa_r+0x508>
 8006afe:	bf00      	nop
 8006b00:	08009eb8 	.word	0x08009eb8
 8006b04:	08009e90 	.word	0x08009e90
 8006b08:	3ff00000 	.word	0x3ff00000
 8006b0c:	40240000 	.word	0x40240000
 8006b10:	401c0000 	.word	0x401c0000
 8006b14:	40140000 	.word	0x40140000
 8006b18:	3fe00000 	.word	0x3fe00000
 8006b1c:	4631      	mov	r1, r6
 8006b1e:	4628      	mov	r0, r5
 8006b20:	f7f9 fd7a 	bl	8000618 <__aeabi_dmul>
 8006b24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b28:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006b2a:	4656      	mov	r6, sl
 8006b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b30:	f7fa f822 	bl	8000b78 <__aeabi_d2iz>
 8006b34:	4605      	mov	r5, r0
 8006b36:	f7f9 fd05 	bl	8000544 <__aeabi_i2d>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	460b      	mov	r3, r1
 8006b3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b42:	f7f9 fbb1 	bl	80002a8 <__aeabi_dsub>
 8006b46:	3530      	adds	r5, #48	@ 0x30
 8006b48:	f806 5b01 	strb.w	r5, [r6], #1
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	460b      	mov	r3, r1
 8006b50:	42a6      	cmp	r6, r4
 8006b52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b56:	f04f 0200 	mov.w	r2, #0
 8006b5a:	d124      	bne.n	8006ba6 <_dtoa_r+0x626>
 8006b5c:	4baf      	ldr	r3, [pc, #700]	@ (8006e1c <_dtoa_r+0x89c>)
 8006b5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006b62:	f7f9 fba3 	bl	80002ac <__adddf3>
 8006b66:	4602      	mov	r2, r0
 8006b68:	460b      	mov	r3, r1
 8006b6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b6e:	f7f9 ffe3 	bl	8000b38 <__aeabi_dcmpgt>
 8006b72:	2800      	cmp	r0, #0
 8006b74:	d163      	bne.n	8006c3e <_dtoa_r+0x6be>
 8006b76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006b7a:	49a8      	ldr	r1, [pc, #672]	@ (8006e1c <_dtoa_r+0x89c>)
 8006b7c:	2000      	movs	r0, #0
 8006b7e:	f7f9 fb93 	bl	80002a8 <__aeabi_dsub>
 8006b82:	4602      	mov	r2, r0
 8006b84:	460b      	mov	r3, r1
 8006b86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b8a:	f7f9 ffb7 	bl	8000afc <__aeabi_dcmplt>
 8006b8e:	2800      	cmp	r0, #0
 8006b90:	f43f af14 	beq.w	80069bc <_dtoa_r+0x43c>
 8006b94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006b96:	1e73      	subs	r3, r6, #1
 8006b98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006b9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006b9e:	2b30      	cmp	r3, #48	@ 0x30
 8006ba0:	d0f8      	beq.n	8006b94 <_dtoa_r+0x614>
 8006ba2:	4647      	mov	r7, r8
 8006ba4:	e03b      	b.n	8006c1e <_dtoa_r+0x69e>
 8006ba6:	4b9e      	ldr	r3, [pc, #632]	@ (8006e20 <_dtoa_r+0x8a0>)
 8006ba8:	f7f9 fd36 	bl	8000618 <__aeabi_dmul>
 8006bac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bb0:	e7bc      	b.n	8006b2c <_dtoa_r+0x5ac>
 8006bb2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006bb6:	4656      	mov	r6, sl
 8006bb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bbc:	4620      	mov	r0, r4
 8006bbe:	4629      	mov	r1, r5
 8006bc0:	f7f9 fe54 	bl	800086c <__aeabi_ddiv>
 8006bc4:	f7f9 ffd8 	bl	8000b78 <__aeabi_d2iz>
 8006bc8:	4680      	mov	r8, r0
 8006bca:	f7f9 fcbb 	bl	8000544 <__aeabi_i2d>
 8006bce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bd2:	f7f9 fd21 	bl	8000618 <__aeabi_dmul>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	460b      	mov	r3, r1
 8006bda:	4620      	mov	r0, r4
 8006bdc:	4629      	mov	r1, r5
 8006bde:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006be2:	f7f9 fb61 	bl	80002a8 <__aeabi_dsub>
 8006be6:	f806 4b01 	strb.w	r4, [r6], #1
 8006bea:	9d03      	ldr	r5, [sp, #12]
 8006bec:	eba6 040a 	sub.w	r4, r6, sl
 8006bf0:	42a5      	cmp	r5, r4
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	460b      	mov	r3, r1
 8006bf6:	d133      	bne.n	8006c60 <_dtoa_r+0x6e0>
 8006bf8:	f7f9 fb58 	bl	80002ac <__adddf3>
 8006bfc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c00:	4604      	mov	r4, r0
 8006c02:	460d      	mov	r5, r1
 8006c04:	f7f9 ff98 	bl	8000b38 <__aeabi_dcmpgt>
 8006c08:	b9c0      	cbnz	r0, 8006c3c <_dtoa_r+0x6bc>
 8006c0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c0e:	4620      	mov	r0, r4
 8006c10:	4629      	mov	r1, r5
 8006c12:	f7f9 ff69 	bl	8000ae8 <__aeabi_dcmpeq>
 8006c16:	b110      	cbz	r0, 8006c1e <_dtoa_r+0x69e>
 8006c18:	f018 0f01 	tst.w	r8, #1
 8006c1c:	d10e      	bne.n	8006c3c <_dtoa_r+0x6bc>
 8006c1e:	9902      	ldr	r1, [sp, #8]
 8006c20:	4648      	mov	r0, r9
 8006c22:	f000 fbbd 	bl	80073a0 <_Bfree>
 8006c26:	2300      	movs	r3, #0
 8006c28:	7033      	strb	r3, [r6, #0]
 8006c2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006c2c:	3701      	adds	r7, #1
 8006c2e:	601f      	str	r7, [r3, #0]
 8006c30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	f000 824b 	beq.w	80070ce <_dtoa_r+0xb4e>
 8006c38:	601e      	str	r6, [r3, #0]
 8006c3a:	e248      	b.n	80070ce <_dtoa_r+0xb4e>
 8006c3c:	46b8      	mov	r8, r7
 8006c3e:	4633      	mov	r3, r6
 8006c40:	461e      	mov	r6, r3
 8006c42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c46:	2a39      	cmp	r2, #57	@ 0x39
 8006c48:	d106      	bne.n	8006c58 <_dtoa_r+0x6d8>
 8006c4a:	459a      	cmp	sl, r3
 8006c4c:	d1f8      	bne.n	8006c40 <_dtoa_r+0x6c0>
 8006c4e:	2230      	movs	r2, #48	@ 0x30
 8006c50:	f108 0801 	add.w	r8, r8, #1
 8006c54:	f88a 2000 	strb.w	r2, [sl]
 8006c58:	781a      	ldrb	r2, [r3, #0]
 8006c5a:	3201      	adds	r2, #1
 8006c5c:	701a      	strb	r2, [r3, #0]
 8006c5e:	e7a0      	b.n	8006ba2 <_dtoa_r+0x622>
 8006c60:	4b6f      	ldr	r3, [pc, #444]	@ (8006e20 <_dtoa_r+0x8a0>)
 8006c62:	2200      	movs	r2, #0
 8006c64:	f7f9 fcd8 	bl	8000618 <__aeabi_dmul>
 8006c68:	2200      	movs	r2, #0
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	4604      	mov	r4, r0
 8006c6e:	460d      	mov	r5, r1
 8006c70:	f7f9 ff3a 	bl	8000ae8 <__aeabi_dcmpeq>
 8006c74:	2800      	cmp	r0, #0
 8006c76:	d09f      	beq.n	8006bb8 <_dtoa_r+0x638>
 8006c78:	e7d1      	b.n	8006c1e <_dtoa_r+0x69e>
 8006c7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c7c:	2a00      	cmp	r2, #0
 8006c7e:	f000 80ea 	beq.w	8006e56 <_dtoa_r+0x8d6>
 8006c82:	9a07      	ldr	r2, [sp, #28]
 8006c84:	2a01      	cmp	r2, #1
 8006c86:	f300 80cd 	bgt.w	8006e24 <_dtoa_r+0x8a4>
 8006c8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006c8c:	2a00      	cmp	r2, #0
 8006c8e:	f000 80c1 	beq.w	8006e14 <_dtoa_r+0x894>
 8006c92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006c96:	9c08      	ldr	r4, [sp, #32]
 8006c98:	9e00      	ldr	r6, [sp, #0]
 8006c9a:	9a00      	ldr	r2, [sp, #0]
 8006c9c:	441a      	add	r2, r3
 8006c9e:	9200      	str	r2, [sp, #0]
 8006ca0:	9a06      	ldr	r2, [sp, #24]
 8006ca2:	2101      	movs	r1, #1
 8006ca4:	441a      	add	r2, r3
 8006ca6:	4648      	mov	r0, r9
 8006ca8:	9206      	str	r2, [sp, #24]
 8006caa:	f000 fc77 	bl	800759c <__i2b>
 8006cae:	4605      	mov	r5, r0
 8006cb0:	b166      	cbz	r6, 8006ccc <_dtoa_r+0x74c>
 8006cb2:	9b06      	ldr	r3, [sp, #24]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	dd09      	ble.n	8006ccc <_dtoa_r+0x74c>
 8006cb8:	42b3      	cmp	r3, r6
 8006cba:	9a00      	ldr	r2, [sp, #0]
 8006cbc:	bfa8      	it	ge
 8006cbe:	4633      	movge	r3, r6
 8006cc0:	1ad2      	subs	r2, r2, r3
 8006cc2:	9200      	str	r2, [sp, #0]
 8006cc4:	9a06      	ldr	r2, [sp, #24]
 8006cc6:	1af6      	subs	r6, r6, r3
 8006cc8:	1ad3      	subs	r3, r2, r3
 8006cca:	9306      	str	r3, [sp, #24]
 8006ccc:	9b08      	ldr	r3, [sp, #32]
 8006cce:	b30b      	cbz	r3, 8006d14 <_dtoa_r+0x794>
 8006cd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	f000 80c6 	beq.w	8006e64 <_dtoa_r+0x8e4>
 8006cd8:	2c00      	cmp	r4, #0
 8006cda:	f000 80c0 	beq.w	8006e5e <_dtoa_r+0x8de>
 8006cde:	4629      	mov	r1, r5
 8006ce0:	4622      	mov	r2, r4
 8006ce2:	4648      	mov	r0, r9
 8006ce4:	f000 fd12 	bl	800770c <__pow5mult>
 8006ce8:	9a02      	ldr	r2, [sp, #8]
 8006cea:	4601      	mov	r1, r0
 8006cec:	4605      	mov	r5, r0
 8006cee:	4648      	mov	r0, r9
 8006cf0:	f000 fc6a 	bl	80075c8 <__multiply>
 8006cf4:	9902      	ldr	r1, [sp, #8]
 8006cf6:	4680      	mov	r8, r0
 8006cf8:	4648      	mov	r0, r9
 8006cfa:	f000 fb51 	bl	80073a0 <_Bfree>
 8006cfe:	9b08      	ldr	r3, [sp, #32]
 8006d00:	1b1b      	subs	r3, r3, r4
 8006d02:	9308      	str	r3, [sp, #32]
 8006d04:	f000 80b1 	beq.w	8006e6a <_dtoa_r+0x8ea>
 8006d08:	9a08      	ldr	r2, [sp, #32]
 8006d0a:	4641      	mov	r1, r8
 8006d0c:	4648      	mov	r0, r9
 8006d0e:	f000 fcfd 	bl	800770c <__pow5mult>
 8006d12:	9002      	str	r0, [sp, #8]
 8006d14:	2101      	movs	r1, #1
 8006d16:	4648      	mov	r0, r9
 8006d18:	f000 fc40 	bl	800759c <__i2b>
 8006d1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d1e:	4604      	mov	r4, r0
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 81d8 	beq.w	80070d6 <_dtoa_r+0xb56>
 8006d26:	461a      	mov	r2, r3
 8006d28:	4601      	mov	r1, r0
 8006d2a:	4648      	mov	r0, r9
 8006d2c:	f000 fcee 	bl	800770c <__pow5mult>
 8006d30:	9b07      	ldr	r3, [sp, #28]
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	4604      	mov	r4, r0
 8006d36:	f300 809f 	bgt.w	8006e78 <_dtoa_r+0x8f8>
 8006d3a:	9b04      	ldr	r3, [sp, #16]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	f040 8097 	bne.w	8006e70 <_dtoa_r+0x8f0>
 8006d42:	9b05      	ldr	r3, [sp, #20]
 8006d44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	f040 8093 	bne.w	8006e74 <_dtoa_r+0x8f4>
 8006d4e:	9b05      	ldr	r3, [sp, #20]
 8006d50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006d54:	0d1b      	lsrs	r3, r3, #20
 8006d56:	051b      	lsls	r3, r3, #20
 8006d58:	b133      	cbz	r3, 8006d68 <_dtoa_r+0x7e8>
 8006d5a:	9b00      	ldr	r3, [sp, #0]
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	9300      	str	r3, [sp, #0]
 8006d60:	9b06      	ldr	r3, [sp, #24]
 8006d62:	3301      	adds	r3, #1
 8006d64:	9306      	str	r3, [sp, #24]
 8006d66:	2301      	movs	r3, #1
 8006d68:	9308      	str	r3, [sp, #32]
 8006d6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f000 81b8 	beq.w	80070e2 <_dtoa_r+0xb62>
 8006d72:	6923      	ldr	r3, [r4, #16]
 8006d74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006d78:	6918      	ldr	r0, [r3, #16]
 8006d7a:	f000 fbc3 	bl	8007504 <__hi0bits>
 8006d7e:	f1c0 0020 	rsb	r0, r0, #32
 8006d82:	9b06      	ldr	r3, [sp, #24]
 8006d84:	4418      	add	r0, r3
 8006d86:	f010 001f 	ands.w	r0, r0, #31
 8006d8a:	f000 8082 	beq.w	8006e92 <_dtoa_r+0x912>
 8006d8e:	f1c0 0320 	rsb	r3, r0, #32
 8006d92:	2b04      	cmp	r3, #4
 8006d94:	dd73      	ble.n	8006e7e <_dtoa_r+0x8fe>
 8006d96:	9b00      	ldr	r3, [sp, #0]
 8006d98:	f1c0 001c 	rsb	r0, r0, #28
 8006d9c:	4403      	add	r3, r0
 8006d9e:	9300      	str	r3, [sp, #0]
 8006da0:	9b06      	ldr	r3, [sp, #24]
 8006da2:	4403      	add	r3, r0
 8006da4:	4406      	add	r6, r0
 8006da6:	9306      	str	r3, [sp, #24]
 8006da8:	9b00      	ldr	r3, [sp, #0]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	dd05      	ble.n	8006dba <_dtoa_r+0x83a>
 8006dae:	9902      	ldr	r1, [sp, #8]
 8006db0:	461a      	mov	r2, r3
 8006db2:	4648      	mov	r0, r9
 8006db4:	f000 fd04 	bl	80077c0 <__lshift>
 8006db8:	9002      	str	r0, [sp, #8]
 8006dba:	9b06      	ldr	r3, [sp, #24]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	dd05      	ble.n	8006dcc <_dtoa_r+0x84c>
 8006dc0:	4621      	mov	r1, r4
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	4648      	mov	r0, r9
 8006dc6:	f000 fcfb 	bl	80077c0 <__lshift>
 8006dca:	4604      	mov	r4, r0
 8006dcc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d061      	beq.n	8006e96 <_dtoa_r+0x916>
 8006dd2:	9802      	ldr	r0, [sp, #8]
 8006dd4:	4621      	mov	r1, r4
 8006dd6:	f000 fd5f 	bl	8007898 <__mcmp>
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	da5b      	bge.n	8006e96 <_dtoa_r+0x916>
 8006dde:	2300      	movs	r3, #0
 8006de0:	9902      	ldr	r1, [sp, #8]
 8006de2:	220a      	movs	r2, #10
 8006de4:	4648      	mov	r0, r9
 8006de6:	f000 fafd 	bl	80073e4 <__multadd>
 8006dea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dec:	9002      	str	r0, [sp, #8]
 8006dee:	f107 38ff 	add.w	r8, r7, #4294967295
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	f000 8177 	beq.w	80070e6 <_dtoa_r+0xb66>
 8006df8:	4629      	mov	r1, r5
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	220a      	movs	r2, #10
 8006dfe:	4648      	mov	r0, r9
 8006e00:	f000 faf0 	bl	80073e4 <__multadd>
 8006e04:	f1bb 0f00 	cmp.w	fp, #0
 8006e08:	4605      	mov	r5, r0
 8006e0a:	dc6f      	bgt.n	8006eec <_dtoa_r+0x96c>
 8006e0c:	9b07      	ldr	r3, [sp, #28]
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	dc49      	bgt.n	8006ea6 <_dtoa_r+0x926>
 8006e12:	e06b      	b.n	8006eec <_dtoa_r+0x96c>
 8006e14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006e1a:	e73c      	b.n	8006c96 <_dtoa_r+0x716>
 8006e1c:	3fe00000 	.word	0x3fe00000
 8006e20:	40240000 	.word	0x40240000
 8006e24:	9b03      	ldr	r3, [sp, #12]
 8006e26:	1e5c      	subs	r4, r3, #1
 8006e28:	9b08      	ldr	r3, [sp, #32]
 8006e2a:	42a3      	cmp	r3, r4
 8006e2c:	db09      	blt.n	8006e42 <_dtoa_r+0x8c2>
 8006e2e:	1b1c      	subs	r4, r3, r4
 8006e30:	9b03      	ldr	r3, [sp, #12]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	f6bf af30 	bge.w	8006c98 <_dtoa_r+0x718>
 8006e38:	9b00      	ldr	r3, [sp, #0]
 8006e3a:	9a03      	ldr	r2, [sp, #12]
 8006e3c:	1a9e      	subs	r6, r3, r2
 8006e3e:	2300      	movs	r3, #0
 8006e40:	e72b      	b.n	8006c9a <_dtoa_r+0x71a>
 8006e42:	9b08      	ldr	r3, [sp, #32]
 8006e44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006e46:	9408      	str	r4, [sp, #32]
 8006e48:	1ae3      	subs	r3, r4, r3
 8006e4a:	441a      	add	r2, r3
 8006e4c:	9e00      	ldr	r6, [sp, #0]
 8006e4e:	9b03      	ldr	r3, [sp, #12]
 8006e50:	920d      	str	r2, [sp, #52]	@ 0x34
 8006e52:	2400      	movs	r4, #0
 8006e54:	e721      	b.n	8006c9a <_dtoa_r+0x71a>
 8006e56:	9c08      	ldr	r4, [sp, #32]
 8006e58:	9e00      	ldr	r6, [sp, #0]
 8006e5a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006e5c:	e728      	b.n	8006cb0 <_dtoa_r+0x730>
 8006e5e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006e62:	e751      	b.n	8006d08 <_dtoa_r+0x788>
 8006e64:	9a08      	ldr	r2, [sp, #32]
 8006e66:	9902      	ldr	r1, [sp, #8]
 8006e68:	e750      	b.n	8006d0c <_dtoa_r+0x78c>
 8006e6a:	f8cd 8008 	str.w	r8, [sp, #8]
 8006e6e:	e751      	b.n	8006d14 <_dtoa_r+0x794>
 8006e70:	2300      	movs	r3, #0
 8006e72:	e779      	b.n	8006d68 <_dtoa_r+0x7e8>
 8006e74:	9b04      	ldr	r3, [sp, #16]
 8006e76:	e777      	b.n	8006d68 <_dtoa_r+0x7e8>
 8006e78:	2300      	movs	r3, #0
 8006e7a:	9308      	str	r3, [sp, #32]
 8006e7c:	e779      	b.n	8006d72 <_dtoa_r+0x7f2>
 8006e7e:	d093      	beq.n	8006da8 <_dtoa_r+0x828>
 8006e80:	9a00      	ldr	r2, [sp, #0]
 8006e82:	331c      	adds	r3, #28
 8006e84:	441a      	add	r2, r3
 8006e86:	9200      	str	r2, [sp, #0]
 8006e88:	9a06      	ldr	r2, [sp, #24]
 8006e8a:	441a      	add	r2, r3
 8006e8c:	441e      	add	r6, r3
 8006e8e:	9206      	str	r2, [sp, #24]
 8006e90:	e78a      	b.n	8006da8 <_dtoa_r+0x828>
 8006e92:	4603      	mov	r3, r0
 8006e94:	e7f4      	b.n	8006e80 <_dtoa_r+0x900>
 8006e96:	9b03      	ldr	r3, [sp, #12]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	46b8      	mov	r8, r7
 8006e9c:	dc20      	bgt.n	8006ee0 <_dtoa_r+0x960>
 8006e9e:	469b      	mov	fp, r3
 8006ea0:	9b07      	ldr	r3, [sp, #28]
 8006ea2:	2b02      	cmp	r3, #2
 8006ea4:	dd1e      	ble.n	8006ee4 <_dtoa_r+0x964>
 8006ea6:	f1bb 0f00 	cmp.w	fp, #0
 8006eaa:	f47f adb1 	bne.w	8006a10 <_dtoa_r+0x490>
 8006eae:	4621      	mov	r1, r4
 8006eb0:	465b      	mov	r3, fp
 8006eb2:	2205      	movs	r2, #5
 8006eb4:	4648      	mov	r0, r9
 8006eb6:	f000 fa95 	bl	80073e4 <__multadd>
 8006eba:	4601      	mov	r1, r0
 8006ebc:	4604      	mov	r4, r0
 8006ebe:	9802      	ldr	r0, [sp, #8]
 8006ec0:	f000 fcea 	bl	8007898 <__mcmp>
 8006ec4:	2800      	cmp	r0, #0
 8006ec6:	f77f ada3 	ble.w	8006a10 <_dtoa_r+0x490>
 8006eca:	4656      	mov	r6, sl
 8006ecc:	2331      	movs	r3, #49	@ 0x31
 8006ece:	f806 3b01 	strb.w	r3, [r6], #1
 8006ed2:	f108 0801 	add.w	r8, r8, #1
 8006ed6:	e59f      	b.n	8006a18 <_dtoa_r+0x498>
 8006ed8:	9c03      	ldr	r4, [sp, #12]
 8006eda:	46b8      	mov	r8, r7
 8006edc:	4625      	mov	r5, r4
 8006ede:	e7f4      	b.n	8006eca <_dtoa_r+0x94a>
 8006ee0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f000 8101 	beq.w	80070ee <_dtoa_r+0xb6e>
 8006eec:	2e00      	cmp	r6, #0
 8006eee:	dd05      	ble.n	8006efc <_dtoa_r+0x97c>
 8006ef0:	4629      	mov	r1, r5
 8006ef2:	4632      	mov	r2, r6
 8006ef4:	4648      	mov	r0, r9
 8006ef6:	f000 fc63 	bl	80077c0 <__lshift>
 8006efa:	4605      	mov	r5, r0
 8006efc:	9b08      	ldr	r3, [sp, #32]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d05c      	beq.n	8006fbc <_dtoa_r+0xa3c>
 8006f02:	6869      	ldr	r1, [r5, #4]
 8006f04:	4648      	mov	r0, r9
 8006f06:	f000 fa0b 	bl	8007320 <_Balloc>
 8006f0a:	4606      	mov	r6, r0
 8006f0c:	b928      	cbnz	r0, 8006f1a <_dtoa_r+0x99a>
 8006f0e:	4b82      	ldr	r3, [pc, #520]	@ (8007118 <_dtoa_r+0xb98>)
 8006f10:	4602      	mov	r2, r0
 8006f12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006f16:	f7ff bb4a 	b.w	80065ae <_dtoa_r+0x2e>
 8006f1a:	692a      	ldr	r2, [r5, #16]
 8006f1c:	3202      	adds	r2, #2
 8006f1e:	0092      	lsls	r2, r2, #2
 8006f20:	f105 010c 	add.w	r1, r5, #12
 8006f24:	300c      	adds	r0, #12
 8006f26:	f001 ff69 	bl	8008dfc <memcpy>
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	4631      	mov	r1, r6
 8006f2e:	4648      	mov	r0, r9
 8006f30:	f000 fc46 	bl	80077c0 <__lshift>
 8006f34:	f10a 0301 	add.w	r3, sl, #1
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	eb0a 030b 	add.w	r3, sl, fp
 8006f3e:	9308      	str	r3, [sp, #32]
 8006f40:	9b04      	ldr	r3, [sp, #16]
 8006f42:	f003 0301 	and.w	r3, r3, #1
 8006f46:	462f      	mov	r7, r5
 8006f48:	9306      	str	r3, [sp, #24]
 8006f4a:	4605      	mov	r5, r0
 8006f4c:	9b00      	ldr	r3, [sp, #0]
 8006f4e:	9802      	ldr	r0, [sp, #8]
 8006f50:	4621      	mov	r1, r4
 8006f52:	f103 3bff 	add.w	fp, r3, #4294967295
 8006f56:	f7ff fa8b 	bl	8006470 <quorem>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	3330      	adds	r3, #48	@ 0x30
 8006f5e:	9003      	str	r0, [sp, #12]
 8006f60:	4639      	mov	r1, r7
 8006f62:	9802      	ldr	r0, [sp, #8]
 8006f64:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f66:	f000 fc97 	bl	8007898 <__mcmp>
 8006f6a:	462a      	mov	r2, r5
 8006f6c:	9004      	str	r0, [sp, #16]
 8006f6e:	4621      	mov	r1, r4
 8006f70:	4648      	mov	r0, r9
 8006f72:	f000 fcad 	bl	80078d0 <__mdiff>
 8006f76:	68c2      	ldr	r2, [r0, #12]
 8006f78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f7a:	4606      	mov	r6, r0
 8006f7c:	bb02      	cbnz	r2, 8006fc0 <_dtoa_r+0xa40>
 8006f7e:	4601      	mov	r1, r0
 8006f80:	9802      	ldr	r0, [sp, #8]
 8006f82:	f000 fc89 	bl	8007898 <__mcmp>
 8006f86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f88:	4602      	mov	r2, r0
 8006f8a:	4631      	mov	r1, r6
 8006f8c:	4648      	mov	r0, r9
 8006f8e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006f90:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f92:	f000 fa05 	bl	80073a0 <_Bfree>
 8006f96:	9b07      	ldr	r3, [sp, #28]
 8006f98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006f9a:	9e00      	ldr	r6, [sp, #0]
 8006f9c:	ea42 0103 	orr.w	r1, r2, r3
 8006fa0:	9b06      	ldr	r3, [sp, #24]
 8006fa2:	4319      	orrs	r1, r3
 8006fa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fa6:	d10d      	bne.n	8006fc4 <_dtoa_r+0xa44>
 8006fa8:	2b39      	cmp	r3, #57	@ 0x39
 8006faa:	d027      	beq.n	8006ffc <_dtoa_r+0xa7c>
 8006fac:	9a04      	ldr	r2, [sp, #16]
 8006fae:	2a00      	cmp	r2, #0
 8006fb0:	dd01      	ble.n	8006fb6 <_dtoa_r+0xa36>
 8006fb2:	9b03      	ldr	r3, [sp, #12]
 8006fb4:	3331      	adds	r3, #49	@ 0x31
 8006fb6:	f88b 3000 	strb.w	r3, [fp]
 8006fba:	e52e      	b.n	8006a1a <_dtoa_r+0x49a>
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	e7b9      	b.n	8006f34 <_dtoa_r+0x9b4>
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	e7e2      	b.n	8006f8a <_dtoa_r+0xa0a>
 8006fc4:	9904      	ldr	r1, [sp, #16]
 8006fc6:	2900      	cmp	r1, #0
 8006fc8:	db04      	blt.n	8006fd4 <_dtoa_r+0xa54>
 8006fca:	9807      	ldr	r0, [sp, #28]
 8006fcc:	4301      	orrs	r1, r0
 8006fce:	9806      	ldr	r0, [sp, #24]
 8006fd0:	4301      	orrs	r1, r0
 8006fd2:	d120      	bne.n	8007016 <_dtoa_r+0xa96>
 8006fd4:	2a00      	cmp	r2, #0
 8006fd6:	ddee      	ble.n	8006fb6 <_dtoa_r+0xa36>
 8006fd8:	9902      	ldr	r1, [sp, #8]
 8006fda:	9300      	str	r3, [sp, #0]
 8006fdc:	2201      	movs	r2, #1
 8006fde:	4648      	mov	r0, r9
 8006fe0:	f000 fbee 	bl	80077c0 <__lshift>
 8006fe4:	4621      	mov	r1, r4
 8006fe6:	9002      	str	r0, [sp, #8]
 8006fe8:	f000 fc56 	bl	8007898 <__mcmp>
 8006fec:	2800      	cmp	r0, #0
 8006fee:	9b00      	ldr	r3, [sp, #0]
 8006ff0:	dc02      	bgt.n	8006ff8 <_dtoa_r+0xa78>
 8006ff2:	d1e0      	bne.n	8006fb6 <_dtoa_r+0xa36>
 8006ff4:	07da      	lsls	r2, r3, #31
 8006ff6:	d5de      	bpl.n	8006fb6 <_dtoa_r+0xa36>
 8006ff8:	2b39      	cmp	r3, #57	@ 0x39
 8006ffa:	d1da      	bne.n	8006fb2 <_dtoa_r+0xa32>
 8006ffc:	2339      	movs	r3, #57	@ 0x39
 8006ffe:	f88b 3000 	strb.w	r3, [fp]
 8007002:	4633      	mov	r3, r6
 8007004:	461e      	mov	r6, r3
 8007006:	3b01      	subs	r3, #1
 8007008:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800700c:	2a39      	cmp	r2, #57	@ 0x39
 800700e:	d04e      	beq.n	80070ae <_dtoa_r+0xb2e>
 8007010:	3201      	adds	r2, #1
 8007012:	701a      	strb	r2, [r3, #0]
 8007014:	e501      	b.n	8006a1a <_dtoa_r+0x49a>
 8007016:	2a00      	cmp	r2, #0
 8007018:	dd03      	ble.n	8007022 <_dtoa_r+0xaa2>
 800701a:	2b39      	cmp	r3, #57	@ 0x39
 800701c:	d0ee      	beq.n	8006ffc <_dtoa_r+0xa7c>
 800701e:	3301      	adds	r3, #1
 8007020:	e7c9      	b.n	8006fb6 <_dtoa_r+0xa36>
 8007022:	9a00      	ldr	r2, [sp, #0]
 8007024:	9908      	ldr	r1, [sp, #32]
 8007026:	f802 3c01 	strb.w	r3, [r2, #-1]
 800702a:	428a      	cmp	r2, r1
 800702c:	d028      	beq.n	8007080 <_dtoa_r+0xb00>
 800702e:	9902      	ldr	r1, [sp, #8]
 8007030:	2300      	movs	r3, #0
 8007032:	220a      	movs	r2, #10
 8007034:	4648      	mov	r0, r9
 8007036:	f000 f9d5 	bl	80073e4 <__multadd>
 800703a:	42af      	cmp	r7, r5
 800703c:	9002      	str	r0, [sp, #8]
 800703e:	f04f 0300 	mov.w	r3, #0
 8007042:	f04f 020a 	mov.w	r2, #10
 8007046:	4639      	mov	r1, r7
 8007048:	4648      	mov	r0, r9
 800704a:	d107      	bne.n	800705c <_dtoa_r+0xadc>
 800704c:	f000 f9ca 	bl	80073e4 <__multadd>
 8007050:	4607      	mov	r7, r0
 8007052:	4605      	mov	r5, r0
 8007054:	9b00      	ldr	r3, [sp, #0]
 8007056:	3301      	adds	r3, #1
 8007058:	9300      	str	r3, [sp, #0]
 800705a:	e777      	b.n	8006f4c <_dtoa_r+0x9cc>
 800705c:	f000 f9c2 	bl	80073e4 <__multadd>
 8007060:	4629      	mov	r1, r5
 8007062:	4607      	mov	r7, r0
 8007064:	2300      	movs	r3, #0
 8007066:	220a      	movs	r2, #10
 8007068:	4648      	mov	r0, r9
 800706a:	f000 f9bb 	bl	80073e4 <__multadd>
 800706e:	4605      	mov	r5, r0
 8007070:	e7f0      	b.n	8007054 <_dtoa_r+0xad4>
 8007072:	f1bb 0f00 	cmp.w	fp, #0
 8007076:	bfcc      	ite	gt
 8007078:	465e      	movgt	r6, fp
 800707a:	2601      	movle	r6, #1
 800707c:	4456      	add	r6, sl
 800707e:	2700      	movs	r7, #0
 8007080:	9902      	ldr	r1, [sp, #8]
 8007082:	9300      	str	r3, [sp, #0]
 8007084:	2201      	movs	r2, #1
 8007086:	4648      	mov	r0, r9
 8007088:	f000 fb9a 	bl	80077c0 <__lshift>
 800708c:	4621      	mov	r1, r4
 800708e:	9002      	str	r0, [sp, #8]
 8007090:	f000 fc02 	bl	8007898 <__mcmp>
 8007094:	2800      	cmp	r0, #0
 8007096:	dcb4      	bgt.n	8007002 <_dtoa_r+0xa82>
 8007098:	d102      	bne.n	80070a0 <_dtoa_r+0xb20>
 800709a:	9b00      	ldr	r3, [sp, #0]
 800709c:	07db      	lsls	r3, r3, #31
 800709e:	d4b0      	bmi.n	8007002 <_dtoa_r+0xa82>
 80070a0:	4633      	mov	r3, r6
 80070a2:	461e      	mov	r6, r3
 80070a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80070a8:	2a30      	cmp	r2, #48	@ 0x30
 80070aa:	d0fa      	beq.n	80070a2 <_dtoa_r+0xb22>
 80070ac:	e4b5      	b.n	8006a1a <_dtoa_r+0x49a>
 80070ae:	459a      	cmp	sl, r3
 80070b0:	d1a8      	bne.n	8007004 <_dtoa_r+0xa84>
 80070b2:	2331      	movs	r3, #49	@ 0x31
 80070b4:	f108 0801 	add.w	r8, r8, #1
 80070b8:	f88a 3000 	strb.w	r3, [sl]
 80070bc:	e4ad      	b.n	8006a1a <_dtoa_r+0x49a>
 80070be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80070c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800711c <_dtoa_r+0xb9c>
 80070c4:	b11b      	cbz	r3, 80070ce <_dtoa_r+0xb4e>
 80070c6:	f10a 0308 	add.w	r3, sl, #8
 80070ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80070cc:	6013      	str	r3, [r2, #0]
 80070ce:	4650      	mov	r0, sl
 80070d0:	b017      	add	sp, #92	@ 0x5c
 80070d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070d6:	9b07      	ldr	r3, [sp, #28]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	f77f ae2e 	ble.w	8006d3a <_dtoa_r+0x7ba>
 80070de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070e0:	9308      	str	r3, [sp, #32]
 80070e2:	2001      	movs	r0, #1
 80070e4:	e64d      	b.n	8006d82 <_dtoa_r+0x802>
 80070e6:	f1bb 0f00 	cmp.w	fp, #0
 80070ea:	f77f aed9 	ble.w	8006ea0 <_dtoa_r+0x920>
 80070ee:	4656      	mov	r6, sl
 80070f0:	9802      	ldr	r0, [sp, #8]
 80070f2:	4621      	mov	r1, r4
 80070f4:	f7ff f9bc 	bl	8006470 <quorem>
 80070f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80070fc:	f806 3b01 	strb.w	r3, [r6], #1
 8007100:	eba6 020a 	sub.w	r2, r6, sl
 8007104:	4593      	cmp	fp, r2
 8007106:	ddb4      	ble.n	8007072 <_dtoa_r+0xaf2>
 8007108:	9902      	ldr	r1, [sp, #8]
 800710a:	2300      	movs	r3, #0
 800710c:	220a      	movs	r2, #10
 800710e:	4648      	mov	r0, r9
 8007110:	f000 f968 	bl	80073e4 <__multadd>
 8007114:	9002      	str	r0, [sp, #8]
 8007116:	e7eb      	b.n	80070f0 <_dtoa_r+0xb70>
 8007118:	08009d61 	.word	0x08009d61
 800711c:	08009ce5 	.word	0x08009ce5

08007120 <_free_r>:
 8007120:	b538      	push	{r3, r4, r5, lr}
 8007122:	4605      	mov	r5, r0
 8007124:	2900      	cmp	r1, #0
 8007126:	d041      	beq.n	80071ac <_free_r+0x8c>
 8007128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800712c:	1f0c      	subs	r4, r1, #4
 800712e:	2b00      	cmp	r3, #0
 8007130:	bfb8      	it	lt
 8007132:	18e4      	addlt	r4, r4, r3
 8007134:	f000 f8e8 	bl	8007308 <__malloc_lock>
 8007138:	4a1d      	ldr	r2, [pc, #116]	@ (80071b0 <_free_r+0x90>)
 800713a:	6813      	ldr	r3, [r2, #0]
 800713c:	b933      	cbnz	r3, 800714c <_free_r+0x2c>
 800713e:	6063      	str	r3, [r4, #4]
 8007140:	6014      	str	r4, [r2, #0]
 8007142:	4628      	mov	r0, r5
 8007144:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007148:	f000 b8e4 	b.w	8007314 <__malloc_unlock>
 800714c:	42a3      	cmp	r3, r4
 800714e:	d908      	bls.n	8007162 <_free_r+0x42>
 8007150:	6820      	ldr	r0, [r4, #0]
 8007152:	1821      	adds	r1, r4, r0
 8007154:	428b      	cmp	r3, r1
 8007156:	bf01      	itttt	eq
 8007158:	6819      	ldreq	r1, [r3, #0]
 800715a:	685b      	ldreq	r3, [r3, #4]
 800715c:	1809      	addeq	r1, r1, r0
 800715e:	6021      	streq	r1, [r4, #0]
 8007160:	e7ed      	b.n	800713e <_free_r+0x1e>
 8007162:	461a      	mov	r2, r3
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	b10b      	cbz	r3, 800716c <_free_r+0x4c>
 8007168:	42a3      	cmp	r3, r4
 800716a:	d9fa      	bls.n	8007162 <_free_r+0x42>
 800716c:	6811      	ldr	r1, [r2, #0]
 800716e:	1850      	adds	r0, r2, r1
 8007170:	42a0      	cmp	r0, r4
 8007172:	d10b      	bne.n	800718c <_free_r+0x6c>
 8007174:	6820      	ldr	r0, [r4, #0]
 8007176:	4401      	add	r1, r0
 8007178:	1850      	adds	r0, r2, r1
 800717a:	4283      	cmp	r3, r0
 800717c:	6011      	str	r1, [r2, #0]
 800717e:	d1e0      	bne.n	8007142 <_free_r+0x22>
 8007180:	6818      	ldr	r0, [r3, #0]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	6053      	str	r3, [r2, #4]
 8007186:	4408      	add	r0, r1
 8007188:	6010      	str	r0, [r2, #0]
 800718a:	e7da      	b.n	8007142 <_free_r+0x22>
 800718c:	d902      	bls.n	8007194 <_free_r+0x74>
 800718e:	230c      	movs	r3, #12
 8007190:	602b      	str	r3, [r5, #0]
 8007192:	e7d6      	b.n	8007142 <_free_r+0x22>
 8007194:	6820      	ldr	r0, [r4, #0]
 8007196:	1821      	adds	r1, r4, r0
 8007198:	428b      	cmp	r3, r1
 800719a:	bf04      	itt	eq
 800719c:	6819      	ldreq	r1, [r3, #0]
 800719e:	685b      	ldreq	r3, [r3, #4]
 80071a0:	6063      	str	r3, [r4, #4]
 80071a2:	bf04      	itt	eq
 80071a4:	1809      	addeq	r1, r1, r0
 80071a6:	6021      	streq	r1, [r4, #0]
 80071a8:	6054      	str	r4, [r2, #4]
 80071aa:	e7ca      	b.n	8007142 <_free_r+0x22>
 80071ac:	bd38      	pop	{r3, r4, r5, pc}
 80071ae:	bf00      	nop
 80071b0:	20000500 	.word	0x20000500

080071b4 <malloc>:
 80071b4:	4b02      	ldr	r3, [pc, #8]	@ (80071c0 <malloc+0xc>)
 80071b6:	4601      	mov	r1, r0
 80071b8:	6818      	ldr	r0, [r3, #0]
 80071ba:	f000 b825 	b.w	8007208 <_malloc_r>
 80071be:	bf00      	nop
 80071c0:	20000024 	.word	0x20000024

080071c4 <sbrk_aligned>:
 80071c4:	b570      	push	{r4, r5, r6, lr}
 80071c6:	4e0f      	ldr	r6, [pc, #60]	@ (8007204 <sbrk_aligned+0x40>)
 80071c8:	460c      	mov	r4, r1
 80071ca:	6831      	ldr	r1, [r6, #0]
 80071cc:	4605      	mov	r5, r0
 80071ce:	b911      	cbnz	r1, 80071d6 <sbrk_aligned+0x12>
 80071d0:	f001 fe04 	bl	8008ddc <_sbrk_r>
 80071d4:	6030      	str	r0, [r6, #0]
 80071d6:	4621      	mov	r1, r4
 80071d8:	4628      	mov	r0, r5
 80071da:	f001 fdff 	bl	8008ddc <_sbrk_r>
 80071de:	1c43      	adds	r3, r0, #1
 80071e0:	d103      	bne.n	80071ea <sbrk_aligned+0x26>
 80071e2:	f04f 34ff 	mov.w	r4, #4294967295
 80071e6:	4620      	mov	r0, r4
 80071e8:	bd70      	pop	{r4, r5, r6, pc}
 80071ea:	1cc4      	adds	r4, r0, #3
 80071ec:	f024 0403 	bic.w	r4, r4, #3
 80071f0:	42a0      	cmp	r0, r4
 80071f2:	d0f8      	beq.n	80071e6 <sbrk_aligned+0x22>
 80071f4:	1a21      	subs	r1, r4, r0
 80071f6:	4628      	mov	r0, r5
 80071f8:	f001 fdf0 	bl	8008ddc <_sbrk_r>
 80071fc:	3001      	adds	r0, #1
 80071fe:	d1f2      	bne.n	80071e6 <sbrk_aligned+0x22>
 8007200:	e7ef      	b.n	80071e2 <sbrk_aligned+0x1e>
 8007202:	bf00      	nop
 8007204:	200004fc 	.word	0x200004fc

08007208 <_malloc_r>:
 8007208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800720c:	1ccd      	adds	r5, r1, #3
 800720e:	f025 0503 	bic.w	r5, r5, #3
 8007212:	3508      	adds	r5, #8
 8007214:	2d0c      	cmp	r5, #12
 8007216:	bf38      	it	cc
 8007218:	250c      	movcc	r5, #12
 800721a:	2d00      	cmp	r5, #0
 800721c:	4606      	mov	r6, r0
 800721e:	db01      	blt.n	8007224 <_malloc_r+0x1c>
 8007220:	42a9      	cmp	r1, r5
 8007222:	d904      	bls.n	800722e <_malloc_r+0x26>
 8007224:	230c      	movs	r3, #12
 8007226:	6033      	str	r3, [r6, #0]
 8007228:	2000      	movs	r0, #0
 800722a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800722e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007304 <_malloc_r+0xfc>
 8007232:	f000 f869 	bl	8007308 <__malloc_lock>
 8007236:	f8d8 3000 	ldr.w	r3, [r8]
 800723a:	461c      	mov	r4, r3
 800723c:	bb44      	cbnz	r4, 8007290 <_malloc_r+0x88>
 800723e:	4629      	mov	r1, r5
 8007240:	4630      	mov	r0, r6
 8007242:	f7ff ffbf 	bl	80071c4 <sbrk_aligned>
 8007246:	1c43      	adds	r3, r0, #1
 8007248:	4604      	mov	r4, r0
 800724a:	d158      	bne.n	80072fe <_malloc_r+0xf6>
 800724c:	f8d8 4000 	ldr.w	r4, [r8]
 8007250:	4627      	mov	r7, r4
 8007252:	2f00      	cmp	r7, #0
 8007254:	d143      	bne.n	80072de <_malloc_r+0xd6>
 8007256:	2c00      	cmp	r4, #0
 8007258:	d04b      	beq.n	80072f2 <_malloc_r+0xea>
 800725a:	6823      	ldr	r3, [r4, #0]
 800725c:	4639      	mov	r1, r7
 800725e:	4630      	mov	r0, r6
 8007260:	eb04 0903 	add.w	r9, r4, r3
 8007264:	f001 fdba 	bl	8008ddc <_sbrk_r>
 8007268:	4581      	cmp	r9, r0
 800726a:	d142      	bne.n	80072f2 <_malloc_r+0xea>
 800726c:	6821      	ldr	r1, [r4, #0]
 800726e:	1a6d      	subs	r5, r5, r1
 8007270:	4629      	mov	r1, r5
 8007272:	4630      	mov	r0, r6
 8007274:	f7ff ffa6 	bl	80071c4 <sbrk_aligned>
 8007278:	3001      	adds	r0, #1
 800727a:	d03a      	beq.n	80072f2 <_malloc_r+0xea>
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	442b      	add	r3, r5
 8007280:	6023      	str	r3, [r4, #0]
 8007282:	f8d8 3000 	ldr.w	r3, [r8]
 8007286:	685a      	ldr	r2, [r3, #4]
 8007288:	bb62      	cbnz	r2, 80072e4 <_malloc_r+0xdc>
 800728a:	f8c8 7000 	str.w	r7, [r8]
 800728e:	e00f      	b.n	80072b0 <_malloc_r+0xa8>
 8007290:	6822      	ldr	r2, [r4, #0]
 8007292:	1b52      	subs	r2, r2, r5
 8007294:	d420      	bmi.n	80072d8 <_malloc_r+0xd0>
 8007296:	2a0b      	cmp	r2, #11
 8007298:	d917      	bls.n	80072ca <_malloc_r+0xc2>
 800729a:	1961      	adds	r1, r4, r5
 800729c:	42a3      	cmp	r3, r4
 800729e:	6025      	str	r5, [r4, #0]
 80072a0:	bf18      	it	ne
 80072a2:	6059      	strne	r1, [r3, #4]
 80072a4:	6863      	ldr	r3, [r4, #4]
 80072a6:	bf08      	it	eq
 80072a8:	f8c8 1000 	streq.w	r1, [r8]
 80072ac:	5162      	str	r2, [r4, r5]
 80072ae:	604b      	str	r3, [r1, #4]
 80072b0:	4630      	mov	r0, r6
 80072b2:	f000 f82f 	bl	8007314 <__malloc_unlock>
 80072b6:	f104 000b 	add.w	r0, r4, #11
 80072ba:	1d23      	adds	r3, r4, #4
 80072bc:	f020 0007 	bic.w	r0, r0, #7
 80072c0:	1ac2      	subs	r2, r0, r3
 80072c2:	bf1c      	itt	ne
 80072c4:	1a1b      	subne	r3, r3, r0
 80072c6:	50a3      	strne	r3, [r4, r2]
 80072c8:	e7af      	b.n	800722a <_malloc_r+0x22>
 80072ca:	6862      	ldr	r2, [r4, #4]
 80072cc:	42a3      	cmp	r3, r4
 80072ce:	bf0c      	ite	eq
 80072d0:	f8c8 2000 	streq.w	r2, [r8]
 80072d4:	605a      	strne	r2, [r3, #4]
 80072d6:	e7eb      	b.n	80072b0 <_malloc_r+0xa8>
 80072d8:	4623      	mov	r3, r4
 80072da:	6864      	ldr	r4, [r4, #4]
 80072dc:	e7ae      	b.n	800723c <_malloc_r+0x34>
 80072de:	463c      	mov	r4, r7
 80072e0:	687f      	ldr	r7, [r7, #4]
 80072e2:	e7b6      	b.n	8007252 <_malloc_r+0x4a>
 80072e4:	461a      	mov	r2, r3
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	42a3      	cmp	r3, r4
 80072ea:	d1fb      	bne.n	80072e4 <_malloc_r+0xdc>
 80072ec:	2300      	movs	r3, #0
 80072ee:	6053      	str	r3, [r2, #4]
 80072f0:	e7de      	b.n	80072b0 <_malloc_r+0xa8>
 80072f2:	230c      	movs	r3, #12
 80072f4:	6033      	str	r3, [r6, #0]
 80072f6:	4630      	mov	r0, r6
 80072f8:	f000 f80c 	bl	8007314 <__malloc_unlock>
 80072fc:	e794      	b.n	8007228 <_malloc_r+0x20>
 80072fe:	6005      	str	r5, [r0, #0]
 8007300:	e7d6      	b.n	80072b0 <_malloc_r+0xa8>
 8007302:	bf00      	nop
 8007304:	20000500 	.word	0x20000500

08007308 <__malloc_lock>:
 8007308:	4801      	ldr	r0, [pc, #4]	@ (8007310 <__malloc_lock+0x8>)
 800730a:	f7ff b8a8 	b.w	800645e <__retarget_lock_acquire_recursive>
 800730e:	bf00      	nop
 8007310:	200004f8 	.word	0x200004f8

08007314 <__malloc_unlock>:
 8007314:	4801      	ldr	r0, [pc, #4]	@ (800731c <__malloc_unlock+0x8>)
 8007316:	f7ff b8a3 	b.w	8006460 <__retarget_lock_release_recursive>
 800731a:	bf00      	nop
 800731c:	200004f8 	.word	0x200004f8

08007320 <_Balloc>:
 8007320:	b570      	push	{r4, r5, r6, lr}
 8007322:	69c6      	ldr	r6, [r0, #28]
 8007324:	4604      	mov	r4, r0
 8007326:	460d      	mov	r5, r1
 8007328:	b976      	cbnz	r6, 8007348 <_Balloc+0x28>
 800732a:	2010      	movs	r0, #16
 800732c:	f7ff ff42 	bl	80071b4 <malloc>
 8007330:	4602      	mov	r2, r0
 8007332:	61e0      	str	r0, [r4, #28]
 8007334:	b920      	cbnz	r0, 8007340 <_Balloc+0x20>
 8007336:	4b18      	ldr	r3, [pc, #96]	@ (8007398 <_Balloc+0x78>)
 8007338:	4818      	ldr	r0, [pc, #96]	@ (800739c <_Balloc+0x7c>)
 800733a:	216b      	movs	r1, #107	@ 0x6b
 800733c:	f001 fd74 	bl	8008e28 <__assert_func>
 8007340:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007344:	6006      	str	r6, [r0, #0]
 8007346:	60c6      	str	r6, [r0, #12]
 8007348:	69e6      	ldr	r6, [r4, #28]
 800734a:	68f3      	ldr	r3, [r6, #12]
 800734c:	b183      	cbz	r3, 8007370 <_Balloc+0x50>
 800734e:	69e3      	ldr	r3, [r4, #28]
 8007350:	68db      	ldr	r3, [r3, #12]
 8007352:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007356:	b9b8      	cbnz	r0, 8007388 <_Balloc+0x68>
 8007358:	2101      	movs	r1, #1
 800735a:	fa01 f605 	lsl.w	r6, r1, r5
 800735e:	1d72      	adds	r2, r6, #5
 8007360:	0092      	lsls	r2, r2, #2
 8007362:	4620      	mov	r0, r4
 8007364:	f001 fd7e 	bl	8008e64 <_calloc_r>
 8007368:	b160      	cbz	r0, 8007384 <_Balloc+0x64>
 800736a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800736e:	e00e      	b.n	800738e <_Balloc+0x6e>
 8007370:	2221      	movs	r2, #33	@ 0x21
 8007372:	2104      	movs	r1, #4
 8007374:	4620      	mov	r0, r4
 8007376:	f001 fd75 	bl	8008e64 <_calloc_r>
 800737a:	69e3      	ldr	r3, [r4, #28]
 800737c:	60f0      	str	r0, [r6, #12]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d1e4      	bne.n	800734e <_Balloc+0x2e>
 8007384:	2000      	movs	r0, #0
 8007386:	bd70      	pop	{r4, r5, r6, pc}
 8007388:	6802      	ldr	r2, [r0, #0]
 800738a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800738e:	2300      	movs	r3, #0
 8007390:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007394:	e7f7      	b.n	8007386 <_Balloc+0x66>
 8007396:	bf00      	nop
 8007398:	08009cf2 	.word	0x08009cf2
 800739c:	08009d72 	.word	0x08009d72

080073a0 <_Bfree>:
 80073a0:	b570      	push	{r4, r5, r6, lr}
 80073a2:	69c6      	ldr	r6, [r0, #28]
 80073a4:	4605      	mov	r5, r0
 80073a6:	460c      	mov	r4, r1
 80073a8:	b976      	cbnz	r6, 80073c8 <_Bfree+0x28>
 80073aa:	2010      	movs	r0, #16
 80073ac:	f7ff ff02 	bl	80071b4 <malloc>
 80073b0:	4602      	mov	r2, r0
 80073b2:	61e8      	str	r0, [r5, #28]
 80073b4:	b920      	cbnz	r0, 80073c0 <_Bfree+0x20>
 80073b6:	4b09      	ldr	r3, [pc, #36]	@ (80073dc <_Bfree+0x3c>)
 80073b8:	4809      	ldr	r0, [pc, #36]	@ (80073e0 <_Bfree+0x40>)
 80073ba:	218f      	movs	r1, #143	@ 0x8f
 80073bc:	f001 fd34 	bl	8008e28 <__assert_func>
 80073c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073c4:	6006      	str	r6, [r0, #0]
 80073c6:	60c6      	str	r6, [r0, #12]
 80073c8:	b13c      	cbz	r4, 80073da <_Bfree+0x3a>
 80073ca:	69eb      	ldr	r3, [r5, #28]
 80073cc:	6862      	ldr	r2, [r4, #4]
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80073d4:	6021      	str	r1, [r4, #0]
 80073d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80073da:	bd70      	pop	{r4, r5, r6, pc}
 80073dc:	08009cf2 	.word	0x08009cf2
 80073e0:	08009d72 	.word	0x08009d72

080073e4 <__multadd>:
 80073e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073e8:	690d      	ldr	r5, [r1, #16]
 80073ea:	4607      	mov	r7, r0
 80073ec:	460c      	mov	r4, r1
 80073ee:	461e      	mov	r6, r3
 80073f0:	f101 0c14 	add.w	ip, r1, #20
 80073f4:	2000      	movs	r0, #0
 80073f6:	f8dc 3000 	ldr.w	r3, [ip]
 80073fa:	b299      	uxth	r1, r3
 80073fc:	fb02 6101 	mla	r1, r2, r1, r6
 8007400:	0c1e      	lsrs	r6, r3, #16
 8007402:	0c0b      	lsrs	r3, r1, #16
 8007404:	fb02 3306 	mla	r3, r2, r6, r3
 8007408:	b289      	uxth	r1, r1
 800740a:	3001      	adds	r0, #1
 800740c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007410:	4285      	cmp	r5, r0
 8007412:	f84c 1b04 	str.w	r1, [ip], #4
 8007416:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800741a:	dcec      	bgt.n	80073f6 <__multadd+0x12>
 800741c:	b30e      	cbz	r6, 8007462 <__multadd+0x7e>
 800741e:	68a3      	ldr	r3, [r4, #8]
 8007420:	42ab      	cmp	r3, r5
 8007422:	dc19      	bgt.n	8007458 <__multadd+0x74>
 8007424:	6861      	ldr	r1, [r4, #4]
 8007426:	4638      	mov	r0, r7
 8007428:	3101      	adds	r1, #1
 800742a:	f7ff ff79 	bl	8007320 <_Balloc>
 800742e:	4680      	mov	r8, r0
 8007430:	b928      	cbnz	r0, 800743e <__multadd+0x5a>
 8007432:	4602      	mov	r2, r0
 8007434:	4b0c      	ldr	r3, [pc, #48]	@ (8007468 <__multadd+0x84>)
 8007436:	480d      	ldr	r0, [pc, #52]	@ (800746c <__multadd+0x88>)
 8007438:	21ba      	movs	r1, #186	@ 0xba
 800743a:	f001 fcf5 	bl	8008e28 <__assert_func>
 800743e:	6922      	ldr	r2, [r4, #16]
 8007440:	3202      	adds	r2, #2
 8007442:	f104 010c 	add.w	r1, r4, #12
 8007446:	0092      	lsls	r2, r2, #2
 8007448:	300c      	adds	r0, #12
 800744a:	f001 fcd7 	bl	8008dfc <memcpy>
 800744e:	4621      	mov	r1, r4
 8007450:	4638      	mov	r0, r7
 8007452:	f7ff ffa5 	bl	80073a0 <_Bfree>
 8007456:	4644      	mov	r4, r8
 8007458:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800745c:	3501      	adds	r5, #1
 800745e:	615e      	str	r6, [r3, #20]
 8007460:	6125      	str	r5, [r4, #16]
 8007462:	4620      	mov	r0, r4
 8007464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007468:	08009d61 	.word	0x08009d61
 800746c:	08009d72 	.word	0x08009d72

08007470 <__s2b>:
 8007470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007474:	460c      	mov	r4, r1
 8007476:	4615      	mov	r5, r2
 8007478:	461f      	mov	r7, r3
 800747a:	2209      	movs	r2, #9
 800747c:	3308      	adds	r3, #8
 800747e:	4606      	mov	r6, r0
 8007480:	fb93 f3f2 	sdiv	r3, r3, r2
 8007484:	2100      	movs	r1, #0
 8007486:	2201      	movs	r2, #1
 8007488:	429a      	cmp	r2, r3
 800748a:	db09      	blt.n	80074a0 <__s2b+0x30>
 800748c:	4630      	mov	r0, r6
 800748e:	f7ff ff47 	bl	8007320 <_Balloc>
 8007492:	b940      	cbnz	r0, 80074a6 <__s2b+0x36>
 8007494:	4602      	mov	r2, r0
 8007496:	4b19      	ldr	r3, [pc, #100]	@ (80074fc <__s2b+0x8c>)
 8007498:	4819      	ldr	r0, [pc, #100]	@ (8007500 <__s2b+0x90>)
 800749a:	21d3      	movs	r1, #211	@ 0xd3
 800749c:	f001 fcc4 	bl	8008e28 <__assert_func>
 80074a0:	0052      	lsls	r2, r2, #1
 80074a2:	3101      	adds	r1, #1
 80074a4:	e7f0      	b.n	8007488 <__s2b+0x18>
 80074a6:	9b08      	ldr	r3, [sp, #32]
 80074a8:	6143      	str	r3, [r0, #20]
 80074aa:	2d09      	cmp	r5, #9
 80074ac:	f04f 0301 	mov.w	r3, #1
 80074b0:	6103      	str	r3, [r0, #16]
 80074b2:	dd16      	ble.n	80074e2 <__s2b+0x72>
 80074b4:	f104 0909 	add.w	r9, r4, #9
 80074b8:	46c8      	mov	r8, r9
 80074ba:	442c      	add	r4, r5
 80074bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80074c0:	4601      	mov	r1, r0
 80074c2:	3b30      	subs	r3, #48	@ 0x30
 80074c4:	220a      	movs	r2, #10
 80074c6:	4630      	mov	r0, r6
 80074c8:	f7ff ff8c 	bl	80073e4 <__multadd>
 80074cc:	45a0      	cmp	r8, r4
 80074ce:	d1f5      	bne.n	80074bc <__s2b+0x4c>
 80074d0:	f1a5 0408 	sub.w	r4, r5, #8
 80074d4:	444c      	add	r4, r9
 80074d6:	1b2d      	subs	r5, r5, r4
 80074d8:	1963      	adds	r3, r4, r5
 80074da:	42bb      	cmp	r3, r7
 80074dc:	db04      	blt.n	80074e8 <__s2b+0x78>
 80074de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074e2:	340a      	adds	r4, #10
 80074e4:	2509      	movs	r5, #9
 80074e6:	e7f6      	b.n	80074d6 <__s2b+0x66>
 80074e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80074ec:	4601      	mov	r1, r0
 80074ee:	3b30      	subs	r3, #48	@ 0x30
 80074f0:	220a      	movs	r2, #10
 80074f2:	4630      	mov	r0, r6
 80074f4:	f7ff ff76 	bl	80073e4 <__multadd>
 80074f8:	e7ee      	b.n	80074d8 <__s2b+0x68>
 80074fa:	bf00      	nop
 80074fc:	08009d61 	.word	0x08009d61
 8007500:	08009d72 	.word	0x08009d72

08007504 <__hi0bits>:
 8007504:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007508:	4603      	mov	r3, r0
 800750a:	bf36      	itet	cc
 800750c:	0403      	lslcc	r3, r0, #16
 800750e:	2000      	movcs	r0, #0
 8007510:	2010      	movcc	r0, #16
 8007512:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007516:	bf3c      	itt	cc
 8007518:	021b      	lslcc	r3, r3, #8
 800751a:	3008      	addcc	r0, #8
 800751c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007520:	bf3c      	itt	cc
 8007522:	011b      	lslcc	r3, r3, #4
 8007524:	3004      	addcc	r0, #4
 8007526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800752a:	bf3c      	itt	cc
 800752c:	009b      	lslcc	r3, r3, #2
 800752e:	3002      	addcc	r0, #2
 8007530:	2b00      	cmp	r3, #0
 8007532:	db05      	blt.n	8007540 <__hi0bits+0x3c>
 8007534:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007538:	f100 0001 	add.w	r0, r0, #1
 800753c:	bf08      	it	eq
 800753e:	2020      	moveq	r0, #32
 8007540:	4770      	bx	lr

08007542 <__lo0bits>:
 8007542:	6803      	ldr	r3, [r0, #0]
 8007544:	4602      	mov	r2, r0
 8007546:	f013 0007 	ands.w	r0, r3, #7
 800754a:	d00b      	beq.n	8007564 <__lo0bits+0x22>
 800754c:	07d9      	lsls	r1, r3, #31
 800754e:	d421      	bmi.n	8007594 <__lo0bits+0x52>
 8007550:	0798      	lsls	r0, r3, #30
 8007552:	bf49      	itett	mi
 8007554:	085b      	lsrmi	r3, r3, #1
 8007556:	089b      	lsrpl	r3, r3, #2
 8007558:	2001      	movmi	r0, #1
 800755a:	6013      	strmi	r3, [r2, #0]
 800755c:	bf5c      	itt	pl
 800755e:	6013      	strpl	r3, [r2, #0]
 8007560:	2002      	movpl	r0, #2
 8007562:	4770      	bx	lr
 8007564:	b299      	uxth	r1, r3
 8007566:	b909      	cbnz	r1, 800756c <__lo0bits+0x2a>
 8007568:	0c1b      	lsrs	r3, r3, #16
 800756a:	2010      	movs	r0, #16
 800756c:	b2d9      	uxtb	r1, r3
 800756e:	b909      	cbnz	r1, 8007574 <__lo0bits+0x32>
 8007570:	3008      	adds	r0, #8
 8007572:	0a1b      	lsrs	r3, r3, #8
 8007574:	0719      	lsls	r1, r3, #28
 8007576:	bf04      	itt	eq
 8007578:	091b      	lsreq	r3, r3, #4
 800757a:	3004      	addeq	r0, #4
 800757c:	0799      	lsls	r1, r3, #30
 800757e:	bf04      	itt	eq
 8007580:	089b      	lsreq	r3, r3, #2
 8007582:	3002      	addeq	r0, #2
 8007584:	07d9      	lsls	r1, r3, #31
 8007586:	d403      	bmi.n	8007590 <__lo0bits+0x4e>
 8007588:	085b      	lsrs	r3, r3, #1
 800758a:	f100 0001 	add.w	r0, r0, #1
 800758e:	d003      	beq.n	8007598 <__lo0bits+0x56>
 8007590:	6013      	str	r3, [r2, #0]
 8007592:	4770      	bx	lr
 8007594:	2000      	movs	r0, #0
 8007596:	4770      	bx	lr
 8007598:	2020      	movs	r0, #32
 800759a:	4770      	bx	lr

0800759c <__i2b>:
 800759c:	b510      	push	{r4, lr}
 800759e:	460c      	mov	r4, r1
 80075a0:	2101      	movs	r1, #1
 80075a2:	f7ff febd 	bl	8007320 <_Balloc>
 80075a6:	4602      	mov	r2, r0
 80075a8:	b928      	cbnz	r0, 80075b6 <__i2b+0x1a>
 80075aa:	4b05      	ldr	r3, [pc, #20]	@ (80075c0 <__i2b+0x24>)
 80075ac:	4805      	ldr	r0, [pc, #20]	@ (80075c4 <__i2b+0x28>)
 80075ae:	f240 1145 	movw	r1, #325	@ 0x145
 80075b2:	f001 fc39 	bl	8008e28 <__assert_func>
 80075b6:	2301      	movs	r3, #1
 80075b8:	6144      	str	r4, [r0, #20]
 80075ba:	6103      	str	r3, [r0, #16]
 80075bc:	bd10      	pop	{r4, pc}
 80075be:	bf00      	nop
 80075c0:	08009d61 	.word	0x08009d61
 80075c4:	08009d72 	.word	0x08009d72

080075c8 <__multiply>:
 80075c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075cc:	4617      	mov	r7, r2
 80075ce:	690a      	ldr	r2, [r1, #16]
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	429a      	cmp	r2, r3
 80075d4:	bfa8      	it	ge
 80075d6:	463b      	movge	r3, r7
 80075d8:	4689      	mov	r9, r1
 80075da:	bfa4      	itt	ge
 80075dc:	460f      	movge	r7, r1
 80075de:	4699      	movge	r9, r3
 80075e0:	693d      	ldr	r5, [r7, #16]
 80075e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	6879      	ldr	r1, [r7, #4]
 80075ea:	eb05 060a 	add.w	r6, r5, sl
 80075ee:	42b3      	cmp	r3, r6
 80075f0:	b085      	sub	sp, #20
 80075f2:	bfb8      	it	lt
 80075f4:	3101      	addlt	r1, #1
 80075f6:	f7ff fe93 	bl	8007320 <_Balloc>
 80075fa:	b930      	cbnz	r0, 800760a <__multiply+0x42>
 80075fc:	4602      	mov	r2, r0
 80075fe:	4b41      	ldr	r3, [pc, #260]	@ (8007704 <__multiply+0x13c>)
 8007600:	4841      	ldr	r0, [pc, #260]	@ (8007708 <__multiply+0x140>)
 8007602:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007606:	f001 fc0f 	bl	8008e28 <__assert_func>
 800760a:	f100 0414 	add.w	r4, r0, #20
 800760e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007612:	4623      	mov	r3, r4
 8007614:	2200      	movs	r2, #0
 8007616:	4573      	cmp	r3, lr
 8007618:	d320      	bcc.n	800765c <__multiply+0x94>
 800761a:	f107 0814 	add.w	r8, r7, #20
 800761e:	f109 0114 	add.w	r1, r9, #20
 8007622:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007626:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800762a:	9302      	str	r3, [sp, #8]
 800762c:	1beb      	subs	r3, r5, r7
 800762e:	3b15      	subs	r3, #21
 8007630:	f023 0303 	bic.w	r3, r3, #3
 8007634:	3304      	adds	r3, #4
 8007636:	3715      	adds	r7, #21
 8007638:	42bd      	cmp	r5, r7
 800763a:	bf38      	it	cc
 800763c:	2304      	movcc	r3, #4
 800763e:	9301      	str	r3, [sp, #4]
 8007640:	9b02      	ldr	r3, [sp, #8]
 8007642:	9103      	str	r1, [sp, #12]
 8007644:	428b      	cmp	r3, r1
 8007646:	d80c      	bhi.n	8007662 <__multiply+0x9a>
 8007648:	2e00      	cmp	r6, #0
 800764a:	dd03      	ble.n	8007654 <__multiply+0x8c>
 800764c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007650:	2b00      	cmp	r3, #0
 8007652:	d055      	beq.n	8007700 <__multiply+0x138>
 8007654:	6106      	str	r6, [r0, #16]
 8007656:	b005      	add	sp, #20
 8007658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800765c:	f843 2b04 	str.w	r2, [r3], #4
 8007660:	e7d9      	b.n	8007616 <__multiply+0x4e>
 8007662:	f8b1 a000 	ldrh.w	sl, [r1]
 8007666:	f1ba 0f00 	cmp.w	sl, #0
 800766a:	d01f      	beq.n	80076ac <__multiply+0xe4>
 800766c:	46c4      	mov	ip, r8
 800766e:	46a1      	mov	r9, r4
 8007670:	2700      	movs	r7, #0
 8007672:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007676:	f8d9 3000 	ldr.w	r3, [r9]
 800767a:	fa1f fb82 	uxth.w	fp, r2
 800767e:	b29b      	uxth	r3, r3
 8007680:	fb0a 330b 	mla	r3, sl, fp, r3
 8007684:	443b      	add	r3, r7
 8007686:	f8d9 7000 	ldr.w	r7, [r9]
 800768a:	0c12      	lsrs	r2, r2, #16
 800768c:	0c3f      	lsrs	r7, r7, #16
 800768e:	fb0a 7202 	mla	r2, sl, r2, r7
 8007692:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007696:	b29b      	uxth	r3, r3
 8007698:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800769c:	4565      	cmp	r5, ip
 800769e:	f849 3b04 	str.w	r3, [r9], #4
 80076a2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80076a6:	d8e4      	bhi.n	8007672 <__multiply+0xaa>
 80076a8:	9b01      	ldr	r3, [sp, #4]
 80076aa:	50e7      	str	r7, [r4, r3]
 80076ac:	9b03      	ldr	r3, [sp, #12]
 80076ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80076b2:	3104      	adds	r1, #4
 80076b4:	f1b9 0f00 	cmp.w	r9, #0
 80076b8:	d020      	beq.n	80076fc <__multiply+0x134>
 80076ba:	6823      	ldr	r3, [r4, #0]
 80076bc:	4647      	mov	r7, r8
 80076be:	46a4      	mov	ip, r4
 80076c0:	f04f 0a00 	mov.w	sl, #0
 80076c4:	f8b7 b000 	ldrh.w	fp, [r7]
 80076c8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80076cc:	fb09 220b 	mla	r2, r9, fp, r2
 80076d0:	4452      	add	r2, sl
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076d8:	f84c 3b04 	str.w	r3, [ip], #4
 80076dc:	f857 3b04 	ldr.w	r3, [r7], #4
 80076e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80076e4:	f8bc 3000 	ldrh.w	r3, [ip]
 80076e8:	fb09 330a 	mla	r3, r9, sl, r3
 80076ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80076f0:	42bd      	cmp	r5, r7
 80076f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80076f6:	d8e5      	bhi.n	80076c4 <__multiply+0xfc>
 80076f8:	9a01      	ldr	r2, [sp, #4]
 80076fa:	50a3      	str	r3, [r4, r2]
 80076fc:	3404      	adds	r4, #4
 80076fe:	e79f      	b.n	8007640 <__multiply+0x78>
 8007700:	3e01      	subs	r6, #1
 8007702:	e7a1      	b.n	8007648 <__multiply+0x80>
 8007704:	08009d61 	.word	0x08009d61
 8007708:	08009d72 	.word	0x08009d72

0800770c <__pow5mult>:
 800770c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007710:	4615      	mov	r5, r2
 8007712:	f012 0203 	ands.w	r2, r2, #3
 8007716:	4607      	mov	r7, r0
 8007718:	460e      	mov	r6, r1
 800771a:	d007      	beq.n	800772c <__pow5mult+0x20>
 800771c:	4c25      	ldr	r4, [pc, #148]	@ (80077b4 <__pow5mult+0xa8>)
 800771e:	3a01      	subs	r2, #1
 8007720:	2300      	movs	r3, #0
 8007722:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007726:	f7ff fe5d 	bl	80073e4 <__multadd>
 800772a:	4606      	mov	r6, r0
 800772c:	10ad      	asrs	r5, r5, #2
 800772e:	d03d      	beq.n	80077ac <__pow5mult+0xa0>
 8007730:	69fc      	ldr	r4, [r7, #28]
 8007732:	b97c      	cbnz	r4, 8007754 <__pow5mult+0x48>
 8007734:	2010      	movs	r0, #16
 8007736:	f7ff fd3d 	bl	80071b4 <malloc>
 800773a:	4602      	mov	r2, r0
 800773c:	61f8      	str	r0, [r7, #28]
 800773e:	b928      	cbnz	r0, 800774c <__pow5mult+0x40>
 8007740:	4b1d      	ldr	r3, [pc, #116]	@ (80077b8 <__pow5mult+0xac>)
 8007742:	481e      	ldr	r0, [pc, #120]	@ (80077bc <__pow5mult+0xb0>)
 8007744:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007748:	f001 fb6e 	bl	8008e28 <__assert_func>
 800774c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007750:	6004      	str	r4, [r0, #0]
 8007752:	60c4      	str	r4, [r0, #12]
 8007754:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007758:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800775c:	b94c      	cbnz	r4, 8007772 <__pow5mult+0x66>
 800775e:	f240 2171 	movw	r1, #625	@ 0x271
 8007762:	4638      	mov	r0, r7
 8007764:	f7ff ff1a 	bl	800759c <__i2b>
 8007768:	2300      	movs	r3, #0
 800776a:	f8c8 0008 	str.w	r0, [r8, #8]
 800776e:	4604      	mov	r4, r0
 8007770:	6003      	str	r3, [r0, #0]
 8007772:	f04f 0900 	mov.w	r9, #0
 8007776:	07eb      	lsls	r3, r5, #31
 8007778:	d50a      	bpl.n	8007790 <__pow5mult+0x84>
 800777a:	4631      	mov	r1, r6
 800777c:	4622      	mov	r2, r4
 800777e:	4638      	mov	r0, r7
 8007780:	f7ff ff22 	bl	80075c8 <__multiply>
 8007784:	4631      	mov	r1, r6
 8007786:	4680      	mov	r8, r0
 8007788:	4638      	mov	r0, r7
 800778a:	f7ff fe09 	bl	80073a0 <_Bfree>
 800778e:	4646      	mov	r6, r8
 8007790:	106d      	asrs	r5, r5, #1
 8007792:	d00b      	beq.n	80077ac <__pow5mult+0xa0>
 8007794:	6820      	ldr	r0, [r4, #0]
 8007796:	b938      	cbnz	r0, 80077a8 <__pow5mult+0x9c>
 8007798:	4622      	mov	r2, r4
 800779a:	4621      	mov	r1, r4
 800779c:	4638      	mov	r0, r7
 800779e:	f7ff ff13 	bl	80075c8 <__multiply>
 80077a2:	6020      	str	r0, [r4, #0]
 80077a4:	f8c0 9000 	str.w	r9, [r0]
 80077a8:	4604      	mov	r4, r0
 80077aa:	e7e4      	b.n	8007776 <__pow5mult+0x6a>
 80077ac:	4630      	mov	r0, r6
 80077ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077b2:	bf00      	nop
 80077b4:	08009e84 	.word	0x08009e84
 80077b8:	08009cf2 	.word	0x08009cf2
 80077bc:	08009d72 	.word	0x08009d72

080077c0 <__lshift>:
 80077c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077c4:	460c      	mov	r4, r1
 80077c6:	6849      	ldr	r1, [r1, #4]
 80077c8:	6923      	ldr	r3, [r4, #16]
 80077ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80077ce:	68a3      	ldr	r3, [r4, #8]
 80077d0:	4607      	mov	r7, r0
 80077d2:	4691      	mov	r9, r2
 80077d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80077d8:	f108 0601 	add.w	r6, r8, #1
 80077dc:	42b3      	cmp	r3, r6
 80077de:	db0b      	blt.n	80077f8 <__lshift+0x38>
 80077e0:	4638      	mov	r0, r7
 80077e2:	f7ff fd9d 	bl	8007320 <_Balloc>
 80077e6:	4605      	mov	r5, r0
 80077e8:	b948      	cbnz	r0, 80077fe <__lshift+0x3e>
 80077ea:	4602      	mov	r2, r0
 80077ec:	4b28      	ldr	r3, [pc, #160]	@ (8007890 <__lshift+0xd0>)
 80077ee:	4829      	ldr	r0, [pc, #164]	@ (8007894 <__lshift+0xd4>)
 80077f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80077f4:	f001 fb18 	bl	8008e28 <__assert_func>
 80077f8:	3101      	adds	r1, #1
 80077fa:	005b      	lsls	r3, r3, #1
 80077fc:	e7ee      	b.n	80077dc <__lshift+0x1c>
 80077fe:	2300      	movs	r3, #0
 8007800:	f100 0114 	add.w	r1, r0, #20
 8007804:	f100 0210 	add.w	r2, r0, #16
 8007808:	4618      	mov	r0, r3
 800780a:	4553      	cmp	r3, sl
 800780c:	db33      	blt.n	8007876 <__lshift+0xb6>
 800780e:	6920      	ldr	r0, [r4, #16]
 8007810:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007814:	f104 0314 	add.w	r3, r4, #20
 8007818:	f019 091f 	ands.w	r9, r9, #31
 800781c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007820:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007824:	d02b      	beq.n	800787e <__lshift+0xbe>
 8007826:	f1c9 0e20 	rsb	lr, r9, #32
 800782a:	468a      	mov	sl, r1
 800782c:	2200      	movs	r2, #0
 800782e:	6818      	ldr	r0, [r3, #0]
 8007830:	fa00 f009 	lsl.w	r0, r0, r9
 8007834:	4310      	orrs	r0, r2
 8007836:	f84a 0b04 	str.w	r0, [sl], #4
 800783a:	f853 2b04 	ldr.w	r2, [r3], #4
 800783e:	459c      	cmp	ip, r3
 8007840:	fa22 f20e 	lsr.w	r2, r2, lr
 8007844:	d8f3      	bhi.n	800782e <__lshift+0x6e>
 8007846:	ebac 0304 	sub.w	r3, ip, r4
 800784a:	3b15      	subs	r3, #21
 800784c:	f023 0303 	bic.w	r3, r3, #3
 8007850:	3304      	adds	r3, #4
 8007852:	f104 0015 	add.w	r0, r4, #21
 8007856:	4560      	cmp	r0, ip
 8007858:	bf88      	it	hi
 800785a:	2304      	movhi	r3, #4
 800785c:	50ca      	str	r2, [r1, r3]
 800785e:	b10a      	cbz	r2, 8007864 <__lshift+0xa4>
 8007860:	f108 0602 	add.w	r6, r8, #2
 8007864:	3e01      	subs	r6, #1
 8007866:	4638      	mov	r0, r7
 8007868:	612e      	str	r6, [r5, #16]
 800786a:	4621      	mov	r1, r4
 800786c:	f7ff fd98 	bl	80073a0 <_Bfree>
 8007870:	4628      	mov	r0, r5
 8007872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007876:	f842 0f04 	str.w	r0, [r2, #4]!
 800787a:	3301      	adds	r3, #1
 800787c:	e7c5      	b.n	800780a <__lshift+0x4a>
 800787e:	3904      	subs	r1, #4
 8007880:	f853 2b04 	ldr.w	r2, [r3], #4
 8007884:	f841 2f04 	str.w	r2, [r1, #4]!
 8007888:	459c      	cmp	ip, r3
 800788a:	d8f9      	bhi.n	8007880 <__lshift+0xc0>
 800788c:	e7ea      	b.n	8007864 <__lshift+0xa4>
 800788e:	bf00      	nop
 8007890:	08009d61 	.word	0x08009d61
 8007894:	08009d72 	.word	0x08009d72

08007898 <__mcmp>:
 8007898:	690a      	ldr	r2, [r1, #16]
 800789a:	4603      	mov	r3, r0
 800789c:	6900      	ldr	r0, [r0, #16]
 800789e:	1a80      	subs	r0, r0, r2
 80078a0:	b530      	push	{r4, r5, lr}
 80078a2:	d10e      	bne.n	80078c2 <__mcmp+0x2a>
 80078a4:	3314      	adds	r3, #20
 80078a6:	3114      	adds	r1, #20
 80078a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80078ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80078b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80078b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80078b8:	4295      	cmp	r5, r2
 80078ba:	d003      	beq.n	80078c4 <__mcmp+0x2c>
 80078bc:	d205      	bcs.n	80078ca <__mcmp+0x32>
 80078be:	f04f 30ff 	mov.w	r0, #4294967295
 80078c2:	bd30      	pop	{r4, r5, pc}
 80078c4:	42a3      	cmp	r3, r4
 80078c6:	d3f3      	bcc.n	80078b0 <__mcmp+0x18>
 80078c8:	e7fb      	b.n	80078c2 <__mcmp+0x2a>
 80078ca:	2001      	movs	r0, #1
 80078cc:	e7f9      	b.n	80078c2 <__mcmp+0x2a>
	...

080078d0 <__mdiff>:
 80078d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d4:	4689      	mov	r9, r1
 80078d6:	4606      	mov	r6, r0
 80078d8:	4611      	mov	r1, r2
 80078da:	4648      	mov	r0, r9
 80078dc:	4614      	mov	r4, r2
 80078de:	f7ff ffdb 	bl	8007898 <__mcmp>
 80078e2:	1e05      	subs	r5, r0, #0
 80078e4:	d112      	bne.n	800790c <__mdiff+0x3c>
 80078e6:	4629      	mov	r1, r5
 80078e8:	4630      	mov	r0, r6
 80078ea:	f7ff fd19 	bl	8007320 <_Balloc>
 80078ee:	4602      	mov	r2, r0
 80078f0:	b928      	cbnz	r0, 80078fe <__mdiff+0x2e>
 80078f2:	4b3f      	ldr	r3, [pc, #252]	@ (80079f0 <__mdiff+0x120>)
 80078f4:	f240 2137 	movw	r1, #567	@ 0x237
 80078f8:	483e      	ldr	r0, [pc, #248]	@ (80079f4 <__mdiff+0x124>)
 80078fa:	f001 fa95 	bl	8008e28 <__assert_func>
 80078fe:	2301      	movs	r3, #1
 8007900:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007904:	4610      	mov	r0, r2
 8007906:	b003      	add	sp, #12
 8007908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800790c:	bfbc      	itt	lt
 800790e:	464b      	movlt	r3, r9
 8007910:	46a1      	movlt	r9, r4
 8007912:	4630      	mov	r0, r6
 8007914:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007918:	bfba      	itte	lt
 800791a:	461c      	movlt	r4, r3
 800791c:	2501      	movlt	r5, #1
 800791e:	2500      	movge	r5, #0
 8007920:	f7ff fcfe 	bl	8007320 <_Balloc>
 8007924:	4602      	mov	r2, r0
 8007926:	b918      	cbnz	r0, 8007930 <__mdiff+0x60>
 8007928:	4b31      	ldr	r3, [pc, #196]	@ (80079f0 <__mdiff+0x120>)
 800792a:	f240 2145 	movw	r1, #581	@ 0x245
 800792e:	e7e3      	b.n	80078f8 <__mdiff+0x28>
 8007930:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007934:	6926      	ldr	r6, [r4, #16]
 8007936:	60c5      	str	r5, [r0, #12]
 8007938:	f109 0310 	add.w	r3, r9, #16
 800793c:	f109 0514 	add.w	r5, r9, #20
 8007940:	f104 0e14 	add.w	lr, r4, #20
 8007944:	f100 0b14 	add.w	fp, r0, #20
 8007948:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800794c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007950:	9301      	str	r3, [sp, #4]
 8007952:	46d9      	mov	r9, fp
 8007954:	f04f 0c00 	mov.w	ip, #0
 8007958:	9b01      	ldr	r3, [sp, #4]
 800795a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800795e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007962:	9301      	str	r3, [sp, #4]
 8007964:	fa1f f38a 	uxth.w	r3, sl
 8007968:	4619      	mov	r1, r3
 800796a:	b283      	uxth	r3, r0
 800796c:	1acb      	subs	r3, r1, r3
 800796e:	0c00      	lsrs	r0, r0, #16
 8007970:	4463      	add	r3, ip
 8007972:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007976:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800797a:	b29b      	uxth	r3, r3
 800797c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007980:	4576      	cmp	r6, lr
 8007982:	f849 3b04 	str.w	r3, [r9], #4
 8007986:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800798a:	d8e5      	bhi.n	8007958 <__mdiff+0x88>
 800798c:	1b33      	subs	r3, r6, r4
 800798e:	3b15      	subs	r3, #21
 8007990:	f023 0303 	bic.w	r3, r3, #3
 8007994:	3415      	adds	r4, #21
 8007996:	3304      	adds	r3, #4
 8007998:	42a6      	cmp	r6, r4
 800799a:	bf38      	it	cc
 800799c:	2304      	movcc	r3, #4
 800799e:	441d      	add	r5, r3
 80079a0:	445b      	add	r3, fp
 80079a2:	461e      	mov	r6, r3
 80079a4:	462c      	mov	r4, r5
 80079a6:	4544      	cmp	r4, r8
 80079a8:	d30e      	bcc.n	80079c8 <__mdiff+0xf8>
 80079aa:	f108 0103 	add.w	r1, r8, #3
 80079ae:	1b49      	subs	r1, r1, r5
 80079b0:	f021 0103 	bic.w	r1, r1, #3
 80079b4:	3d03      	subs	r5, #3
 80079b6:	45a8      	cmp	r8, r5
 80079b8:	bf38      	it	cc
 80079ba:	2100      	movcc	r1, #0
 80079bc:	440b      	add	r3, r1
 80079be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80079c2:	b191      	cbz	r1, 80079ea <__mdiff+0x11a>
 80079c4:	6117      	str	r7, [r2, #16]
 80079c6:	e79d      	b.n	8007904 <__mdiff+0x34>
 80079c8:	f854 1b04 	ldr.w	r1, [r4], #4
 80079cc:	46e6      	mov	lr, ip
 80079ce:	0c08      	lsrs	r0, r1, #16
 80079d0:	fa1c fc81 	uxtah	ip, ip, r1
 80079d4:	4471      	add	r1, lr
 80079d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80079da:	b289      	uxth	r1, r1
 80079dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80079e0:	f846 1b04 	str.w	r1, [r6], #4
 80079e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80079e8:	e7dd      	b.n	80079a6 <__mdiff+0xd6>
 80079ea:	3f01      	subs	r7, #1
 80079ec:	e7e7      	b.n	80079be <__mdiff+0xee>
 80079ee:	bf00      	nop
 80079f0:	08009d61 	.word	0x08009d61
 80079f4:	08009d72 	.word	0x08009d72

080079f8 <__ulp>:
 80079f8:	b082      	sub	sp, #8
 80079fa:	ed8d 0b00 	vstr	d0, [sp]
 80079fe:	9a01      	ldr	r2, [sp, #4]
 8007a00:	4b0f      	ldr	r3, [pc, #60]	@ (8007a40 <__ulp+0x48>)
 8007a02:	4013      	ands	r3, r2
 8007a04:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	dc08      	bgt.n	8007a1e <__ulp+0x26>
 8007a0c:	425b      	negs	r3, r3
 8007a0e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007a12:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007a16:	da04      	bge.n	8007a22 <__ulp+0x2a>
 8007a18:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007a1c:	4113      	asrs	r3, r2
 8007a1e:	2200      	movs	r2, #0
 8007a20:	e008      	b.n	8007a34 <__ulp+0x3c>
 8007a22:	f1a2 0314 	sub.w	r3, r2, #20
 8007a26:	2b1e      	cmp	r3, #30
 8007a28:	bfda      	itte	le
 8007a2a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007a2e:	40da      	lsrle	r2, r3
 8007a30:	2201      	movgt	r2, #1
 8007a32:	2300      	movs	r3, #0
 8007a34:	4619      	mov	r1, r3
 8007a36:	4610      	mov	r0, r2
 8007a38:	ec41 0b10 	vmov	d0, r0, r1
 8007a3c:	b002      	add	sp, #8
 8007a3e:	4770      	bx	lr
 8007a40:	7ff00000 	.word	0x7ff00000

08007a44 <__b2d>:
 8007a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a48:	6906      	ldr	r6, [r0, #16]
 8007a4a:	f100 0814 	add.w	r8, r0, #20
 8007a4e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007a52:	1f37      	subs	r7, r6, #4
 8007a54:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007a58:	4610      	mov	r0, r2
 8007a5a:	f7ff fd53 	bl	8007504 <__hi0bits>
 8007a5e:	f1c0 0320 	rsb	r3, r0, #32
 8007a62:	280a      	cmp	r0, #10
 8007a64:	600b      	str	r3, [r1, #0]
 8007a66:	491b      	ldr	r1, [pc, #108]	@ (8007ad4 <__b2d+0x90>)
 8007a68:	dc15      	bgt.n	8007a96 <__b2d+0x52>
 8007a6a:	f1c0 0c0b 	rsb	ip, r0, #11
 8007a6e:	fa22 f30c 	lsr.w	r3, r2, ip
 8007a72:	45b8      	cmp	r8, r7
 8007a74:	ea43 0501 	orr.w	r5, r3, r1
 8007a78:	bf34      	ite	cc
 8007a7a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007a7e:	2300      	movcs	r3, #0
 8007a80:	3015      	adds	r0, #21
 8007a82:	fa02 f000 	lsl.w	r0, r2, r0
 8007a86:	fa23 f30c 	lsr.w	r3, r3, ip
 8007a8a:	4303      	orrs	r3, r0
 8007a8c:	461c      	mov	r4, r3
 8007a8e:	ec45 4b10 	vmov	d0, r4, r5
 8007a92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a96:	45b8      	cmp	r8, r7
 8007a98:	bf3a      	itte	cc
 8007a9a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007a9e:	f1a6 0708 	subcc.w	r7, r6, #8
 8007aa2:	2300      	movcs	r3, #0
 8007aa4:	380b      	subs	r0, #11
 8007aa6:	d012      	beq.n	8007ace <__b2d+0x8a>
 8007aa8:	f1c0 0120 	rsb	r1, r0, #32
 8007aac:	fa23 f401 	lsr.w	r4, r3, r1
 8007ab0:	4082      	lsls	r2, r0
 8007ab2:	4322      	orrs	r2, r4
 8007ab4:	4547      	cmp	r7, r8
 8007ab6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007aba:	bf8c      	ite	hi
 8007abc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007ac0:	2200      	movls	r2, #0
 8007ac2:	4083      	lsls	r3, r0
 8007ac4:	40ca      	lsrs	r2, r1
 8007ac6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007aca:	4313      	orrs	r3, r2
 8007acc:	e7de      	b.n	8007a8c <__b2d+0x48>
 8007ace:	ea42 0501 	orr.w	r5, r2, r1
 8007ad2:	e7db      	b.n	8007a8c <__b2d+0x48>
 8007ad4:	3ff00000 	.word	0x3ff00000

08007ad8 <__d2b>:
 8007ad8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007adc:	460f      	mov	r7, r1
 8007ade:	2101      	movs	r1, #1
 8007ae0:	ec59 8b10 	vmov	r8, r9, d0
 8007ae4:	4616      	mov	r6, r2
 8007ae6:	f7ff fc1b 	bl	8007320 <_Balloc>
 8007aea:	4604      	mov	r4, r0
 8007aec:	b930      	cbnz	r0, 8007afc <__d2b+0x24>
 8007aee:	4602      	mov	r2, r0
 8007af0:	4b23      	ldr	r3, [pc, #140]	@ (8007b80 <__d2b+0xa8>)
 8007af2:	4824      	ldr	r0, [pc, #144]	@ (8007b84 <__d2b+0xac>)
 8007af4:	f240 310f 	movw	r1, #783	@ 0x30f
 8007af8:	f001 f996 	bl	8008e28 <__assert_func>
 8007afc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007b00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b04:	b10d      	cbz	r5, 8007b0a <__d2b+0x32>
 8007b06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b0a:	9301      	str	r3, [sp, #4]
 8007b0c:	f1b8 0300 	subs.w	r3, r8, #0
 8007b10:	d023      	beq.n	8007b5a <__d2b+0x82>
 8007b12:	4668      	mov	r0, sp
 8007b14:	9300      	str	r3, [sp, #0]
 8007b16:	f7ff fd14 	bl	8007542 <__lo0bits>
 8007b1a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007b1e:	b1d0      	cbz	r0, 8007b56 <__d2b+0x7e>
 8007b20:	f1c0 0320 	rsb	r3, r0, #32
 8007b24:	fa02 f303 	lsl.w	r3, r2, r3
 8007b28:	430b      	orrs	r3, r1
 8007b2a:	40c2      	lsrs	r2, r0
 8007b2c:	6163      	str	r3, [r4, #20]
 8007b2e:	9201      	str	r2, [sp, #4]
 8007b30:	9b01      	ldr	r3, [sp, #4]
 8007b32:	61a3      	str	r3, [r4, #24]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	bf0c      	ite	eq
 8007b38:	2201      	moveq	r2, #1
 8007b3a:	2202      	movne	r2, #2
 8007b3c:	6122      	str	r2, [r4, #16]
 8007b3e:	b1a5      	cbz	r5, 8007b6a <__d2b+0x92>
 8007b40:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007b44:	4405      	add	r5, r0
 8007b46:	603d      	str	r5, [r7, #0]
 8007b48:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007b4c:	6030      	str	r0, [r6, #0]
 8007b4e:	4620      	mov	r0, r4
 8007b50:	b003      	add	sp, #12
 8007b52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b56:	6161      	str	r1, [r4, #20]
 8007b58:	e7ea      	b.n	8007b30 <__d2b+0x58>
 8007b5a:	a801      	add	r0, sp, #4
 8007b5c:	f7ff fcf1 	bl	8007542 <__lo0bits>
 8007b60:	9b01      	ldr	r3, [sp, #4]
 8007b62:	6163      	str	r3, [r4, #20]
 8007b64:	3020      	adds	r0, #32
 8007b66:	2201      	movs	r2, #1
 8007b68:	e7e8      	b.n	8007b3c <__d2b+0x64>
 8007b6a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007b6e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007b72:	6038      	str	r0, [r7, #0]
 8007b74:	6918      	ldr	r0, [r3, #16]
 8007b76:	f7ff fcc5 	bl	8007504 <__hi0bits>
 8007b7a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007b7e:	e7e5      	b.n	8007b4c <__d2b+0x74>
 8007b80:	08009d61 	.word	0x08009d61
 8007b84:	08009d72 	.word	0x08009d72

08007b88 <__ratio>:
 8007b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b8c:	b085      	sub	sp, #20
 8007b8e:	e9cd 1000 	strd	r1, r0, [sp]
 8007b92:	a902      	add	r1, sp, #8
 8007b94:	f7ff ff56 	bl	8007a44 <__b2d>
 8007b98:	9800      	ldr	r0, [sp, #0]
 8007b9a:	a903      	add	r1, sp, #12
 8007b9c:	ec55 4b10 	vmov	r4, r5, d0
 8007ba0:	f7ff ff50 	bl	8007a44 <__b2d>
 8007ba4:	9b01      	ldr	r3, [sp, #4]
 8007ba6:	6919      	ldr	r1, [r3, #16]
 8007ba8:	9b00      	ldr	r3, [sp, #0]
 8007baa:	691b      	ldr	r3, [r3, #16]
 8007bac:	1ac9      	subs	r1, r1, r3
 8007bae:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007bb2:	1a9b      	subs	r3, r3, r2
 8007bb4:	ec5b ab10 	vmov	sl, fp, d0
 8007bb8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	bfce      	itee	gt
 8007bc0:	462a      	movgt	r2, r5
 8007bc2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007bc6:	465a      	movle	r2, fp
 8007bc8:	462f      	mov	r7, r5
 8007bca:	46d9      	mov	r9, fp
 8007bcc:	bfcc      	ite	gt
 8007bce:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007bd2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007bd6:	464b      	mov	r3, r9
 8007bd8:	4652      	mov	r2, sl
 8007bda:	4620      	mov	r0, r4
 8007bdc:	4639      	mov	r1, r7
 8007bde:	f7f8 fe45 	bl	800086c <__aeabi_ddiv>
 8007be2:	ec41 0b10 	vmov	d0, r0, r1
 8007be6:	b005      	add	sp, #20
 8007be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007bec <__copybits>:
 8007bec:	3901      	subs	r1, #1
 8007bee:	b570      	push	{r4, r5, r6, lr}
 8007bf0:	1149      	asrs	r1, r1, #5
 8007bf2:	6914      	ldr	r4, [r2, #16]
 8007bf4:	3101      	adds	r1, #1
 8007bf6:	f102 0314 	add.w	r3, r2, #20
 8007bfa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007bfe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007c02:	1f05      	subs	r5, r0, #4
 8007c04:	42a3      	cmp	r3, r4
 8007c06:	d30c      	bcc.n	8007c22 <__copybits+0x36>
 8007c08:	1aa3      	subs	r3, r4, r2
 8007c0a:	3b11      	subs	r3, #17
 8007c0c:	f023 0303 	bic.w	r3, r3, #3
 8007c10:	3211      	adds	r2, #17
 8007c12:	42a2      	cmp	r2, r4
 8007c14:	bf88      	it	hi
 8007c16:	2300      	movhi	r3, #0
 8007c18:	4418      	add	r0, r3
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	4288      	cmp	r0, r1
 8007c1e:	d305      	bcc.n	8007c2c <__copybits+0x40>
 8007c20:	bd70      	pop	{r4, r5, r6, pc}
 8007c22:	f853 6b04 	ldr.w	r6, [r3], #4
 8007c26:	f845 6f04 	str.w	r6, [r5, #4]!
 8007c2a:	e7eb      	b.n	8007c04 <__copybits+0x18>
 8007c2c:	f840 3b04 	str.w	r3, [r0], #4
 8007c30:	e7f4      	b.n	8007c1c <__copybits+0x30>

08007c32 <__any_on>:
 8007c32:	f100 0214 	add.w	r2, r0, #20
 8007c36:	6900      	ldr	r0, [r0, #16]
 8007c38:	114b      	asrs	r3, r1, #5
 8007c3a:	4298      	cmp	r0, r3
 8007c3c:	b510      	push	{r4, lr}
 8007c3e:	db11      	blt.n	8007c64 <__any_on+0x32>
 8007c40:	dd0a      	ble.n	8007c58 <__any_on+0x26>
 8007c42:	f011 011f 	ands.w	r1, r1, #31
 8007c46:	d007      	beq.n	8007c58 <__any_on+0x26>
 8007c48:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007c4c:	fa24 f001 	lsr.w	r0, r4, r1
 8007c50:	fa00 f101 	lsl.w	r1, r0, r1
 8007c54:	428c      	cmp	r4, r1
 8007c56:	d10b      	bne.n	8007c70 <__any_on+0x3e>
 8007c58:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d803      	bhi.n	8007c68 <__any_on+0x36>
 8007c60:	2000      	movs	r0, #0
 8007c62:	bd10      	pop	{r4, pc}
 8007c64:	4603      	mov	r3, r0
 8007c66:	e7f7      	b.n	8007c58 <__any_on+0x26>
 8007c68:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c6c:	2900      	cmp	r1, #0
 8007c6e:	d0f5      	beq.n	8007c5c <__any_on+0x2a>
 8007c70:	2001      	movs	r0, #1
 8007c72:	e7f6      	b.n	8007c62 <__any_on+0x30>

08007c74 <sulp>:
 8007c74:	b570      	push	{r4, r5, r6, lr}
 8007c76:	4604      	mov	r4, r0
 8007c78:	460d      	mov	r5, r1
 8007c7a:	ec45 4b10 	vmov	d0, r4, r5
 8007c7e:	4616      	mov	r6, r2
 8007c80:	f7ff feba 	bl	80079f8 <__ulp>
 8007c84:	ec51 0b10 	vmov	r0, r1, d0
 8007c88:	b17e      	cbz	r6, 8007caa <sulp+0x36>
 8007c8a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007c8e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	dd09      	ble.n	8007caa <sulp+0x36>
 8007c96:	051b      	lsls	r3, r3, #20
 8007c98:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007c9c:	2400      	movs	r4, #0
 8007c9e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007ca2:	4622      	mov	r2, r4
 8007ca4:	462b      	mov	r3, r5
 8007ca6:	f7f8 fcb7 	bl	8000618 <__aeabi_dmul>
 8007caa:	ec41 0b10 	vmov	d0, r0, r1
 8007cae:	bd70      	pop	{r4, r5, r6, pc}

08007cb0 <_strtod_l>:
 8007cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cb4:	b09f      	sub	sp, #124	@ 0x7c
 8007cb6:	460c      	mov	r4, r1
 8007cb8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007cba:	2200      	movs	r2, #0
 8007cbc:	921a      	str	r2, [sp, #104]	@ 0x68
 8007cbe:	9005      	str	r0, [sp, #20]
 8007cc0:	f04f 0a00 	mov.w	sl, #0
 8007cc4:	f04f 0b00 	mov.w	fp, #0
 8007cc8:	460a      	mov	r2, r1
 8007cca:	9219      	str	r2, [sp, #100]	@ 0x64
 8007ccc:	7811      	ldrb	r1, [r2, #0]
 8007cce:	292b      	cmp	r1, #43	@ 0x2b
 8007cd0:	d04a      	beq.n	8007d68 <_strtod_l+0xb8>
 8007cd2:	d838      	bhi.n	8007d46 <_strtod_l+0x96>
 8007cd4:	290d      	cmp	r1, #13
 8007cd6:	d832      	bhi.n	8007d3e <_strtod_l+0x8e>
 8007cd8:	2908      	cmp	r1, #8
 8007cda:	d832      	bhi.n	8007d42 <_strtod_l+0x92>
 8007cdc:	2900      	cmp	r1, #0
 8007cde:	d03b      	beq.n	8007d58 <_strtod_l+0xa8>
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	920e      	str	r2, [sp, #56]	@ 0x38
 8007ce4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007ce6:	782a      	ldrb	r2, [r5, #0]
 8007ce8:	2a30      	cmp	r2, #48	@ 0x30
 8007cea:	f040 80b2 	bne.w	8007e52 <_strtod_l+0x1a2>
 8007cee:	786a      	ldrb	r2, [r5, #1]
 8007cf0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007cf4:	2a58      	cmp	r2, #88	@ 0x58
 8007cf6:	d16e      	bne.n	8007dd6 <_strtod_l+0x126>
 8007cf8:	9302      	str	r3, [sp, #8]
 8007cfa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007cfc:	9301      	str	r3, [sp, #4]
 8007cfe:	ab1a      	add	r3, sp, #104	@ 0x68
 8007d00:	9300      	str	r3, [sp, #0]
 8007d02:	4a8f      	ldr	r2, [pc, #572]	@ (8007f40 <_strtod_l+0x290>)
 8007d04:	9805      	ldr	r0, [sp, #20]
 8007d06:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007d08:	a919      	add	r1, sp, #100	@ 0x64
 8007d0a:	f001 f927 	bl	8008f5c <__gethex>
 8007d0e:	f010 060f 	ands.w	r6, r0, #15
 8007d12:	4604      	mov	r4, r0
 8007d14:	d005      	beq.n	8007d22 <_strtod_l+0x72>
 8007d16:	2e06      	cmp	r6, #6
 8007d18:	d128      	bne.n	8007d6c <_strtod_l+0xbc>
 8007d1a:	3501      	adds	r5, #1
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007d20:	930e      	str	r3, [sp, #56]	@ 0x38
 8007d22:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	f040 858e 	bne.w	8008846 <_strtod_l+0xb96>
 8007d2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d2c:	b1cb      	cbz	r3, 8007d62 <_strtod_l+0xb2>
 8007d2e:	4652      	mov	r2, sl
 8007d30:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007d34:	ec43 2b10 	vmov	d0, r2, r3
 8007d38:	b01f      	add	sp, #124	@ 0x7c
 8007d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d3e:	2920      	cmp	r1, #32
 8007d40:	d1ce      	bne.n	8007ce0 <_strtod_l+0x30>
 8007d42:	3201      	adds	r2, #1
 8007d44:	e7c1      	b.n	8007cca <_strtod_l+0x1a>
 8007d46:	292d      	cmp	r1, #45	@ 0x2d
 8007d48:	d1ca      	bne.n	8007ce0 <_strtod_l+0x30>
 8007d4a:	2101      	movs	r1, #1
 8007d4c:	910e      	str	r1, [sp, #56]	@ 0x38
 8007d4e:	1c51      	adds	r1, r2, #1
 8007d50:	9119      	str	r1, [sp, #100]	@ 0x64
 8007d52:	7852      	ldrb	r2, [r2, #1]
 8007d54:	2a00      	cmp	r2, #0
 8007d56:	d1c5      	bne.n	8007ce4 <_strtod_l+0x34>
 8007d58:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007d5a:	9419      	str	r4, [sp, #100]	@ 0x64
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	f040 8570 	bne.w	8008842 <_strtod_l+0xb92>
 8007d62:	4652      	mov	r2, sl
 8007d64:	465b      	mov	r3, fp
 8007d66:	e7e5      	b.n	8007d34 <_strtod_l+0x84>
 8007d68:	2100      	movs	r1, #0
 8007d6a:	e7ef      	b.n	8007d4c <_strtod_l+0x9c>
 8007d6c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007d6e:	b13a      	cbz	r2, 8007d80 <_strtod_l+0xd0>
 8007d70:	2135      	movs	r1, #53	@ 0x35
 8007d72:	a81c      	add	r0, sp, #112	@ 0x70
 8007d74:	f7ff ff3a 	bl	8007bec <__copybits>
 8007d78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d7a:	9805      	ldr	r0, [sp, #20]
 8007d7c:	f7ff fb10 	bl	80073a0 <_Bfree>
 8007d80:	3e01      	subs	r6, #1
 8007d82:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007d84:	2e04      	cmp	r6, #4
 8007d86:	d806      	bhi.n	8007d96 <_strtod_l+0xe6>
 8007d88:	e8df f006 	tbb	[pc, r6]
 8007d8c:	201d0314 	.word	0x201d0314
 8007d90:	14          	.byte	0x14
 8007d91:	00          	.byte	0x00
 8007d92:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007d96:	05e1      	lsls	r1, r4, #23
 8007d98:	bf48      	it	mi
 8007d9a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007d9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007da2:	0d1b      	lsrs	r3, r3, #20
 8007da4:	051b      	lsls	r3, r3, #20
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1bb      	bne.n	8007d22 <_strtod_l+0x72>
 8007daa:	f7fe fb2d 	bl	8006408 <__errno>
 8007dae:	2322      	movs	r3, #34	@ 0x22
 8007db0:	6003      	str	r3, [r0, #0]
 8007db2:	e7b6      	b.n	8007d22 <_strtod_l+0x72>
 8007db4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007db8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007dbc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007dc0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007dc4:	e7e7      	b.n	8007d96 <_strtod_l+0xe6>
 8007dc6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8007f48 <_strtod_l+0x298>
 8007dca:	e7e4      	b.n	8007d96 <_strtod_l+0xe6>
 8007dcc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007dd0:	f04f 3aff 	mov.w	sl, #4294967295
 8007dd4:	e7df      	b.n	8007d96 <_strtod_l+0xe6>
 8007dd6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007dd8:	1c5a      	adds	r2, r3, #1
 8007dda:	9219      	str	r2, [sp, #100]	@ 0x64
 8007ddc:	785b      	ldrb	r3, [r3, #1]
 8007dde:	2b30      	cmp	r3, #48	@ 0x30
 8007de0:	d0f9      	beq.n	8007dd6 <_strtod_l+0x126>
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d09d      	beq.n	8007d22 <_strtod_l+0x72>
 8007de6:	2301      	movs	r3, #1
 8007de8:	2700      	movs	r7, #0
 8007dea:	9308      	str	r3, [sp, #32]
 8007dec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007dee:	930c      	str	r3, [sp, #48]	@ 0x30
 8007df0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007df2:	46b9      	mov	r9, r7
 8007df4:	220a      	movs	r2, #10
 8007df6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007df8:	7805      	ldrb	r5, [r0, #0]
 8007dfa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007dfe:	b2d9      	uxtb	r1, r3
 8007e00:	2909      	cmp	r1, #9
 8007e02:	d928      	bls.n	8007e56 <_strtod_l+0x1a6>
 8007e04:	494f      	ldr	r1, [pc, #316]	@ (8007f44 <_strtod_l+0x294>)
 8007e06:	2201      	movs	r2, #1
 8007e08:	f000 ffd6 	bl	8008db8 <strncmp>
 8007e0c:	2800      	cmp	r0, #0
 8007e0e:	d032      	beq.n	8007e76 <_strtod_l+0x1c6>
 8007e10:	2000      	movs	r0, #0
 8007e12:	462a      	mov	r2, r5
 8007e14:	900a      	str	r0, [sp, #40]	@ 0x28
 8007e16:	464d      	mov	r5, r9
 8007e18:	4603      	mov	r3, r0
 8007e1a:	2a65      	cmp	r2, #101	@ 0x65
 8007e1c:	d001      	beq.n	8007e22 <_strtod_l+0x172>
 8007e1e:	2a45      	cmp	r2, #69	@ 0x45
 8007e20:	d114      	bne.n	8007e4c <_strtod_l+0x19c>
 8007e22:	b91d      	cbnz	r5, 8007e2c <_strtod_l+0x17c>
 8007e24:	9a08      	ldr	r2, [sp, #32]
 8007e26:	4302      	orrs	r2, r0
 8007e28:	d096      	beq.n	8007d58 <_strtod_l+0xa8>
 8007e2a:	2500      	movs	r5, #0
 8007e2c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007e2e:	1c62      	adds	r2, r4, #1
 8007e30:	9219      	str	r2, [sp, #100]	@ 0x64
 8007e32:	7862      	ldrb	r2, [r4, #1]
 8007e34:	2a2b      	cmp	r2, #43	@ 0x2b
 8007e36:	d07a      	beq.n	8007f2e <_strtod_l+0x27e>
 8007e38:	2a2d      	cmp	r2, #45	@ 0x2d
 8007e3a:	d07e      	beq.n	8007f3a <_strtod_l+0x28a>
 8007e3c:	f04f 0c00 	mov.w	ip, #0
 8007e40:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007e44:	2909      	cmp	r1, #9
 8007e46:	f240 8085 	bls.w	8007f54 <_strtod_l+0x2a4>
 8007e4a:	9419      	str	r4, [sp, #100]	@ 0x64
 8007e4c:	f04f 0800 	mov.w	r8, #0
 8007e50:	e0a5      	b.n	8007f9e <_strtod_l+0x2ee>
 8007e52:	2300      	movs	r3, #0
 8007e54:	e7c8      	b.n	8007de8 <_strtod_l+0x138>
 8007e56:	f1b9 0f08 	cmp.w	r9, #8
 8007e5a:	bfd8      	it	le
 8007e5c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007e5e:	f100 0001 	add.w	r0, r0, #1
 8007e62:	bfda      	itte	le
 8007e64:	fb02 3301 	mlale	r3, r2, r1, r3
 8007e68:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007e6a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007e6e:	f109 0901 	add.w	r9, r9, #1
 8007e72:	9019      	str	r0, [sp, #100]	@ 0x64
 8007e74:	e7bf      	b.n	8007df6 <_strtod_l+0x146>
 8007e76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e78:	1c5a      	adds	r2, r3, #1
 8007e7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007e7c:	785a      	ldrb	r2, [r3, #1]
 8007e7e:	f1b9 0f00 	cmp.w	r9, #0
 8007e82:	d03b      	beq.n	8007efc <_strtod_l+0x24c>
 8007e84:	900a      	str	r0, [sp, #40]	@ 0x28
 8007e86:	464d      	mov	r5, r9
 8007e88:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007e8c:	2b09      	cmp	r3, #9
 8007e8e:	d912      	bls.n	8007eb6 <_strtod_l+0x206>
 8007e90:	2301      	movs	r3, #1
 8007e92:	e7c2      	b.n	8007e1a <_strtod_l+0x16a>
 8007e94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e96:	1c5a      	adds	r2, r3, #1
 8007e98:	9219      	str	r2, [sp, #100]	@ 0x64
 8007e9a:	785a      	ldrb	r2, [r3, #1]
 8007e9c:	3001      	adds	r0, #1
 8007e9e:	2a30      	cmp	r2, #48	@ 0x30
 8007ea0:	d0f8      	beq.n	8007e94 <_strtod_l+0x1e4>
 8007ea2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007ea6:	2b08      	cmp	r3, #8
 8007ea8:	f200 84d2 	bhi.w	8008850 <_strtod_l+0xba0>
 8007eac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007eae:	900a      	str	r0, [sp, #40]	@ 0x28
 8007eb0:	2000      	movs	r0, #0
 8007eb2:	930c      	str	r3, [sp, #48]	@ 0x30
 8007eb4:	4605      	mov	r5, r0
 8007eb6:	3a30      	subs	r2, #48	@ 0x30
 8007eb8:	f100 0301 	add.w	r3, r0, #1
 8007ebc:	d018      	beq.n	8007ef0 <_strtod_l+0x240>
 8007ebe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007ec0:	4419      	add	r1, r3
 8007ec2:	910a      	str	r1, [sp, #40]	@ 0x28
 8007ec4:	462e      	mov	r6, r5
 8007ec6:	f04f 0e0a 	mov.w	lr, #10
 8007eca:	1c71      	adds	r1, r6, #1
 8007ecc:	eba1 0c05 	sub.w	ip, r1, r5
 8007ed0:	4563      	cmp	r3, ip
 8007ed2:	dc15      	bgt.n	8007f00 <_strtod_l+0x250>
 8007ed4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007ed8:	182b      	adds	r3, r5, r0
 8007eda:	2b08      	cmp	r3, #8
 8007edc:	f105 0501 	add.w	r5, r5, #1
 8007ee0:	4405      	add	r5, r0
 8007ee2:	dc1a      	bgt.n	8007f1a <_strtod_l+0x26a>
 8007ee4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007ee6:	230a      	movs	r3, #10
 8007ee8:	fb03 2301 	mla	r3, r3, r1, r2
 8007eec:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007eee:	2300      	movs	r3, #0
 8007ef0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007ef2:	1c51      	adds	r1, r2, #1
 8007ef4:	9119      	str	r1, [sp, #100]	@ 0x64
 8007ef6:	7852      	ldrb	r2, [r2, #1]
 8007ef8:	4618      	mov	r0, r3
 8007efa:	e7c5      	b.n	8007e88 <_strtod_l+0x1d8>
 8007efc:	4648      	mov	r0, r9
 8007efe:	e7ce      	b.n	8007e9e <_strtod_l+0x1ee>
 8007f00:	2e08      	cmp	r6, #8
 8007f02:	dc05      	bgt.n	8007f10 <_strtod_l+0x260>
 8007f04:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007f06:	fb0e f606 	mul.w	r6, lr, r6
 8007f0a:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007f0c:	460e      	mov	r6, r1
 8007f0e:	e7dc      	b.n	8007eca <_strtod_l+0x21a>
 8007f10:	2910      	cmp	r1, #16
 8007f12:	bfd8      	it	le
 8007f14:	fb0e f707 	mulle.w	r7, lr, r7
 8007f18:	e7f8      	b.n	8007f0c <_strtod_l+0x25c>
 8007f1a:	2b0f      	cmp	r3, #15
 8007f1c:	bfdc      	itt	le
 8007f1e:	230a      	movle	r3, #10
 8007f20:	fb03 2707 	mlale	r7, r3, r7, r2
 8007f24:	e7e3      	b.n	8007eee <_strtod_l+0x23e>
 8007f26:	2300      	movs	r3, #0
 8007f28:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	e77a      	b.n	8007e24 <_strtod_l+0x174>
 8007f2e:	f04f 0c00 	mov.w	ip, #0
 8007f32:	1ca2      	adds	r2, r4, #2
 8007f34:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f36:	78a2      	ldrb	r2, [r4, #2]
 8007f38:	e782      	b.n	8007e40 <_strtod_l+0x190>
 8007f3a:	f04f 0c01 	mov.w	ip, #1
 8007f3e:	e7f8      	b.n	8007f32 <_strtod_l+0x282>
 8007f40:	08009f94 	.word	0x08009f94
 8007f44:	08009dcb 	.word	0x08009dcb
 8007f48:	7ff00000 	.word	0x7ff00000
 8007f4c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007f4e:	1c51      	adds	r1, r2, #1
 8007f50:	9119      	str	r1, [sp, #100]	@ 0x64
 8007f52:	7852      	ldrb	r2, [r2, #1]
 8007f54:	2a30      	cmp	r2, #48	@ 0x30
 8007f56:	d0f9      	beq.n	8007f4c <_strtod_l+0x29c>
 8007f58:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007f5c:	2908      	cmp	r1, #8
 8007f5e:	f63f af75 	bhi.w	8007e4c <_strtod_l+0x19c>
 8007f62:	3a30      	subs	r2, #48	@ 0x30
 8007f64:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007f68:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007f6a:	f04f 080a 	mov.w	r8, #10
 8007f6e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007f70:	1c56      	adds	r6, r2, #1
 8007f72:	9619      	str	r6, [sp, #100]	@ 0x64
 8007f74:	7852      	ldrb	r2, [r2, #1]
 8007f76:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007f7a:	f1be 0f09 	cmp.w	lr, #9
 8007f7e:	d939      	bls.n	8007ff4 <_strtod_l+0x344>
 8007f80:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007f82:	1a76      	subs	r6, r6, r1
 8007f84:	2e08      	cmp	r6, #8
 8007f86:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007f8a:	dc03      	bgt.n	8007f94 <_strtod_l+0x2e4>
 8007f8c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f8e:	4588      	cmp	r8, r1
 8007f90:	bfa8      	it	ge
 8007f92:	4688      	movge	r8, r1
 8007f94:	f1bc 0f00 	cmp.w	ip, #0
 8007f98:	d001      	beq.n	8007f9e <_strtod_l+0x2ee>
 8007f9a:	f1c8 0800 	rsb	r8, r8, #0
 8007f9e:	2d00      	cmp	r5, #0
 8007fa0:	d14e      	bne.n	8008040 <_strtod_l+0x390>
 8007fa2:	9908      	ldr	r1, [sp, #32]
 8007fa4:	4308      	orrs	r0, r1
 8007fa6:	f47f aebc 	bne.w	8007d22 <_strtod_l+0x72>
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f47f aed4 	bne.w	8007d58 <_strtod_l+0xa8>
 8007fb0:	2a69      	cmp	r2, #105	@ 0x69
 8007fb2:	d028      	beq.n	8008006 <_strtod_l+0x356>
 8007fb4:	dc25      	bgt.n	8008002 <_strtod_l+0x352>
 8007fb6:	2a49      	cmp	r2, #73	@ 0x49
 8007fb8:	d025      	beq.n	8008006 <_strtod_l+0x356>
 8007fba:	2a4e      	cmp	r2, #78	@ 0x4e
 8007fbc:	f47f aecc 	bne.w	8007d58 <_strtod_l+0xa8>
 8007fc0:	499a      	ldr	r1, [pc, #616]	@ (800822c <_strtod_l+0x57c>)
 8007fc2:	a819      	add	r0, sp, #100	@ 0x64
 8007fc4:	f001 f9ec 	bl	80093a0 <__match>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	f43f aec5 	beq.w	8007d58 <_strtod_l+0xa8>
 8007fce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007fd0:	781b      	ldrb	r3, [r3, #0]
 8007fd2:	2b28      	cmp	r3, #40	@ 0x28
 8007fd4:	d12e      	bne.n	8008034 <_strtod_l+0x384>
 8007fd6:	4996      	ldr	r1, [pc, #600]	@ (8008230 <_strtod_l+0x580>)
 8007fd8:	aa1c      	add	r2, sp, #112	@ 0x70
 8007fda:	a819      	add	r0, sp, #100	@ 0x64
 8007fdc:	f001 f9f4 	bl	80093c8 <__hexnan>
 8007fe0:	2805      	cmp	r0, #5
 8007fe2:	d127      	bne.n	8008034 <_strtod_l+0x384>
 8007fe4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007fe6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007fea:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007fee:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007ff2:	e696      	b.n	8007d22 <_strtod_l+0x72>
 8007ff4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ff6:	fb08 2101 	mla	r1, r8, r1, r2
 8007ffa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007ffe:	9209      	str	r2, [sp, #36]	@ 0x24
 8008000:	e7b5      	b.n	8007f6e <_strtod_l+0x2be>
 8008002:	2a6e      	cmp	r2, #110	@ 0x6e
 8008004:	e7da      	b.n	8007fbc <_strtod_l+0x30c>
 8008006:	498b      	ldr	r1, [pc, #556]	@ (8008234 <_strtod_l+0x584>)
 8008008:	a819      	add	r0, sp, #100	@ 0x64
 800800a:	f001 f9c9 	bl	80093a0 <__match>
 800800e:	2800      	cmp	r0, #0
 8008010:	f43f aea2 	beq.w	8007d58 <_strtod_l+0xa8>
 8008014:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008016:	4988      	ldr	r1, [pc, #544]	@ (8008238 <_strtod_l+0x588>)
 8008018:	3b01      	subs	r3, #1
 800801a:	a819      	add	r0, sp, #100	@ 0x64
 800801c:	9319      	str	r3, [sp, #100]	@ 0x64
 800801e:	f001 f9bf 	bl	80093a0 <__match>
 8008022:	b910      	cbnz	r0, 800802a <_strtod_l+0x37a>
 8008024:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008026:	3301      	adds	r3, #1
 8008028:	9319      	str	r3, [sp, #100]	@ 0x64
 800802a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008248 <_strtod_l+0x598>
 800802e:	f04f 0a00 	mov.w	sl, #0
 8008032:	e676      	b.n	8007d22 <_strtod_l+0x72>
 8008034:	4881      	ldr	r0, [pc, #516]	@ (800823c <_strtod_l+0x58c>)
 8008036:	f000 feef 	bl	8008e18 <nan>
 800803a:	ec5b ab10 	vmov	sl, fp, d0
 800803e:	e670      	b.n	8007d22 <_strtod_l+0x72>
 8008040:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008042:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008044:	eba8 0303 	sub.w	r3, r8, r3
 8008048:	f1b9 0f00 	cmp.w	r9, #0
 800804c:	bf08      	it	eq
 800804e:	46a9      	moveq	r9, r5
 8008050:	2d10      	cmp	r5, #16
 8008052:	9309      	str	r3, [sp, #36]	@ 0x24
 8008054:	462c      	mov	r4, r5
 8008056:	bfa8      	it	ge
 8008058:	2410      	movge	r4, #16
 800805a:	f7f8 fa63 	bl	8000524 <__aeabi_ui2d>
 800805e:	2d09      	cmp	r5, #9
 8008060:	4682      	mov	sl, r0
 8008062:	468b      	mov	fp, r1
 8008064:	dc13      	bgt.n	800808e <_strtod_l+0x3de>
 8008066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008068:	2b00      	cmp	r3, #0
 800806a:	f43f ae5a 	beq.w	8007d22 <_strtod_l+0x72>
 800806e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008070:	dd78      	ble.n	8008164 <_strtod_l+0x4b4>
 8008072:	2b16      	cmp	r3, #22
 8008074:	dc5f      	bgt.n	8008136 <_strtod_l+0x486>
 8008076:	4972      	ldr	r1, [pc, #456]	@ (8008240 <_strtod_l+0x590>)
 8008078:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800807c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008080:	4652      	mov	r2, sl
 8008082:	465b      	mov	r3, fp
 8008084:	f7f8 fac8 	bl	8000618 <__aeabi_dmul>
 8008088:	4682      	mov	sl, r0
 800808a:	468b      	mov	fp, r1
 800808c:	e649      	b.n	8007d22 <_strtod_l+0x72>
 800808e:	4b6c      	ldr	r3, [pc, #432]	@ (8008240 <_strtod_l+0x590>)
 8008090:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008094:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008098:	f7f8 fabe 	bl	8000618 <__aeabi_dmul>
 800809c:	4682      	mov	sl, r0
 800809e:	4638      	mov	r0, r7
 80080a0:	468b      	mov	fp, r1
 80080a2:	f7f8 fa3f 	bl	8000524 <__aeabi_ui2d>
 80080a6:	4602      	mov	r2, r0
 80080a8:	460b      	mov	r3, r1
 80080aa:	4650      	mov	r0, sl
 80080ac:	4659      	mov	r1, fp
 80080ae:	f7f8 f8fd 	bl	80002ac <__adddf3>
 80080b2:	2d0f      	cmp	r5, #15
 80080b4:	4682      	mov	sl, r0
 80080b6:	468b      	mov	fp, r1
 80080b8:	ddd5      	ble.n	8008066 <_strtod_l+0x3b6>
 80080ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080bc:	1b2c      	subs	r4, r5, r4
 80080be:	441c      	add	r4, r3
 80080c0:	2c00      	cmp	r4, #0
 80080c2:	f340 8093 	ble.w	80081ec <_strtod_l+0x53c>
 80080c6:	f014 030f 	ands.w	r3, r4, #15
 80080ca:	d00a      	beq.n	80080e2 <_strtod_l+0x432>
 80080cc:	495c      	ldr	r1, [pc, #368]	@ (8008240 <_strtod_l+0x590>)
 80080ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80080d2:	4652      	mov	r2, sl
 80080d4:	465b      	mov	r3, fp
 80080d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080da:	f7f8 fa9d 	bl	8000618 <__aeabi_dmul>
 80080de:	4682      	mov	sl, r0
 80080e0:	468b      	mov	fp, r1
 80080e2:	f034 040f 	bics.w	r4, r4, #15
 80080e6:	d073      	beq.n	80081d0 <_strtod_l+0x520>
 80080e8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80080ec:	dd49      	ble.n	8008182 <_strtod_l+0x4d2>
 80080ee:	2400      	movs	r4, #0
 80080f0:	46a0      	mov	r8, r4
 80080f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80080f4:	46a1      	mov	r9, r4
 80080f6:	9a05      	ldr	r2, [sp, #20]
 80080f8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008248 <_strtod_l+0x598>
 80080fc:	2322      	movs	r3, #34	@ 0x22
 80080fe:	6013      	str	r3, [r2, #0]
 8008100:	f04f 0a00 	mov.w	sl, #0
 8008104:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008106:	2b00      	cmp	r3, #0
 8008108:	f43f ae0b 	beq.w	8007d22 <_strtod_l+0x72>
 800810c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800810e:	9805      	ldr	r0, [sp, #20]
 8008110:	f7ff f946 	bl	80073a0 <_Bfree>
 8008114:	9805      	ldr	r0, [sp, #20]
 8008116:	4649      	mov	r1, r9
 8008118:	f7ff f942 	bl	80073a0 <_Bfree>
 800811c:	9805      	ldr	r0, [sp, #20]
 800811e:	4641      	mov	r1, r8
 8008120:	f7ff f93e 	bl	80073a0 <_Bfree>
 8008124:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008126:	9805      	ldr	r0, [sp, #20]
 8008128:	f7ff f93a 	bl	80073a0 <_Bfree>
 800812c:	9805      	ldr	r0, [sp, #20]
 800812e:	4621      	mov	r1, r4
 8008130:	f7ff f936 	bl	80073a0 <_Bfree>
 8008134:	e5f5      	b.n	8007d22 <_strtod_l+0x72>
 8008136:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008138:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800813c:	4293      	cmp	r3, r2
 800813e:	dbbc      	blt.n	80080ba <_strtod_l+0x40a>
 8008140:	4c3f      	ldr	r4, [pc, #252]	@ (8008240 <_strtod_l+0x590>)
 8008142:	f1c5 050f 	rsb	r5, r5, #15
 8008146:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800814a:	4652      	mov	r2, sl
 800814c:	465b      	mov	r3, fp
 800814e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008152:	f7f8 fa61 	bl	8000618 <__aeabi_dmul>
 8008156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008158:	1b5d      	subs	r5, r3, r5
 800815a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800815e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008162:	e78f      	b.n	8008084 <_strtod_l+0x3d4>
 8008164:	3316      	adds	r3, #22
 8008166:	dba8      	blt.n	80080ba <_strtod_l+0x40a>
 8008168:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800816a:	eba3 0808 	sub.w	r8, r3, r8
 800816e:	4b34      	ldr	r3, [pc, #208]	@ (8008240 <_strtod_l+0x590>)
 8008170:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008174:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008178:	4650      	mov	r0, sl
 800817a:	4659      	mov	r1, fp
 800817c:	f7f8 fb76 	bl	800086c <__aeabi_ddiv>
 8008180:	e782      	b.n	8008088 <_strtod_l+0x3d8>
 8008182:	2300      	movs	r3, #0
 8008184:	4f2f      	ldr	r7, [pc, #188]	@ (8008244 <_strtod_l+0x594>)
 8008186:	1124      	asrs	r4, r4, #4
 8008188:	4650      	mov	r0, sl
 800818a:	4659      	mov	r1, fp
 800818c:	461e      	mov	r6, r3
 800818e:	2c01      	cmp	r4, #1
 8008190:	dc21      	bgt.n	80081d6 <_strtod_l+0x526>
 8008192:	b10b      	cbz	r3, 8008198 <_strtod_l+0x4e8>
 8008194:	4682      	mov	sl, r0
 8008196:	468b      	mov	fp, r1
 8008198:	492a      	ldr	r1, [pc, #168]	@ (8008244 <_strtod_l+0x594>)
 800819a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800819e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80081a2:	4652      	mov	r2, sl
 80081a4:	465b      	mov	r3, fp
 80081a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081aa:	f7f8 fa35 	bl	8000618 <__aeabi_dmul>
 80081ae:	4b26      	ldr	r3, [pc, #152]	@ (8008248 <_strtod_l+0x598>)
 80081b0:	460a      	mov	r2, r1
 80081b2:	400b      	ands	r3, r1
 80081b4:	4925      	ldr	r1, [pc, #148]	@ (800824c <_strtod_l+0x59c>)
 80081b6:	428b      	cmp	r3, r1
 80081b8:	4682      	mov	sl, r0
 80081ba:	d898      	bhi.n	80080ee <_strtod_l+0x43e>
 80081bc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80081c0:	428b      	cmp	r3, r1
 80081c2:	bf86      	itte	hi
 80081c4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008250 <_strtod_l+0x5a0>
 80081c8:	f04f 3aff 	movhi.w	sl, #4294967295
 80081cc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80081d0:	2300      	movs	r3, #0
 80081d2:	9308      	str	r3, [sp, #32]
 80081d4:	e076      	b.n	80082c4 <_strtod_l+0x614>
 80081d6:	07e2      	lsls	r2, r4, #31
 80081d8:	d504      	bpl.n	80081e4 <_strtod_l+0x534>
 80081da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081de:	f7f8 fa1b 	bl	8000618 <__aeabi_dmul>
 80081e2:	2301      	movs	r3, #1
 80081e4:	3601      	adds	r6, #1
 80081e6:	1064      	asrs	r4, r4, #1
 80081e8:	3708      	adds	r7, #8
 80081ea:	e7d0      	b.n	800818e <_strtod_l+0x4de>
 80081ec:	d0f0      	beq.n	80081d0 <_strtod_l+0x520>
 80081ee:	4264      	negs	r4, r4
 80081f0:	f014 020f 	ands.w	r2, r4, #15
 80081f4:	d00a      	beq.n	800820c <_strtod_l+0x55c>
 80081f6:	4b12      	ldr	r3, [pc, #72]	@ (8008240 <_strtod_l+0x590>)
 80081f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081fc:	4650      	mov	r0, sl
 80081fe:	4659      	mov	r1, fp
 8008200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008204:	f7f8 fb32 	bl	800086c <__aeabi_ddiv>
 8008208:	4682      	mov	sl, r0
 800820a:	468b      	mov	fp, r1
 800820c:	1124      	asrs	r4, r4, #4
 800820e:	d0df      	beq.n	80081d0 <_strtod_l+0x520>
 8008210:	2c1f      	cmp	r4, #31
 8008212:	dd1f      	ble.n	8008254 <_strtod_l+0x5a4>
 8008214:	2400      	movs	r4, #0
 8008216:	46a0      	mov	r8, r4
 8008218:	940b      	str	r4, [sp, #44]	@ 0x2c
 800821a:	46a1      	mov	r9, r4
 800821c:	9a05      	ldr	r2, [sp, #20]
 800821e:	2322      	movs	r3, #34	@ 0x22
 8008220:	f04f 0a00 	mov.w	sl, #0
 8008224:	f04f 0b00 	mov.w	fp, #0
 8008228:	6013      	str	r3, [r2, #0]
 800822a:	e76b      	b.n	8008104 <_strtod_l+0x454>
 800822c:	08009cb9 	.word	0x08009cb9
 8008230:	08009f80 	.word	0x08009f80
 8008234:	08009cb1 	.word	0x08009cb1
 8008238:	08009ce8 	.word	0x08009ce8
 800823c:	08009e21 	.word	0x08009e21
 8008240:	08009eb8 	.word	0x08009eb8
 8008244:	08009e90 	.word	0x08009e90
 8008248:	7ff00000 	.word	0x7ff00000
 800824c:	7ca00000 	.word	0x7ca00000
 8008250:	7fefffff 	.word	0x7fefffff
 8008254:	f014 0310 	ands.w	r3, r4, #16
 8008258:	bf18      	it	ne
 800825a:	236a      	movne	r3, #106	@ 0x6a
 800825c:	4ea9      	ldr	r6, [pc, #676]	@ (8008504 <_strtod_l+0x854>)
 800825e:	9308      	str	r3, [sp, #32]
 8008260:	4650      	mov	r0, sl
 8008262:	4659      	mov	r1, fp
 8008264:	2300      	movs	r3, #0
 8008266:	07e7      	lsls	r7, r4, #31
 8008268:	d504      	bpl.n	8008274 <_strtod_l+0x5c4>
 800826a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800826e:	f7f8 f9d3 	bl	8000618 <__aeabi_dmul>
 8008272:	2301      	movs	r3, #1
 8008274:	1064      	asrs	r4, r4, #1
 8008276:	f106 0608 	add.w	r6, r6, #8
 800827a:	d1f4      	bne.n	8008266 <_strtod_l+0x5b6>
 800827c:	b10b      	cbz	r3, 8008282 <_strtod_l+0x5d2>
 800827e:	4682      	mov	sl, r0
 8008280:	468b      	mov	fp, r1
 8008282:	9b08      	ldr	r3, [sp, #32]
 8008284:	b1b3      	cbz	r3, 80082b4 <_strtod_l+0x604>
 8008286:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800828a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800828e:	2b00      	cmp	r3, #0
 8008290:	4659      	mov	r1, fp
 8008292:	dd0f      	ble.n	80082b4 <_strtod_l+0x604>
 8008294:	2b1f      	cmp	r3, #31
 8008296:	dd56      	ble.n	8008346 <_strtod_l+0x696>
 8008298:	2b34      	cmp	r3, #52	@ 0x34
 800829a:	bfde      	ittt	le
 800829c:	f04f 33ff 	movle.w	r3, #4294967295
 80082a0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80082a4:	4093      	lslle	r3, r2
 80082a6:	f04f 0a00 	mov.w	sl, #0
 80082aa:	bfcc      	ite	gt
 80082ac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80082b0:	ea03 0b01 	andle.w	fp, r3, r1
 80082b4:	2200      	movs	r2, #0
 80082b6:	2300      	movs	r3, #0
 80082b8:	4650      	mov	r0, sl
 80082ba:	4659      	mov	r1, fp
 80082bc:	f7f8 fc14 	bl	8000ae8 <__aeabi_dcmpeq>
 80082c0:	2800      	cmp	r0, #0
 80082c2:	d1a7      	bne.n	8008214 <_strtod_l+0x564>
 80082c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082c6:	9300      	str	r3, [sp, #0]
 80082c8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80082ca:	9805      	ldr	r0, [sp, #20]
 80082cc:	462b      	mov	r3, r5
 80082ce:	464a      	mov	r2, r9
 80082d0:	f7ff f8ce 	bl	8007470 <__s2b>
 80082d4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80082d6:	2800      	cmp	r0, #0
 80082d8:	f43f af09 	beq.w	80080ee <_strtod_l+0x43e>
 80082dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082e0:	2a00      	cmp	r2, #0
 80082e2:	eba3 0308 	sub.w	r3, r3, r8
 80082e6:	bfa8      	it	ge
 80082e8:	2300      	movge	r3, #0
 80082ea:	9312      	str	r3, [sp, #72]	@ 0x48
 80082ec:	2400      	movs	r4, #0
 80082ee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80082f2:	9316      	str	r3, [sp, #88]	@ 0x58
 80082f4:	46a0      	mov	r8, r4
 80082f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082f8:	9805      	ldr	r0, [sp, #20]
 80082fa:	6859      	ldr	r1, [r3, #4]
 80082fc:	f7ff f810 	bl	8007320 <_Balloc>
 8008300:	4681      	mov	r9, r0
 8008302:	2800      	cmp	r0, #0
 8008304:	f43f aef7 	beq.w	80080f6 <_strtod_l+0x446>
 8008308:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800830a:	691a      	ldr	r2, [r3, #16]
 800830c:	3202      	adds	r2, #2
 800830e:	f103 010c 	add.w	r1, r3, #12
 8008312:	0092      	lsls	r2, r2, #2
 8008314:	300c      	adds	r0, #12
 8008316:	f000 fd71 	bl	8008dfc <memcpy>
 800831a:	ec4b ab10 	vmov	d0, sl, fp
 800831e:	9805      	ldr	r0, [sp, #20]
 8008320:	aa1c      	add	r2, sp, #112	@ 0x70
 8008322:	a91b      	add	r1, sp, #108	@ 0x6c
 8008324:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008328:	f7ff fbd6 	bl	8007ad8 <__d2b>
 800832c:	901a      	str	r0, [sp, #104]	@ 0x68
 800832e:	2800      	cmp	r0, #0
 8008330:	f43f aee1 	beq.w	80080f6 <_strtod_l+0x446>
 8008334:	9805      	ldr	r0, [sp, #20]
 8008336:	2101      	movs	r1, #1
 8008338:	f7ff f930 	bl	800759c <__i2b>
 800833c:	4680      	mov	r8, r0
 800833e:	b948      	cbnz	r0, 8008354 <_strtod_l+0x6a4>
 8008340:	f04f 0800 	mov.w	r8, #0
 8008344:	e6d7      	b.n	80080f6 <_strtod_l+0x446>
 8008346:	f04f 32ff 	mov.w	r2, #4294967295
 800834a:	fa02 f303 	lsl.w	r3, r2, r3
 800834e:	ea03 0a0a 	and.w	sl, r3, sl
 8008352:	e7af      	b.n	80082b4 <_strtod_l+0x604>
 8008354:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008356:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008358:	2d00      	cmp	r5, #0
 800835a:	bfab      	itete	ge
 800835c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800835e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008360:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008362:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008364:	bfac      	ite	ge
 8008366:	18ef      	addge	r7, r5, r3
 8008368:	1b5e      	sublt	r6, r3, r5
 800836a:	9b08      	ldr	r3, [sp, #32]
 800836c:	1aed      	subs	r5, r5, r3
 800836e:	4415      	add	r5, r2
 8008370:	4b65      	ldr	r3, [pc, #404]	@ (8008508 <_strtod_l+0x858>)
 8008372:	3d01      	subs	r5, #1
 8008374:	429d      	cmp	r5, r3
 8008376:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800837a:	da50      	bge.n	800841e <_strtod_l+0x76e>
 800837c:	1b5b      	subs	r3, r3, r5
 800837e:	2b1f      	cmp	r3, #31
 8008380:	eba2 0203 	sub.w	r2, r2, r3
 8008384:	f04f 0101 	mov.w	r1, #1
 8008388:	dc3d      	bgt.n	8008406 <_strtod_l+0x756>
 800838a:	fa01 f303 	lsl.w	r3, r1, r3
 800838e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008390:	2300      	movs	r3, #0
 8008392:	9310      	str	r3, [sp, #64]	@ 0x40
 8008394:	18bd      	adds	r5, r7, r2
 8008396:	9b08      	ldr	r3, [sp, #32]
 8008398:	42af      	cmp	r7, r5
 800839a:	4416      	add	r6, r2
 800839c:	441e      	add	r6, r3
 800839e:	463b      	mov	r3, r7
 80083a0:	bfa8      	it	ge
 80083a2:	462b      	movge	r3, r5
 80083a4:	42b3      	cmp	r3, r6
 80083a6:	bfa8      	it	ge
 80083a8:	4633      	movge	r3, r6
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	bfc2      	ittt	gt
 80083ae:	1aed      	subgt	r5, r5, r3
 80083b0:	1af6      	subgt	r6, r6, r3
 80083b2:	1aff      	subgt	r7, r7, r3
 80083b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	dd16      	ble.n	80083e8 <_strtod_l+0x738>
 80083ba:	4641      	mov	r1, r8
 80083bc:	9805      	ldr	r0, [sp, #20]
 80083be:	461a      	mov	r2, r3
 80083c0:	f7ff f9a4 	bl	800770c <__pow5mult>
 80083c4:	4680      	mov	r8, r0
 80083c6:	2800      	cmp	r0, #0
 80083c8:	d0ba      	beq.n	8008340 <_strtod_l+0x690>
 80083ca:	4601      	mov	r1, r0
 80083cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80083ce:	9805      	ldr	r0, [sp, #20]
 80083d0:	f7ff f8fa 	bl	80075c8 <__multiply>
 80083d4:	900a      	str	r0, [sp, #40]	@ 0x28
 80083d6:	2800      	cmp	r0, #0
 80083d8:	f43f ae8d 	beq.w	80080f6 <_strtod_l+0x446>
 80083dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80083de:	9805      	ldr	r0, [sp, #20]
 80083e0:	f7fe ffde 	bl	80073a0 <_Bfree>
 80083e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80083e8:	2d00      	cmp	r5, #0
 80083ea:	dc1d      	bgt.n	8008428 <_strtod_l+0x778>
 80083ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	dd23      	ble.n	800843a <_strtod_l+0x78a>
 80083f2:	4649      	mov	r1, r9
 80083f4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80083f6:	9805      	ldr	r0, [sp, #20]
 80083f8:	f7ff f988 	bl	800770c <__pow5mult>
 80083fc:	4681      	mov	r9, r0
 80083fe:	b9e0      	cbnz	r0, 800843a <_strtod_l+0x78a>
 8008400:	f04f 0900 	mov.w	r9, #0
 8008404:	e677      	b.n	80080f6 <_strtod_l+0x446>
 8008406:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800840a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800840e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008412:	35e2      	adds	r5, #226	@ 0xe2
 8008414:	fa01 f305 	lsl.w	r3, r1, r5
 8008418:	9310      	str	r3, [sp, #64]	@ 0x40
 800841a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800841c:	e7ba      	b.n	8008394 <_strtod_l+0x6e4>
 800841e:	2300      	movs	r3, #0
 8008420:	9310      	str	r3, [sp, #64]	@ 0x40
 8008422:	2301      	movs	r3, #1
 8008424:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008426:	e7b5      	b.n	8008394 <_strtod_l+0x6e4>
 8008428:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800842a:	9805      	ldr	r0, [sp, #20]
 800842c:	462a      	mov	r2, r5
 800842e:	f7ff f9c7 	bl	80077c0 <__lshift>
 8008432:	901a      	str	r0, [sp, #104]	@ 0x68
 8008434:	2800      	cmp	r0, #0
 8008436:	d1d9      	bne.n	80083ec <_strtod_l+0x73c>
 8008438:	e65d      	b.n	80080f6 <_strtod_l+0x446>
 800843a:	2e00      	cmp	r6, #0
 800843c:	dd07      	ble.n	800844e <_strtod_l+0x79e>
 800843e:	4649      	mov	r1, r9
 8008440:	9805      	ldr	r0, [sp, #20]
 8008442:	4632      	mov	r2, r6
 8008444:	f7ff f9bc 	bl	80077c0 <__lshift>
 8008448:	4681      	mov	r9, r0
 800844a:	2800      	cmp	r0, #0
 800844c:	d0d8      	beq.n	8008400 <_strtod_l+0x750>
 800844e:	2f00      	cmp	r7, #0
 8008450:	dd08      	ble.n	8008464 <_strtod_l+0x7b4>
 8008452:	4641      	mov	r1, r8
 8008454:	9805      	ldr	r0, [sp, #20]
 8008456:	463a      	mov	r2, r7
 8008458:	f7ff f9b2 	bl	80077c0 <__lshift>
 800845c:	4680      	mov	r8, r0
 800845e:	2800      	cmp	r0, #0
 8008460:	f43f ae49 	beq.w	80080f6 <_strtod_l+0x446>
 8008464:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008466:	9805      	ldr	r0, [sp, #20]
 8008468:	464a      	mov	r2, r9
 800846a:	f7ff fa31 	bl	80078d0 <__mdiff>
 800846e:	4604      	mov	r4, r0
 8008470:	2800      	cmp	r0, #0
 8008472:	f43f ae40 	beq.w	80080f6 <_strtod_l+0x446>
 8008476:	68c3      	ldr	r3, [r0, #12]
 8008478:	930f      	str	r3, [sp, #60]	@ 0x3c
 800847a:	2300      	movs	r3, #0
 800847c:	60c3      	str	r3, [r0, #12]
 800847e:	4641      	mov	r1, r8
 8008480:	f7ff fa0a 	bl	8007898 <__mcmp>
 8008484:	2800      	cmp	r0, #0
 8008486:	da45      	bge.n	8008514 <_strtod_l+0x864>
 8008488:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800848a:	ea53 030a 	orrs.w	r3, r3, sl
 800848e:	d16b      	bne.n	8008568 <_strtod_l+0x8b8>
 8008490:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008494:	2b00      	cmp	r3, #0
 8008496:	d167      	bne.n	8008568 <_strtod_l+0x8b8>
 8008498:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800849c:	0d1b      	lsrs	r3, r3, #20
 800849e:	051b      	lsls	r3, r3, #20
 80084a0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80084a4:	d960      	bls.n	8008568 <_strtod_l+0x8b8>
 80084a6:	6963      	ldr	r3, [r4, #20]
 80084a8:	b913      	cbnz	r3, 80084b0 <_strtod_l+0x800>
 80084aa:	6923      	ldr	r3, [r4, #16]
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	dd5b      	ble.n	8008568 <_strtod_l+0x8b8>
 80084b0:	4621      	mov	r1, r4
 80084b2:	2201      	movs	r2, #1
 80084b4:	9805      	ldr	r0, [sp, #20]
 80084b6:	f7ff f983 	bl	80077c0 <__lshift>
 80084ba:	4641      	mov	r1, r8
 80084bc:	4604      	mov	r4, r0
 80084be:	f7ff f9eb 	bl	8007898 <__mcmp>
 80084c2:	2800      	cmp	r0, #0
 80084c4:	dd50      	ble.n	8008568 <_strtod_l+0x8b8>
 80084c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80084ca:	9a08      	ldr	r2, [sp, #32]
 80084cc:	0d1b      	lsrs	r3, r3, #20
 80084ce:	051b      	lsls	r3, r3, #20
 80084d0:	2a00      	cmp	r2, #0
 80084d2:	d06a      	beq.n	80085aa <_strtod_l+0x8fa>
 80084d4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80084d8:	d867      	bhi.n	80085aa <_strtod_l+0x8fa>
 80084da:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80084de:	f67f ae9d 	bls.w	800821c <_strtod_l+0x56c>
 80084e2:	4b0a      	ldr	r3, [pc, #40]	@ (800850c <_strtod_l+0x85c>)
 80084e4:	4650      	mov	r0, sl
 80084e6:	4659      	mov	r1, fp
 80084e8:	2200      	movs	r2, #0
 80084ea:	f7f8 f895 	bl	8000618 <__aeabi_dmul>
 80084ee:	4b08      	ldr	r3, [pc, #32]	@ (8008510 <_strtod_l+0x860>)
 80084f0:	400b      	ands	r3, r1
 80084f2:	4682      	mov	sl, r0
 80084f4:	468b      	mov	fp, r1
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	f47f ae08 	bne.w	800810c <_strtod_l+0x45c>
 80084fc:	9a05      	ldr	r2, [sp, #20]
 80084fe:	2322      	movs	r3, #34	@ 0x22
 8008500:	6013      	str	r3, [r2, #0]
 8008502:	e603      	b.n	800810c <_strtod_l+0x45c>
 8008504:	08009fa8 	.word	0x08009fa8
 8008508:	fffffc02 	.word	0xfffffc02
 800850c:	39500000 	.word	0x39500000
 8008510:	7ff00000 	.word	0x7ff00000
 8008514:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008518:	d165      	bne.n	80085e6 <_strtod_l+0x936>
 800851a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800851c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008520:	b35a      	cbz	r2, 800857a <_strtod_l+0x8ca>
 8008522:	4a9f      	ldr	r2, [pc, #636]	@ (80087a0 <_strtod_l+0xaf0>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d12b      	bne.n	8008580 <_strtod_l+0x8d0>
 8008528:	9b08      	ldr	r3, [sp, #32]
 800852a:	4651      	mov	r1, sl
 800852c:	b303      	cbz	r3, 8008570 <_strtod_l+0x8c0>
 800852e:	4b9d      	ldr	r3, [pc, #628]	@ (80087a4 <_strtod_l+0xaf4>)
 8008530:	465a      	mov	r2, fp
 8008532:	4013      	ands	r3, r2
 8008534:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008538:	f04f 32ff 	mov.w	r2, #4294967295
 800853c:	d81b      	bhi.n	8008576 <_strtod_l+0x8c6>
 800853e:	0d1b      	lsrs	r3, r3, #20
 8008540:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008544:	fa02 f303 	lsl.w	r3, r2, r3
 8008548:	4299      	cmp	r1, r3
 800854a:	d119      	bne.n	8008580 <_strtod_l+0x8d0>
 800854c:	4b96      	ldr	r3, [pc, #600]	@ (80087a8 <_strtod_l+0xaf8>)
 800854e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008550:	429a      	cmp	r2, r3
 8008552:	d102      	bne.n	800855a <_strtod_l+0x8aa>
 8008554:	3101      	adds	r1, #1
 8008556:	f43f adce 	beq.w	80080f6 <_strtod_l+0x446>
 800855a:	4b92      	ldr	r3, [pc, #584]	@ (80087a4 <_strtod_l+0xaf4>)
 800855c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800855e:	401a      	ands	r2, r3
 8008560:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008564:	f04f 0a00 	mov.w	sl, #0
 8008568:	9b08      	ldr	r3, [sp, #32]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d1b9      	bne.n	80084e2 <_strtod_l+0x832>
 800856e:	e5cd      	b.n	800810c <_strtod_l+0x45c>
 8008570:	f04f 33ff 	mov.w	r3, #4294967295
 8008574:	e7e8      	b.n	8008548 <_strtod_l+0x898>
 8008576:	4613      	mov	r3, r2
 8008578:	e7e6      	b.n	8008548 <_strtod_l+0x898>
 800857a:	ea53 030a 	orrs.w	r3, r3, sl
 800857e:	d0a2      	beq.n	80084c6 <_strtod_l+0x816>
 8008580:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008582:	b1db      	cbz	r3, 80085bc <_strtod_l+0x90c>
 8008584:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008586:	4213      	tst	r3, r2
 8008588:	d0ee      	beq.n	8008568 <_strtod_l+0x8b8>
 800858a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800858c:	9a08      	ldr	r2, [sp, #32]
 800858e:	4650      	mov	r0, sl
 8008590:	4659      	mov	r1, fp
 8008592:	b1bb      	cbz	r3, 80085c4 <_strtod_l+0x914>
 8008594:	f7ff fb6e 	bl	8007c74 <sulp>
 8008598:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800859c:	ec53 2b10 	vmov	r2, r3, d0
 80085a0:	f7f7 fe84 	bl	80002ac <__adddf3>
 80085a4:	4682      	mov	sl, r0
 80085a6:	468b      	mov	fp, r1
 80085a8:	e7de      	b.n	8008568 <_strtod_l+0x8b8>
 80085aa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80085ae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80085b2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80085b6:	f04f 3aff 	mov.w	sl, #4294967295
 80085ba:	e7d5      	b.n	8008568 <_strtod_l+0x8b8>
 80085bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80085be:	ea13 0f0a 	tst.w	r3, sl
 80085c2:	e7e1      	b.n	8008588 <_strtod_l+0x8d8>
 80085c4:	f7ff fb56 	bl	8007c74 <sulp>
 80085c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80085cc:	ec53 2b10 	vmov	r2, r3, d0
 80085d0:	f7f7 fe6a 	bl	80002a8 <__aeabi_dsub>
 80085d4:	2200      	movs	r2, #0
 80085d6:	2300      	movs	r3, #0
 80085d8:	4682      	mov	sl, r0
 80085da:	468b      	mov	fp, r1
 80085dc:	f7f8 fa84 	bl	8000ae8 <__aeabi_dcmpeq>
 80085e0:	2800      	cmp	r0, #0
 80085e2:	d0c1      	beq.n	8008568 <_strtod_l+0x8b8>
 80085e4:	e61a      	b.n	800821c <_strtod_l+0x56c>
 80085e6:	4641      	mov	r1, r8
 80085e8:	4620      	mov	r0, r4
 80085ea:	f7ff facd 	bl	8007b88 <__ratio>
 80085ee:	ec57 6b10 	vmov	r6, r7, d0
 80085f2:	2200      	movs	r2, #0
 80085f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80085f8:	4630      	mov	r0, r6
 80085fa:	4639      	mov	r1, r7
 80085fc:	f7f8 fa88 	bl	8000b10 <__aeabi_dcmple>
 8008600:	2800      	cmp	r0, #0
 8008602:	d06f      	beq.n	80086e4 <_strtod_l+0xa34>
 8008604:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008606:	2b00      	cmp	r3, #0
 8008608:	d17a      	bne.n	8008700 <_strtod_l+0xa50>
 800860a:	f1ba 0f00 	cmp.w	sl, #0
 800860e:	d158      	bne.n	80086c2 <_strtod_l+0xa12>
 8008610:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008612:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008616:	2b00      	cmp	r3, #0
 8008618:	d15a      	bne.n	80086d0 <_strtod_l+0xa20>
 800861a:	4b64      	ldr	r3, [pc, #400]	@ (80087ac <_strtod_l+0xafc>)
 800861c:	2200      	movs	r2, #0
 800861e:	4630      	mov	r0, r6
 8008620:	4639      	mov	r1, r7
 8008622:	f7f8 fa6b 	bl	8000afc <__aeabi_dcmplt>
 8008626:	2800      	cmp	r0, #0
 8008628:	d159      	bne.n	80086de <_strtod_l+0xa2e>
 800862a:	4630      	mov	r0, r6
 800862c:	4639      	mov	r1, r7
 800862e:	4b60      	ldr	r3, [pc, #384]	@ (80087b0 <_strtod_l+0xb00>)
 8008630:	2200      	movs	r2, #0
 8008632:	f7f7 fff1 	bl	8000618 <__aeabi_dmul>
 8008636:	4606      	mov	r6, r0
 8008638:	460f      	mov	r7, r1
 800863a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800863e:	9606      	str	r6, [sp, #24]
 8008640:	9307      	str	r3, [sp, #28]
 8008642:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008646:	4d57      	ldr	r5, [pc, #348]	@ (80087a4 <_strtod_l+0xaf4>)
 8008648:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800864c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800864e:	401d      	ands	r5, r3
 8008650:	4b58      	ldr	r3, [pc, #352]	@ (80087b4 <_strtod_l+0xb04>)
 8008652:	429d      	cmp	r5, r3
 8008654:	f040 80b2 	bne.w	80087bc <_strtod_l+0xb0c>
 8008658:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800865a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800865e:	ec4b ab10 	vmov	d0, sl, fp
 8008662:	f7ff f9c9 	bl	80079f8 <__ulp>
 8008666:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800866a:	ec51 0b10 	vmov	r0, r1, d0
 800866e:	f7f7 ffd3 	bl	8000618 <__aeabi_dmul>
 8008672:	4652      	mov	r2, sl
 8008674:	465b      	mov	r3, fp
 8008676:	f7f7 fe19 	bl	80002ac <__adddf3>
 800867a:	460b      	mov	r3, r1
 800867c:	4949      	ldr	r1, [pc, #292]	@ (80087a4 <_strtod_l+0xaf4>)
 800867e:	4a4e      	ldr	r2, [pc, #312]	@ (80087b8 <_strtod_l+0xb08>)
 8008680:	4019      	ands	r1, r3
 8008682:	4291      	cmp	r1, r2
 8008684:	4682      	mov	sl, r0
 8008686:	d942      	bls.n	800870e <_strtod_l+0xa5e>
 8008688:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800868a:	4b47      	ldr	r3, [pc, #284]	@ (80087a8 <_strtod_l+0xaf8>)
 800868c:	429a      	cmp	r2, r3
 800868e:	d103      	bne.n	8008698 <_strtod_l+0x9e8>
 8008690:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008692:	3301      	adds	r3, #1
 8008694:	f43f ad2f 	beq.w	80080f6 <_strtod_l+0x446>
 8008698:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80087a8 <_strtod_l+0xaf8>
 800869c:	f04f 3aff 	mov.w	sl, #4294967295
 80086a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80086a2:	9805      	ldr	r0, [sp, #20]
 80086a4:	f7fe fe7c 	bl	80073a0 <_Bfree>
 80086a8:	9805      	ldr	r0, [sp, #20]
 80086aa:	4649      	mov	r1, r9
 80086ac:	f7fe fe78 	bl	80073a0 <_Bfree>
 80086b0:	9805      	ldr	r0, [sp, #20]
 80086b2:	4641      	mov	r1, r8
 80086b4:	f7fe fe74 	bl	80073a0 <_Bfree>
 80086b8:	9805      	ldr	r0, [sp, #20]
 80086ba:	4621      	mov	r1, r4
 80086bc:	f7fe fe70 	bl	80073a0 <_Bfree>
 80086c0:	e619      	b.n	80082f6 <_strtod_l+0x646>
 80086c2:	f1ba 0f01 	cmp.w	sl, #1
 80086c6:	d103      	bne.n	80086d0 <_strtod_l+0xa20>
 80086c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	f43f ada6 	beq.w	800821c <_strtod_l+0x56c>
 80086d0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008780 <_strtod_l+0xad0>
 80086d4:	4f35      	ldr	r7, [pc, #212]	@ (80087ac <_strtod_l+0xafc>)
 80086d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80086da:	2600      	movs	r6, #0
 80086dc:	e7b1      	b.n	8008642 <_strtod_l+0x992>
 80086de:	4f34      	ldr	r7, [pc, #208]	@ (80087b0 <_strtod_l+0xb00>)
 80086e0:	2600      	movs	r6, #0
 80086e2:	e7aa      	b.n	800863a <_strtod_l+0x98a>
 80086e4:	4b32      	ldr	r3, [pc, #200]	@ (80087b0 <_strtod_l+0xb00>)
 80086e6:	4630      	mov	r0, r6
 80086e8:	4639      	mov	r1, r7
 80086ea:	2200      	movs	r2, #0
 80086ec:	f7f7 ff94 	bl	8000618 <__aeabi_dmul>
 80086f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086f2:	4606      	mov	r6, r0
 80086f4:	460f      	mov	r7, r1
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d09f      	beq.n	800863a <_strtod_l+0x98a>
 80086fa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80086fe:	e7a0      	b.n	8008642 <_strtod_l+0x992>
 8008700:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008788 <_strtod_l+0xad8>
 8008704:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008708:	ec57 6b17 	vmov	r6, r7, d7
 800870c:	e799      	b.n	8008642 <_strtod_l+0x992>
 800870e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008712:	9b08      	ldr	r3, [sp, #32]
 8008714:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008718:	2b00      	cmp	r3, #0
 800871a:	d1c1      	bne.n	80086a0 <_strtod_l+0x9f0>
 800871c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008720:	0d1b      	lsrs	r3, r3, #20
 8008722:	051b      	lsls	r3, r3, #20
 8008724:	429d      	cmp	r5, r3
 8008726:	d1bb      	bne.n	80086a0 <_strtod_l+0x9f0>
 8008728:	4630      	mov	r0, r6
 800872a:	4639      	mov	r1, r7
 800872c:	f7f8 fad4 	bl	8000cd8 <__aeabi_d2lz>
 8008730:	f7f7 ff44 	bl	80005bc <__aeabi_l2d>
 8008734:	4602      	mov	r2, r0
 8008736:	460b      	mov	r3, r1
 8008738:	4630      	mov	r0, r6
 800873a:	4639      	mov	r1, r7
 800873c:	f7f7 fdb4 	bl	80002a8 <__aeabi_dsub>
 8008740:	460b      	mov	r3, r1
 8008742:	4602      	mov	r2, r0
 8008744:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008748:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800874c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800874e:	ea46 060a 	orr.w	r6, r6, sl
 8008752:	431e      	orrs	r6, r3
 8008754:	d06f      	beq.n	8008836 <_strtod_l+0xb86>
 8008756:	a30e      	add	r3, pc, #56	@ (adr r3, 8008790 <_strtod_l+0xae0>)
 8008758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800875c:	f7f8 f9ce 	bl	8000afc <__aeabi_dcmplt>
 8008760:	2800      	cmp	r0, #0
 8008762:	f47f acd3 	bne.w	800810c <_strtod_l+0x45c>
 8008766:	a30c      	add	r3, pc, #48	@ (adr r3, 8008798 <_strtod_l+0xae8>)
 8008768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800876c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008770:	f7f8 f9e2 	bl	8000b38 <__aeabi_dcmpgt>
 8008774:	2800      	cmp	r0, #0
 8008776:	d093      	beq.n	80086a0 <_strtod_l+0x9f0>
 8008778:	e4c8      	b.n	800810c <_strtod_l+0x45c>
 800877a:	bf00      	nop
 800877c:	f3af 8000 	nop.w
 8008780:	00000000 	.word	0x00000000
 8008784:	bff00000 	.word	0xbff00000
 8008788:	00000000 	.word	0x00000000
 800878c:	3ff00000 	.word	0x3ff00000
 8008790:	94a03595 	.word	0x94a03595
 8008794:	3fdfffff 	.word	0x3fdfffff
 8008798:	35afe535 	.word	0x35afe535
 800879c:	3fe00000 	.word	0x3fe00000
 80087a0:	000fffff 	.word	0x000fffff
 80087a4:	7ff00000 	.word	0x7ff00000
 80087a8:	7fefffff 	.word	0x7fefffff
 80087ac:	3ff00000 	.word	0x3ff00000
 80087b0:	3fe00000 	.word	0x3fe00000
 80087b4:	7fe00000 	.word	0x7fe00000
 80087b8:	7c9fffff 	.word	0x7c9fffff
 80087bc:	9b08      	ldr	r3, [sp, #32]
 80087be:	b323      	cbz	r3, 800880a <_strtod_l+0xb5a>
 80087c0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80087c4:	d821      	bhi.n	800880a <_strtod_l+0xb5a>
 80087c6:	a328      	add	r3, pc, #160	@ (adr r3, 8008868 <_strtod_l+0xbb8>)
 80087c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087cc:	4630      	mov	r0, r6
 80087ce:	4639      	mov	r1, r7
 80087d0:	f7f8 f99e 	bl	8000b10 <__aeabi_dcmple>
 80087d4:	b1a0      	cbz	r0, 8008800 <_strtod_l+0xb50>
 80087d6:	4639      	mov	r1, r7
 80087d8:	4630      	mov	r0, r6
 80087da:	f7f8 f9f5 	bl	8000bc8 <__aeabi_d2uiz>
 80087de:	2801      	cmp	r0, #1
 80087e0:	bf38      	it	cc
 80087e2:	2001      	movcc	r0, #1
 80087e4:	f7f7 fe9e 	bl	8000524 <__aeabi_ui2d>
 80087e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087ea:	4606      	mov	r6, r0
 80087ec:	460f      	mov	r7, r1
 80087ee:	b9fb      	cbnz	r3, 8008830 <_strtod_l+0xb80>
 80087f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80087f4:	9014      	str	r0, [sp, #80]	@ 0x50
 80087f6:	9315      	str	r3, [sp, #84]	@ 0x54
 80087f8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80087fc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008800:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008802:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008806:	1b5b      	subs	r3, r3, r5
 8008808:	9311      	str	r3, [sp, #68]	@ 0x44
 800880a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800880e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008812:	f7ff f8f1 	bl	80079f8 <__ulp>
 8008816:	4650      	mov	r0, sl
 8008818:	ec53 2b10 	vmov	r2, r3, d0
 800881c:	4659      	mov	r1, fp
 800881e:	f7f7 fefb 	bl	8000618 <__aeabi_dmul>
 8008822:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008826:	f7f7 fd41 	bl	80002ac <__adddf3>
 800882a:	4682      	mov	sl, r0
 800882c:	468b      	mov	fp, r1
 800882e:	e770      	b.n	8008712 <_strtod_l+0xa62>
 8008830:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008834:	e7e0      	b.n	80087f8 <_strtod_l+0xb48>
 8008836:	a30e      	add	r3, pc, #56	@ (adr r3, 8008870 <_strtod_l+0xbc0>)
 8008838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883c:	f7f8 f95e 	bl	8000afc <__aeabi_dcmplt>
 8008840:	e798      	b.n	8008774 <_strtod_l+0xac4>
 8008842:	2300      	movs	r3, #0
 8008844:	930e      	str	r3, [sp, #56]	@ 0x38
 8008846:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008848:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800884a:	6013      	str	r3, [r2, #0]
 800884c:	f7ff ba6d 	b.w	8007d2a <_strtod_l+0x7a>
 8008850:	2a65      	cmp	r2, #101	@ 0x65
 8008852:	f43f ab68 	beq.w	8007f26 <_strtod_l+0x276>
 8008856:	2a45      	cmp	r2, #69	@ 0x45
 8008858:	f43f ab65 	beq.w	8007f26 <_strtod_l+0x276>
 800885c:	2301      	movs	r3, #1
 800885e:	f7ff bba0 	b.w	8007fa2 <_strtod_l+0x2f2>
 8008862:	bf00      	nop
 8008864:	f3af 8000 	nop.w
 8008868:	ffc00000 	.word	0xffc00000
 800886c:	41dfffff 	.word	0x41dfffff
 8008870:	94a03595 	.word	0x94a03595
 8008874:	3fcfffff 	.word	0x3fcfffff

08008878 <_strtod_r>:
 8008878:	4b01      	ldr	r3, [pc, #4]	@ (8008880 <_strtod_r+0x8>)
 800887a:	f7ff ba19 	b.w	8007cb0 <_strtod_l>
 800887e:	bf00      	nop
 8008880:	20000074 	.word	0x20000074

08008884 <_strtol_l.isra.0>:
 8008884:	2b24      	cmp	r3, #36	@ 0x24
 8008886:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800888a:	4686      	mov	lr, r0
 800888c:	4690      	mov	r8, r2
 800888e:	d801      	bhi.n	8008894 <_strtol_l.isra.0+0x10>
 8008890:	2b01      	cmp	r3, #1
 8008892:	d106      	bne.n	80088a2 <_strtol_l.isra.0+0x1e>
 8008894:	f7fd fdb8 	bl	8006408 <__errno>
 8008898:	2316      	movs	r3, #22
 800889a:	6003      	str	r3, [r0, #0]
 800889c:	2000      	movs	r0, #0
 800889e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088a2:	4834      	ldr	r0, [pc, #208]	@ (8008974 <_strtol_l.isra.0+0xf0>)
 80088a4:	460d      	mov	r5, r1
 80088a6:	462a      	mov	r2, r5
 80088a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80088ac:	5d06      	ldrb	r6, [r0, r4]
 80088ae:	f016 0608 	ands.w	r6, r6, #8
 80088b2:	d1f8      	bne.n	80088a6 <_strtol_l.isra.0+0x22>
 80088b4:	2c2d      	cmp	r4, #45	@ 0x2d
 80088b6:	d110      	bne.n	80088da <_strtol_l.isra.0+0x56>
 80088b8:	782c      	ldrb	r4, [r5, #0]
 80088ba:	2601      	movs	r6, #1
 80088bc:	1c95      	adds	r5, r2, #2
 80088be:	f033 0210 	bics.w	r2, r3, #16
 80088c2:	d115      	bne.n	80088f0 <_strtol_l.isra.0+0x6c>
 80088c4:	2c30      	cmp	r4, #48	@ 0x30
 80088c6:	d10d      	bne.n	80088e4 <_strtol_l.isra.0+0x60>
 80088c8:	782a      	ldrb	r2, [r5, #0]
 80088ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80088ce:	2a58      	cmp	r2, #88	@ 0x58
 80088d0:	d108      	bne.n	80088e4 <_strtol_l.isra.0+0x60>
 80088d2:	786c      	ldrb	r4, [r5, #1]
 80088d4:	3502      	adds	r5, #2
 80088d6:	2310      	movs	r3, #16
 80088d8:	e00a      	b.n	80088f0 <_strtol_l.isra.0+0x6c>
 80088da:	2c2b      	cmp	r4, #43	@ 0x2b
 80088dc:	bf04      	itt	eq
 80088de:	782c      	ldrbeq	r4, [r5, #0]
 80088e0:	1c95      	addeq	r5, r2, #2
 80088e2:	e7ec      	b.n	80088be <_strtol_l.isra.0+0x3a>
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d1f6      	bne.n	80088d6 <_strtol_l.isra.0+0x52>
 80088e8:	2c30      	cmp	r4, #48	@ 0x30
 80088ea:	bf14      	ite	ne
 80088ec:	230a      	movne	r3, #10
 80088ee:	2308      	moveq	r3, #8
 80088f0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80088f4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80088f8:	2200      	movs	r2, #0
 80088fa:	fbbc f9f3 	udiv	r9, ip, r3
 80088fe:	4610      	mov	r0, r2
 8008900:	fb03 ca19 	mls	sl, r3, r9, ip
 8008904:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008908:	2f09      	cmp	r7, #9
 800890a:	d80f      	bhi.n	800892c <_strtol_l.isra.0+0xa8>
 800890c:	463c      	mov	r4, r7
 800890e:	42a3      	cmp	r3, r4
 8008910:	dd1b      	ble.n	800894a <_strtol_l.isra.0+0xc6>
 8008912:	1c57      	adds	r7, r2, #1
 8008914:	d007      	beq.n	8008926 <_strtol_l.isra.0+0xa2>
 8008916:	4581      	cmp	r9, r0
 8008918:	d314      	bcc.n	8008944 <_strtol_l.isra.0+0xc0>
 800891a:	d101      	bne.n	8008920 <_strtol_l.isra.0+0x9c>
 800891c:	45a2      	cmp	sl, r4
 800891e:	db11      	blt.n	8008944 <_strtol_l.isra.0+0xc0>
 8008920:	fb00 4003 	mla	r0, r0, r3, r4
 8008924:	2201      	movs	r2, #1
 8008926:	f815 4b01 	ldrb.w	r4, [r5], #1
 800892a:	e7eb      	b.n	8008904 <_strtol_l.isra.0+0x80>
 800892c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008930:	2f19      	cmp	r7, #25
 8008932:	d801      	bhi.n	8008938 <_strtol_l.isra.0+0xb4>
 8008934:	3c37      	subs	r4, #55	@ 0x37
 8008936:	e7ea      	b.n	800890e <_strtol_l.isra.0+0x8a>
 8008938:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800893c:	2f19      	cmp	r7, #25
 800893e:	d804      	bhi.n	800894a <_strtol_l.isra.0+0xc6>
 8008940:	3c57      	subs	r4, #87	@ 0x57
 8008942:	e7e4      	b.n	800890e <_strtol_l.isra.0+0x8a>
 8008944:	f04f 32ff 	mov.w	r2, #4294967295
 8008948:	e7ed      	b.n	8008926 <_strtol_l.isra.0+0xa2>
 800894a:	1c53      	adds	r3, r2, #1
 800894c:	d108      	bne.n	8008960 <_strtol_l.isra.0+0xdc>
 800894e:	2322      	movs	r3, #34	@ 0x22
 8008950:	f8ce 3000 	str.w	r3, [lr]
 8008954:	4660      	mov	r0, ip
 8008956:	f1b8 0f00 	cmp.w	r8, #0
 800895a:	d0a0      	beq.n	800889e <_strtol_l.isra.0+0x1a>
 800895c:	1e69      	subs	r1, r5, #1
 800895e:	e006      	b.n	800896e <_strtol_l.isra.0+0xea>
 8008960:	b106      	cbz	r6, 8008964 <_strtol_l.isra.0+0xe0>
 8008962:	4240      	negs	r0, r0
 8008964:	f1b8 0f00 	cmp.w	r8, #0
 8008968:	d099      	beq.n	800889e <_strtol_l.isra.0+0x1a>
 800896a:	2a00      	cmp	r2, #0
 800896c:	d1f6      	bne.n	800895c <_strtol_l.isra.0+0xd8>
 800896e:	f8c8 1000 	str.w	r1, [r8]
 8008972:	e794      	b.n	800889e <_strtol_l.isra.0+0x1a>
 8008974:	08009fd1 	.word	0x08009fd1

08008978 <_strtol_r>:
 8008978:	f7ff bf84 	b.w	8008884 <_strtol_l.isra.0>

0800897c <__ssputs_r>:
 800897c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008980:	688e      	ldr	r6, [r1, #8]
 8008982:	461f      	mov	r7, r3
 8008984:	42be      	cmp	r6, r7
 8008986:	680b      	ldr	r3, [r1, #0]
 8008988:	4682      	mov	sl, r0
 800898a:	460c      	mov	r4, r1
 800898c:	4690      	mov	r8, r2
 800898e:	d82d      	bhi.n	80089ec <__ssputs_r+0x70>
 8008990:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008994:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008998:	d026      	beq.n	80089e8 <__ssputs_r+0x6c>
 800899a:	6965      	ldr	r5, [r4, #20]
 800899c:	6909      	ldr	r1, [r1, #16]
 800899e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80089a2:	eba3 0901 	sub.w	r9, r3, r1
 80089a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80089aa:	1c7b      	adds	r3, r7, #1
 80089ac:	444b      	add	r3, r9
 80089ae:	106d      	asrs	r5, r5, #1
 80089b0:	429d      	cmp	r5, r3
 80089b2:	bf38      	it	cc
 80089b4:	461d      	movcc	r5, r3
 80089b6:	0553      	lsls	r3, r2, #21
 80089b8:	d527      	bpl.n	8008a0a <__ssputs_r+0x8e>
 80089ba:	4629      	mov	r1, r5
 80089bc:	f7fe fc24 	bl	8007208 <_malloc_r>
 80089c0:	4606      	mov	r6, r0
 80089c2:	b360      	cbz	r0, 8008a1e <__ssputs_r+0xa2>
 80089c4:	6921      	ldr	r1, [r4, #16]
 80089c6:	464a      	mov	r2, r9
 80089c8:	f000 fa18 	bl	8008dfc <memcpy>
 80089cc:	89a3      	ldrh	r3, [r4, #12]
 80089ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80089d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089d6:	81a3      	strh	r3, [r4, #12]
 80089d8:	6126      	str	r6, [r4, #16]
 80089da:	6165      	str	r5, [r4, #20]
 80089dc:	444e      	add	r6, r9
 80089de:	eba5 0509 	sub.w	r5, r5, r9
 80089e2:	6026      	str	r6, [r4, #0]
 80089e4:	60a5      	str	r5, [r4, #8]
 80089e6:	463e      	mov	r6, r7
 80089e8:	42be      	cmp	r6, r7
 80089ea:	d900      	bls.n	80089ee <__ssputs_r+0x72>
 80089ec:	463e      	mov	r6, r7
 80089ee:	6820      	ldr	r0, [r4, #0]
 80089f0:	4632      	mov	r2, r6
 80089f2:	4641      	mov	r1, r8
 80089f4:	f000 f9c6 	bl	8008d84 <memmove>
 80089f8:	68a3      	ldr	r3, [r4, #8]
 80089fa:	1b9b      	subs	r3, r3, r6
 80089fc:	60a3      	str	r3, [r4, #8]
 80089fe:	6823      	ldr	r3, [r4, #0]
 8008a00:	4433      	add	r3, r6
 8008a02:	6023      	str	r3, [r4, #0]
 8008a04:	2000      	movs	r0, #0
 8008a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a0a:	462a      	mov	r2, r5
 8008a0c:	f000 fd89 	bl	8009522 <_realloc_r>
 8008a10:	4606      	mov	r6, r0
 8008a12:	2800      	cmp	r0, #0
 8008a14:	d1e0      	bne.n	80089d8 <__ssputs_r+0x5c>
 8008a16:	6921      	ldr	r1, [r4, #16]
 8008a18:	4650      	mov	r0, sl
 8008a1a:	f7fe fb81 	bl	8007120 <_free_r>
 8008a1e:	230c      	movs	r3, #12
 8008a20:	f8ca 3000 	str.w	r3, [sl]
 8008a24:	89a3      	ldrh	r3, [r4, #12]
 8008a26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a2a:	81a3      	strh	r3, [r4, #12]
 8008a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a30:	e7e9      	b.n	8008a06 <__ssputs_r+0x8a>
	...

08008a34 <_svfiprintf_r>:
 8008a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a38:	4698      	mov	r8, r3
 8008a3a:	898b      	ldrh	r3, [r1, #12]
 8008a3c:	061b      	lsls	r3, r3, #24
 8008a3e:	b09d      	sub	sp, #116	@ 0x74
 8008a40:	4607      	mov	r7, r0
 8008a42:	460d      	mov	r5, r1
 8008a44:	4614      	mov	r4, r2
 8008a46:	d510      	bpl.n	8008a6a <_svfiprintf_r+0x36>
 8008a48:	690b      	ldr	r3, [r1, #16]
 8008a4a:	b973      	cbnz	r3, 8008a6a <_svfiprintf_r+0x36>
 8008a4c:	2140      	movs	r1, #64	@ 0x40
 8008a4e:	f7fe fbdb 	bl	8007208 <_malloc_r>
 8008a52:	6028      	str	r0, [r5, #0]
 8008a54:	6128      	str	r0, [r5, #16]
 8008a56:	b930      	cbnz	r0, 8008a66 <_svfiprintf_r+0x32>
 8008a58:	230c      	movs	r3, #12
 8008a5a:	603b      	str	r3, [r7, #0]
 8008a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a60:	b01d      	add	sp, #116	@ 0x74
 8008a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a66:	2340      	movs	r3, #64	@ 0x40
 8008a68:	616b      	str	r3, [r5, #20]
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a6e:	2320      	movs	r3, #32
 8008a70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a74:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a78:	2330      	movs	r3, #48	@ 0x30
 8008a7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008c18 <_svfiprintf_r+0x1e4>
 8008a7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a82:	f04f 0901 	mov.w	r9, #1
 8008a86:	4623      	mov	r3, r4
 8008a88:	469a      	mov	sl, r3
 8008a8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a8e:	b10a      	cbz	r2, 8008a94 <_svfiprintf_r+0x60>
 8008a90:	2a25      	cmp	r2, #37	@ 0x25
 8008a92:	d1f9      	bne.n	8008a88 <_svfiprintf_r+0x54>
 8008a94:	ebba 0b04 	subs.w	fp, sl, r4
 8008a98:	d00b      	beq.n	8008ab2 <_svfiprintf_r+0x7e>
 8008a9a:	465b      	mov	r3, fp
 8008a9c:	4622      	mov	r2, r4
 8008a9e:	4629      	mov	r1, r5
 8008aa0:	4638      	mov	r0, r7
 8008aa2:	f7ff ff6b 	bl	800897c <__ssputs_r>
 8008aa6:	3001      	adds	r0, #1
 8008aa8:	f000 80a7 	beq.w	8008bfa <_svfiprintf_r+0x1c6>
 8008aac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008aae:	445a      	add	r2, fp
 8008ab0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ab2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	f000 809f 	beq.w	8008bfa <_svfiprintf_r+0x1c6>
 8008abc:	2300      	movs	r3, #0
 8008abe:	f04f 32ff 	mov.w	r2, #4294967295
 8008ac2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ac6:	f10a 0a01 	add.w	sl, sl, #1
 8008aca:	9304      	str	r3, [sp, #16]
 8008acc:	9307      	str	r3, [sp, #28]
 8008ace:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ad2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ad4:	4654      	mov	r4, sl
 8008ad6:	2205      	movs	r2, #5
 8008ad8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008adc:	484e      	ldr	r0, [pc, #312]	@ (8008c18 <_svfiprintf_r+0x1e4>)
 8008ade:	f7f7 fb87 	bl	80001f0 <memchr>
 8008ae2:	9a04      	ldr	r2, [sp, #16]
 8008ae4:	b9d8      	cbnz	r0, 8008b1e <_svfiprintf_r+0xea>
 8008ae6:	06d0      	lsls	r0, r2, #27
 8008ae8:	bf44      	itt	mi
 8008aea:	2320      	movmi	r3, #32
 8008aec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008af0:	0711      	lsls	r1, r2, #28
 8008af2:	bf44      	itt	mi
 8008af4:	232b      	movmi	r3, #43	@ 0x2b
 8008af6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008afa:	f89a 3000 	ldrb.w	r3, [sl]
 8008afe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b00:	d015      	beq.n	8008b2e <_svfiprintf_r+0xfa>
 8008b02:	9a07      	ldr	r2, [sp, #28]
 8008b04:	4654      	mov	r4, sl
 8008b06:	2000      	movs	r0, #0
 8008b08:	f04f 0c0a 	mov.w	ip, #10
 8008b0c:	4621      	mov	r1, r4
 8008b0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b12:	3b30      	subs	r3, #48	@ 0x30
 8008b14:	2b09      	cmp	r3, #9
 8008b16:	d94b      	bls.n	8008bb0 <_svfiprintf_r+0x17c>
 8008b18:	b1b0      	cbz	r0, 8008b48 <_svfiprintf_r+0x114>
 8008b1a:	9207      	str	r2, [sp, #28]
 8008b1c:	e014      	b.n	8008b48 <_svfiprintf_r+0x114>
 8008b1e:	eba0 0308 	sub.w	r3, r0, r8
 8008b22:	fa09 f303 	lsl.w	r3, r9, r3
 8008b26:	4313      	orrs	r3, r2
 8008b28:	9304      	str	r3, [sp, #16]
 8008b2a:	46a2      	mov	sl, r4
 8008b2c:	e7d2      	b.n	8008ad4 <_svfiprintf_r+0xa0>
 8008b2e:	9b03      	ldr	r3, [sp, #12]
 8008b30:	1d19      	adds	r1, r3, #4
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	9103      	str	r1, [sp, #12]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	bfbb      	ittet	lt
 8008b3a:	425b      	neglt	r3, r3
 8008b3c:	f042 0202 	orrlt.w	r2, r2, #2
 8008b40:	9307      	strge	r3, [sp, #28]
 8008b42:	9307      	strlt	r3, [sp, #28]
 8008b44:	bfb8      	it	lt
 8008b46:	9204      	strlt	r2, [sp, #16]
 8008b48:	7823      	ldrb	r3, [r4, #0]
 8008b4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b4c:	d10a      	bne.n	8008b64 <_svfiprintf_r+0x130>
 8008b4e:	7863      	ldrb	r3, [r4, #1]
 8008b50:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b52:	d132      	bne.n	8008bba <_svfiprintf_r+0x186>
 8008b54:	9b03      	ldr	r3, [sp, #12]
 8008b56:	1d1a      	adds	r2, r3, #4
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	9203      	str	r2, [sp, #12]
 8008b5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b60:	3402      	adds	r4, #2
 8008b62:	9305      	str	r3, [sp, #20]
 8008b64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008c28 <_svfiprintf_r+0x1f4>
 8008b68:	7821      	ldrb	r1, [r4, #0]
 8008b6a:	2203      	movs	r2, #3
 8008b6c:	4650      	mov	r0, sl
 8008b6e:	f7f7 fb3f 	bl	80001f0 <memchr>
 8008b72:	b138      	cbz	r0, 8008b84 <_svfiprintf_r+0x150>
 8008b74:	9b04      	ldr	r3, [sp, #16]
 8008b76:	eba0 000a 	sub.w	r0, r0, sl
 8008b7a:	2240      	movs	r2, #64	@ 0x40
 8008b7c:	4082      	lsls	r2, r0
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	3401      	adds	r4, #1
 8008b82:	9304      	str	r3, [sp, #16]
 8008b84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b88:	4824      	ldr	r0, [pc, #144]	@ (8008c1c <_svfiprintf_r+0x1e8>)
 8008b8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b8e:	2206      	movs	r2, #6
 8008b90:	f7f7 fb2e 	bl	80001f0 <memchr>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	d036      	beq.n	8008c06 <_svfiprintf_r+0x1d2>
 8008b98:	4b21      	ldr	r3, [pc, #132]	@ (8008c20 <_svfiprintf_r+0x1ec>)
 8008b9a:	bb1b      	cbnz	r3, 8008be4 <_svfiprintf_r+0x1b0>
 8008b9c:	9b03      	ldr	r3, [sp, #12]
 8008b9e:	3307      	adds	r3, #7
 8008ba0:	f023 0307 	bic.w	r3, r3, #7
 8008ba4:	3308      	adds	r3, #8
 8008ba6:	9303      	str	r3, [sp, #12]
 8008ba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008baa:	4433      	add	r3, r6
 8008bac:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bae:	e76a      	b.n	8008a86 <_svfiprintf_r+0x52>
 8008bb0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008bb4:	460c      	mov	r4, r1
 8008bb6:	2001      	movs	r0, #1
 8008bb8:	e7a8      	b.n	8008b0c <_svfiprintf_r+0xd8>
 8008bba:	2300      	movs	r3, #0
 8008bbc:	3401      	adds	r4, #1
 8008bbe:	9305      	str	r3, [sp, #20]
 8008bc0:	4619      	mov	r1, r3
 8008bc2:	f04f 0c0a 	mov.w	ip, #10
 8008bc6:	4620      	mov	r0, r4
 8008bc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bcc:	3a30      	subs	r2, #48	@ 0x30
 8008bce:	2a09      	cmp	r2, #9
 8008bd0:	d903      	bls.n	8008bda <_svfiprintf_r+0x1a6>
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d0c6      	beq.n	8008b64 <_svfiprintf_r+0x130>
 8008bd6:	9105      	str	r1, [sp, #20]
 8008bd8:	e7c4      	b.n	8008b64 <_svfiprintf_r+0x130>
 8008bda:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bde:	4604      	mov	r4, r0
 8008be0:	2301      	movs	r3, #1
 8008be2:	e7f0      	b.n	8008bc6 <_svfiprintf_r+0x192>
 8008be4:	ab03      	add	r3, sp, #12
 8008be6:	9300      	str	r3, [sp, #0]
 8008be8:	462a      	mov	r2, r5
 8008bea:	4b0e      	ldr	r3, [pc, #56]	@ (8008c24 <_svfiprintf_r+0x1f0>)
 8008bec:	a904      	add	r1, sp, #16
 8008bee:	4638      	mov	r0, r7
 8008bf0:	f7fc fc90 	bl	8005514 <_printf_float>
 8008bf4:	1c42      	adds	r2, r0, #1
 8008bf6:	4606      	mov	r6, r0
 8008bf8:	d1d6      	bne.n	8008ba8 <_svfiprintf_r+0x174>
 8008bfa:	89ab      	ldrh	r3, [r5, #12]
 8008bfc:	065b      	lsls	r3, r3, #25
 8008bfe:	f53f af2d 	bmi.w	8008a5c <_svfiprintf_r+0x28>
 8008c02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c04:	e72c      	b.n	8008a60 <_svfiprintf_r+0x2c>
 8008c06:	ab03      	add	r3, sp, #12
 8008c08:	9300      	str	r3, [sp, #0]
 8008c0a:	462a      	mov	r2, r5
 8008c0c:	4b05      	ldr	r3, [pc, #20]	@ (8008c24 <_svfiprintf_r+0x1f0>)
 8008c0e:	a904      	add	r1, sp, #16
 8008c10:	4638      	mov	r0, r7
 8008c12:	f7fc ff17 	bl	8005a44 <_printf_i>
 8008c16:	e7ed      	b.n	8008bf4 <_svfiprintf_r+0x1c0>
 8008c18:	08009dcd 	.word	0x08009dcd
 8008c1c:	08009dd7 	.word	0x08009dd7
 8008c20:	08005515 	.word	0x08005515
 8008c24:	0800897d 	.word	0x0800897d
 8008c28:	08009dd3 	.word	0x08009dd3

08008c2c <__sflush_r>:
 8008c2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c34:	0716      	lsls	r6, r2, #28
 8008c36:	4605      	mov	r5, r0
 8008c38:	460c      	mov	r4, r1
 8008c3a:	d454      	bmi.n	8008ce6 <__sflush_r+0xba>
 8008c3c:	684b      	ldr	r3, [r1, #4]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	dc02      	bgt.n	8008c48 <__sflush_r+0x1c>
 8008c42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	dd48      	ble.n	8008cda <__sflush_r+0xae>
 8008c48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c4a:	2e00      	cmp	r6, #0
 8008c4c:	d045      	beq.n	8008cda <__sflush_r+0xae>
 8008c4e:	2300      	movs	r3, #0
 8008c50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008c54:	682f      	ldr	r7, [r5, #0]
 8008c56:	6a21      	ldr	r1, [r4, #32]
 8008c58:	602b      	str	r3, [r5, #0]
 8008c5a:	d030      	beq.n	8008cbe <__sflush_r+0x92>
 8008c5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008c5e:	89a3      	ldrh	r3, [r4, #12]
 8008c60:	0759      	lsls	r1, r3, #29
 8008c62:	d505      	bpl.n	8008c70 <__sflush_r+0x44>
 8008c64:	6863      	ldr	r3, [r4, #4]
 8008c66:	1ad2      	subs	r2, r2, r3
 8008c68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008c6a:	b10b      	cbz	r3, 8008c70 <__sflush_r+0x44>
 8008c6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008c6e:	1ad2      	subs	r2, r2, r3
 8008c70:	2300      	movs	r3, #0
 8008c72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c74:	6a21      	ldr	r1, [r4, #32]
 8008c76:	4628      	mov	r0, r5
 8008c78:	47b0      	blx	r6
 8008c7a:	1c43      	adds	r3, r0, #1
 8008c7c:	89a3      	ldrh	r3, [r4, #12]
 8008c7e:	d106      	bne.n	8008c8e <__sflush_r+0x62>
 8008c80:	6829      	ldr	r1, [r5, #0]
 8008c82:	291d      	cmp	r1, #29
 8008c84:	d82b      	bhi.n	8008cde <__sflush_r+0xb2>
 8008c86:	4a2a      	ldr	r2, [pc, #168]	@ (8008d30 <__sflush_r+0x104>)
 8008c88:	40ca      	lsrs	r2, r1
 8008c8a:	07d6      	lsls	r6, r2, #31
 8008c8c:	d527      	bpl.n	8008cde <__sflush_r+0xb2>
 8008c8e:	2200      	movs	r2, #0
 8008c90:	6062      	str	r2, [r4, #4]
 8008c92:	04d9      	lsls	r1, r3, #19
 8008c94:	6922      	ldr	r2, [r4, #16]
 8008c96:	6022      	str	r2, [r4, #0]
 8008c98:	d504      	bpl.n	8008ca4 <__sflush_r+0x78>
 8008c9a:	1c42      	adds	r2, r0, #1
 8008c9c:	d101      	bne.n	8008ca2 <__sflush_r+0x76>
 8008c9e:	682b      	ldr	r3, [r5, #0]
 8008ca0:	b903      	cbnz	r3, 8008ca4 <__sflush_r+0x78>
 8008ca2:	6560      	str	r0, [r4, #84]	@ 0x54
 8008ca4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ca6:	602f      	str	r7, [r5, #0]
 8008ca8:	b1b9      	cbz	r1, 8008cda <__sflush_r+0xae>
 8008caa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008cae:	4299      	cmp	r1, r3
 8008cb0:	d002      	beq.n	8008cb8 <__sflush_r+0x8c>
 8008cb2:	4628      	mov	r0, r5
 8008cb4:	f7fe fa34 	bl	8007120 <_free_r>
 8008cb8:	2300      	movs	r3, #0
 8008cba:	6363      	str	r3, [r4, #52]	@ 0x34
 8008cbc:	e00d      	b.n	8008cda <__sflush_r+0xae>
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	4628      	mov	r0, r5
 8008cc2:	47b0      	blx	r6
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	1c50      	adds	r0, r2, #1
 8008cc8:	d1c9      	bne.n	8008c5e <__sflush_r+0x32>
 8008cca:	682b      	ldr	r3, [r5, #0]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d0c6      	beq.n	8008c5e <__sflush_r+0x32>
 8008cd0:	2b1d      	cmp	r3, #29
 8008cd2:	d001      	beq.n	8008cd8 <__sflush_r+0xac>
 8008cd4:	2b16      	cmp	r3, #22
 8008cd6:	d11e      	bne.n	8008d16 <__sflush_r+0xea>
 8008cd8:	602f      	str	r7, [r5, #0]
 8008cda:	2000      	movs	r0, #0
 8008cdc:	e022      	b.n	8008d24 <__sflush_r+0xf8>
 8008cde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ce2:	b21b      	sxth	r3, r3
 8008ce4:	e01b      	b.n	8008d1e <__sflush_r+0xf2>
 8008ce6:	690f      	ldr	r7, [r1, #16]
 8008ce8:	2f00      	cmp	r7, #0
 8008cea:	d0f6      	beq.n	8008cda <__sflush_r+0xae>
 8008cec:	0793      	lsls	r3, r2, #30
 8008cee:	680e      	ldr	r6, [r1, #0]
 8008cf0:	bf08      	it	eq
 8008cf2:	694b      	ldreq	r3, [r1, #20]
 8008cf4:	600f      	str	r7, [r1, #0]
 8008cf6:	bf18      	it	ne
 8008cf8:	2300      	movne	r3, #0
 8008cfa:	eba6 0807 	sub.w	r8, r6, r7
 8008cfe:	608b      	str	r3, [r1, #8]
 8008d00:	f1b8 0f00 	cmp.w	r8, #0
 8008d04:	dde9      	ble.n	8008cda <__sflush_r+0xae>
 8008d06:	6a21      	ldr	r1, [r4, #32]
 8008d08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008d0a:	4643      	mov	r3, r8
 8008d0c:	463a      	mov	r2, r7
 8008d0e:	4628      	mov	r0, r5
 8008d10:	47b0      	blx	r6
 8008d12:	2800      	cmp	r0, #0
 8008d14:	dc08      	bgt.n	8008d28 <__sflush_r+0xfc>
 8008d16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d1e:	81a3      	strh	r3, [r4, #12]
 8008d20:	f04f 30ff 	mov.w	r0, #4294967295
 8008d24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d28:	4407      	add	r7, r0
 8008d2a:	eba8 0800 	sub.w	r8, r8, r0
 8008d2e:	e7e7      	b.n	8008d00 <__sflush_r+0xd4>
 8008d30:	20400001 	.word	0x20400001

08008d34 <_fflush_r>:
 8008d34:	b538      	push	{r3, r4, r5, lr}
 8008d36:	690b      	ldr	r3, [r1, #16]
 8008d38:	4605      	mov	r5, r0
 8008d3a:	460c      	mov	r4, r1
 8008d3c:	b913      	cbnz	r3, 8008d44 <_fflush_r+0x10>
 8008d3e:	2500      	movs	r5, #0
 8008d40:	4628      	mov	r0, r5
 8008d42:	bd38      	pop	{r3, r4, r5, pc}
 8008d44:	b118      	cbz	r0, 8008d4e <_fflush_r+0x1a>
 8008d46:	6a03      	ldr	r3, [r0, #32]
 8008d48:	b90b      	cbnz	r3, 8008d4e <_fflush_r+0x1a>
 8008d4a:	f7fd fa33 	bl	80061b4 <__sinit>
 8008d4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d0f3      	beq.n	8008d3e <_fflush_r+0xa>
 8008d56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008d58:	07d0      	lsls	r0, r2, #31
 8008d5a:	d404      	bmi.n	8008d66 <_fflush_r+0x32>
 8008d5c:	0599      	lsls	r1, r3, #22
 8008d5e:	d402      	bmi.n	8008d66 <_fflush_r+0x32>
 8008d60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d62:	f7fd fb7c 	bl	800645e <__retarget_lock_acquire_recursive>
 8008d66:	4628      	mov	r0, r5
 8008d68:	4621      	mov	r1, r4
 8008d6a:	f7ff ff5f 	bl	8008c2c <__sflush_r>
 8008d6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d70:	07da      	lsls	r2, r3, #31
 8008d72:	4605      	mov	r5, r0
 8008d74:	d4e4      	bmi.n	8008d40 <_fflush_r+0xc>
 8008d76:	89a3      	ldrh	r3, [r4, #12]
 8008d78:	059b      	lsls	r3, r3, #22
 8008d7a:	d4e1      	bmi.n	8008d40 <_fflush_r+0xc>
 8008d7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d7e:	f7fd fb6f 	bl	8006460 <__retarget_lock_release_recursive>
 8008d82:	e7dd      	b.n	8008d40 <_fflush_r+0xc>

08008d84 <memmove>:
 8008d84:	4288      	cmp	r0, r1
 8008d86:	b510      	push	{r4, lr}
 8008d88:	eb01 0402 	add.w	r4, r1, r2
 8008d8c:	d902      	bls.n	8008d94 <memmove+0x10>
 8008d8e:	4284      	cmp	r4, r0
 8008d90:	4623      	mov	r3, r4
 8008d92:	d807      	bhi.n	8008da4 <memmove+0x20>
 8008d94:	1e43      	subs	r3, r0, #1
 8008d96:	42a1      	cmp	r1, r4
 8008d98:	d008      	beq.n	8008dac <memmove+0x28>
 8008d9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008da2:	e7f8      	b.n	8008d96 <memmove+0x12>
 8008da4:	4402      	add	r2, r0
 8008da6:	4601      	mov	r1, r0
 8008da8:	428a      	cmp	r2, r1
 8008daa:	d100      	bne.n	8008dae <memmove+0x2a>
 8008dac:	bd10      	pop	{r4, pc}
 8008dae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008db2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008db6:	e7f7      	b.n	8008da8 <memmove+0x24>

08008db8 <strncmp>:
 8008db8:	b510      	push	{r4, lr}
 8008dba:	b16a      	cbz	r2, 8008dd8 <strncmp+0x20>
 8008dbc:	3901      	subs	r1, #1
 8008dbe:	1884      	adds	r4, r0, r2
 8008dc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dc4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	d103      	bne.n	8008dd4 <strncmp+0x1c>
 8008dcc:	42a0      	cmp	r0, r4
 8008dce:	d001      	beq.n	8008dd4 <strncmp+0x1c>
 8008dd0:	2a00      	cmp	r2, #0
 8008dd2:	d1f5      	bne.n	8008dc0 <strncmp+0x8>
 8008dd4:	1ad0      	subs	r0, r2, r3
 8008dd6:	bd10      	pop	{r4, pc}
 8008dd8:	4610      	mov	r0, r2
 8008dda:	e7fc      	b.n	8008dd6 <strncmp+0x1e>

08008ddc <_sbrk_r>:
 8008ddc:	b538      	push	{r3, r4, r5, lr}
 8008dde:	4d06      	ldr	r5, [pc, #24]	@ (8008df8 <_sbrk_r+0x1c>)
 8008de0:	2300      	movs	r3, #0
 8008de2:	4604      	mov	r4, r0
 8008de4:	4608      	mov	r0, r1
 8008de6:	602b      	str	r3, [r5, #0]
 8008de8:	f7f9 fa56 	bl	8002298 <_sbrk>
 8008dec:	1c43      	adds	r3, r0, #1
 8008dee:	d102      	bne.n	8008df6 <_sbrk_r+0x1a>
 8008df0:	682b      	ldr	r3, [r5, #0]
 8008df2:	b103      	cbz	r3, 8008df6 <_sbrk_r+0x1a>
 8008df4:	6023      	str	r3, [r4, #0]
 8008df6:	bd38      	pop	{r3, r4, r5, pc}
 8008df8:	200004f4 	.word	0x200004f4

08008dfc <memcpy>:
 8008dfc:	440a      	add	r2, r1
 8008dfe:	4291      	cmp	r1, r2
 8008e00:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e04:	d100      	bne.n	8008e08 <memcpy+0xc>
 8008e06:	4770      	bx	lr
 8008e08:	b510      	push	{r4, lr}
 8008e0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e12:	4291      	cmp	r1, r2
 8008e14:	d1f9      	bne.n	8008e0a <memcpy+0xe>
 8008e16:	bd10      	pop	{r4, pc}

08008e18 <nan>:
 8008e18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008e20 <nan+0x8>
 8008e1c:	4770      	bx	lr
 8008e1e:	bf00      	nop
 8008e20:	00000000 	.word	0x00000000
 8008e24:	7ff80000 	.word	0x7ff80000

08008e28 <__assert_func>:
 8008e28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e2a:	4614      	mov	r4, r2
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	4b09      	ldr	r3, [pc, #36]	@ (8008e54 <__assert_func+0x2c>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4605      	mov	r5, r0
 8008e34:	68d8      	ldr	r0, [r3, #12]
 8008e36:	b14c      	cbz	r4, 8008e4c <__assert_func+0x24>
 8008e38:	4b07      	ldr	r3, [pc, #28]	@ (8008e58 <__assert_func+0x30>)
 8008e3a:	9100      	str	r1, [sp, #0]
 8008e3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e40:	4906      	ldr	r1, [pc, #24]	@ (8008e5c <__assert_func+0x34>)
 8008e42:	462b      	mov	r3, r5
 8008e44:	f000 fba8 	bl	8009598 <fiprintf>
 8008e48:	f000 fbb8 	bl	80095bc <abort>
 8008e4c:	4b04      	ldr	r3, [pc, #16]	@ (8008e60 <__assert_func+0x38>)
 8008e4e:	461c      	mov	r4, r3
 8008e50:	e7f3      	b.n	8008e3a <__assert_func+0x12>
 8008e52:	bf00      	nop
 8008e54:	20000024 	.word	0x20000024
 8008e58:	08009de6 	.word	0x08009de6
 8008e5c:	08009df3 	.word	0x08009df3
 8008e60:	08009e21 	.word	0x08009e21

08008e64 <_calloc_r>:
 8008e64:	b570      	push	{r4, r5, r6, lr}
 8008e66:	fba1 5402 	umull	r5, r4, r1, r2
 8008e6a:	b934      	cbnz	r4, 8008e7a <_calloc_r+0x16>
 8008e6c:	4629      	mov	r1, r5
 8008e6e:	f7fe f9cb 	bl	8007208 <_malloc_r>
 8008e72:	4606      	mov	r6, r0
 8008e74:	b928      	cbnz	r0, 8008e82 <_calloc_r+0x1e>
 8008e76:	4630      	mov	r0, r6
 8008e78:	bd70      	pop	{r4, r5, r6, pc}
 8008e7a:	220c      	movs	r2, #12
 8008e7c:	6002      	str	r2, [r0, #0]
 8008e7e:	2600      	movs	r6, #0
 8008e80:	e7f9      	b.n	8008e76 <_calloc_r+0x12>
 8008e82:	462a      	mov	r2, r5
 8008e84:	4621      	mov	r1, r4
 8008e86:	f7fd fa6d 	bl	8006364 <memset>
 8008e8a:	e7f4      	b.n	8008e76 <_calloc_r+0x12>

08008e8c <rshift>:
 8008e8c:	6903      	ldr	r3, [r0, #16]
 8008e8e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008e92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008e96:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008e9a:	f100 0414 	add.w	r4, r0, #20
 8008e9e:	dd45      	ble.n	8008f2c <rshift+0xa0>
 8008ea0:	f011 011f 	ands.w	r1, r1, #31
 8008ea4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008ea8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008eac:	d10c      	bne.n	8008ec8 <rshift+0x3c>
 8008eae:	f100 0710 	add.w	r7, r0, #16
 8008eb2:	4629      	mov	r1, r5
 8008eb4:	42b1      	cmp	r1, r6
 8008eb6:	d334      	bcc.n	8008f22 <rshift+0x96>
 8008eb8:	1a9b      	subs	r3, r3, r2
 8008eba:	009b      	lsls	r3, r3, #2
 8008ebc:	1eea      	subs	r2, r5, #3
 8008ebe:	4296      	cmp	r6, r2
 8008ec0:	bf38      	it	cc
 8008ec2:	2300      	movcc	r3, #0
 8008ec4:	4423      	add	r3, r4
 8008ec6:	e015      	b.n	8008ef4 <rshift+0x68>
 8008ec8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008ecc:	f1c1 0820 	rsb	r8, r1, #32
 8008ed0:	40cf      	lsrs	r7, r1
 8008ed2:	f105 0e04 	add.w	lr, r5, #4
 8008ed6:	46a1      	mov	r9, r4
 8008ed8:	4576      	cmp	r6, lr
 8008eda:	46f4      	mov	ip, lr
 8008edc:	d815      	bhi.n	8008f0a <rshift+0x7e>
 8008ede:	1a9a      	subs	r2, r3, r2
 8008ee0:	0092      	lsls	r2, r2, #2
 8008ee2:	3a04      	subs	r2, #4
 8008ee4:	3501      	adds	r5, #1
 8008ee6:	42ae      	cmp	r6, r5
 8008ee8:	bf38      	it	cc
 8008eea:	2200      	movcc	r2, #0
 8008eec:	18a3      	adds	r3, r4, r2
 8008eee:	50a7      	str	r7, [r4, r2]
 8008ef0:	b107      	cbz	r7, 8008ef4 <rshift+0x68>
 8008ef2:	3304      	adds	r3, #4
 8008ef4:	1b1a      	subs	r2, r3, r4
 8008ef6:	42a3      	cmp	r3, r4
 8008ef8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008efc:	bf08      	it	eq
 8008efe:	2300      	moveq	r3, #0
 8008f00:	6102      	str	r2, [r0, #16]
 8008f02:	bf08      	it	eq
 8008f04:	6143      	streq	r3, [r0, #20]
 8008f06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f0a:	f8dc c000 	ldr.w	ip, [ip]
 8008f0e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008f12:	ea4c 0707 	orr.w	r7, ip, r7
 8008f16:	f849 7b04 	str.w	r7, [r9], #4
 8008f1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008f1e:	40cf      	lsrs	r7, r1
 8008f20:	e7da      	b.n	8008ed8 <rshift+0x4c>
 8008f22:	f851 cb04 	ldr.w	ip, [r1], #4
 8008f26:	f847 cf04 	str.w	ip, [r7, #4]!
 8008f2a:	e7c3      	b.n	8008eb4 <rshift+0x28>
 8008f2c:	4623      	mov	r3, r4
 8008f2e:	e7e1      	b.n	8008ef4 <rshift+0x68>

08008f30 <__hexdig_fun>:
 8008f30:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008f34:	2b09      	cmp	r3, #9
 8008f36:	d802      	bhi.n	8008f3e <__hexdig_fun+0xe>
 8008f38:	3820      	subs	r0, #32
 8008f3a:	b2c0      	uxtb	r0, r0
 8008f3c:	4770      	bx	lr
 8008f3e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008f42:	2b05      	cmp	r3, #5
 8008f44:	d801      	bhi.n	8008f4a <__hexdig_fun+0x1a>
 8008f46:	3847      	subs	r0, #71	@ 0x47
 8008f48:	e7f7      	b.n	8008f3a <__hexdig_fun+0xa>
 8008f4a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008f4e:	2b05      	cmp	r3, #5
 8008f50:	d801      	bhi.n	8008f56 <__hexdig_fun+0x26>
 8008f52:	3827      	subs	r0, #39	@ 0x27
 8008f54:	e7f1      	b.n	8008f3a <__hexdig_fun+0xa>
 8008f56:	2000      	movs	r0, #0
 8008f58:	4770      	bx	lr
	...

08008f5c <__gethex>:
 8008f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f60:	b085      	sub	sp, #20
 8008f62:	468a      	mov	sl, r1
 8008f64:	9302      	str	r3, [sp, #8]
 8008f66:	680b      	ldr	r3, [r1, #0]
 8008f68:	9001      	str	r0, [sp, #4]
 8008f6a:	4690      	mov	r8, r2
 8008f6c:	1c9c      	adds	r4, r3, #2
 8008f6e:	46a1      	mov	r9, r4
 8008f70:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008f74:	2830      	cmp	r0, #48	@ 0x30
 8008f76:	d0fa      	beq.n	8008f6e <__gethex+0x12>
 8008f78:	eba9 0303 	sub.w	r3, r9, r3
 8008f7c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008f80:	f7ff ffd6 	bl	8008f30 <__hexdig_fun>
 8008f84:	4605      	mov	r5, r0
 8008f86:	2800      	cmp	r0, #0
 8008f88:	d168      	bne.n	800905c <__gethex+0x100>
 8008f8a:	49a0      	ldr	r1, [pc, #640]	@ (800920c <__gethex+0x2b0>)
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	4648      	mov	r0, r9
 8008f90:	f7ff ff12 	bl	8008db8 <strncmp>
 8008f94:	4607      	mov	r7, r0
 8008f96:	2800      	cmp	r0, #0
 8008f98:	d167      	bne.n	800906a <__gethex+0x10e>
 8008f9a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008f9e:	4626      	mov	r6, r4
 8008fa0:	f7ff ffc6 	bl	8008f30 <__hexdig_fun>
 8008fa4:	2800      	cmp	r0, #0
 8008fa6:	d062      	beq.n	800906e <__gethex+0x112>
 8008fa8:	4623      	mov	r3, r4
 8008faa:	7818      	ldrb	r0, [r3, #0]
 8008fac:	2830      	cmp	r0, #48	@ 0x30
 8008fae:	4699      	mov	r9, r3
 8008fb0:	f103 0301 	add.w	r3, r3, #1
 8008fb4:	d0f9      	beq.n	8008faa <__gethex+0x4e>
 8008fb6:	f7ff ffbb 	bl	8008f30 <__hexdig_fun>
 8008fba:	fab0 f580 	clz	r5, r0
 8008fbe:	096d      	lsrs	r5, r5, #5
 8008fc0:	f04f 0b01 	mov.w	fp, #1
 8008fc4:	464a      	mov	r2, r9
 8008fc6:	4616      	mov	r6, r2
 8008fc8:	3201      	adds	r2, #1
 8008fca:	7830      	ldrb	r0, [r6, #0]
 8008fcc:	f7ff ffb0 	bl	8008f30 <__hexdig_fun>
 8008fd0:	2800      	cmp	r0, #0
 8008fd2:	d1f8      	bne.n	8008fc6 <__gethex+0x6a>
 8008fd4:	498d      	ldr	r1, [pc, #564]	@ (800920c <__gethex+0x2b0>)
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	4630      	mov	r0, r6
 8008fda:	f7ff feed 	bl	8008db8 <strncmp>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	d13f      	bne.n	8009062 <__gethex+0x106>
 8008fe2:	b944      	cbnz	r4, 8008ff6 <__gethex+0x9a>
 8008fe4:	1c74      	adds	r4, r6, #1
 8008fe6:	4622      	mov	r2, r4
 8008fe8:	4616      	mov	r6, r2
 8008fea:	3201      	adds	r2, #1
 8008fec:	7830      	ldrb	r0, [r6, #0]
 8008fee:	f7ff ff9f 	bl	8008f30 <__hexdig_fun>
 8008ff2:	2800      	cmp	r0, #0
 8008ff4:	d1f8      	bne.n	8008fe8 <__gethex+0x8c>
 8008ff6:	1ba4      	subs	r4, r4, r6
 8008ff8:	00a7      	lsls	r7, r4, #2
 8008ffa:	7833      	ldrb	r3, [r6, #0]
 8008ffc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009000:	2b50      	cmp	r3, #80	@ 0x50
 8009002:	d13e      	bne.n	8009082 <__gethex+0x126>
 8009004:	7873      	ldrb	r3, [r6, #1]
 8009006:	2b2b      	cmp	r3, #43	@ 0x2b
 8009008:	d033      	beq.n	8009072 <__gethex+0x116>
 800900a:	2b2d      	cmp	r3, #45	@ 0x2d
 800900c:	d034      	beq.n	8009078 <__gethex+0x11c>
 800900e:	1c71      	adds	r1, r6, #1
 8009010:	2400      	movs	r4, #0
 8009012:	7808      	ldrb	r0, [r1, #0]
 8009014:	f7ff ff8c 	bl	8008f30 <__hexdig_fun>
 8009018:	1e43      	subs	r3, r0, #1
 800901a:	b2db      	uxtb	r3, r3
 800901c:	2b18      	cmp	r3, #24
 800901e:	d830      	bhi.n	8009082 <__gethex+0x126>
 8009020:	f1a0 0210 	sub.w	r2, r0, #16
 8009024:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009028:	f7ff ff82 	bl	8008f30 <__hexdig_fun>
 800902c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009030:	fa5f fc8c 	uxtb.w	ip, ip
 8009034:	f1bc 0f18 	cmp.w	ip, #24
 8009038:	f04f 030a 	mov.w	r3, #10
 800903c:	d91e      	bls.n	800907c <__gethex+0x120>
 800903e:	b104      	cbz	r4, 8009042 <__gethex+0xe6>
 8009040:	4252      	negs	r2, r2
 8009042:	4417      	add	r7, r2
 8009044:	f8ca 1000 	str.w	r1, [sl]
 8009048:	b1ed      	cbz	r5, 8009086 <__gethex+0x12a>
 800904a:	f1bb 0f00 	cmp.w	fp, #0
 800904e:	bf0c      	ite	eq
 8009050:	2506      	moveq	r5, #6
 8009052:	2500      	movne	r5, #0
 8009054:	4628      	mov	r0, r5
 8009056:	b005      	add	sp, #20
 8009058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800905c:	2500      	movs	r5, #0
 800905e:	462c      	mov	r4, r5
 8009060:	e7b0      	b.n	8008fc4 <__gethex+0x68>
 8009062:	2c00      	cmp	r4, #0
 8009064:	d1c7      	bne.n	8008ff6 <__gethex+0x9a>
 8009066:	4627      	mov	r7, r4
 8009068:	e7c7      	b.n	8008ffa <__gethex+0x9e>
 800906a:	464e      	mov	r6, r9
 800906c:	462f      	mov	r7, r5
 800906e:	2501      	movs	r5, #1
 8009070:	e7c3      	b.n	8008ffa <__gethex+0x9e>
 8009072:	2400      	movs	r4, #0
 8009074:	1cb1      	adds	r1, r6, #2
 8009076:	e7cc      	b.n	8009012 <__gethex+0xb6>
 8009078:	2401      	movs	r4, #1
 800907a:	e7fb      	b.n	8009074 <__gethex+0x118>
 800907c:	fb03 0002 	mla	r0, r3, r2, r0
 8009080:	e7ce      	b.n	8009020 <__gethex+0xc4>
 8009082:	4631      	mov	r1, r6
 8009084:	e7de      	b.n	8009044 <__gethex+0xe8>
 8009086:	eba6 0309 	sub.w	r3, r6, r9
 800908a:	3b01      	subs	r3, #1
 800908c:	4629      	mov	r1, r5
 800908e:	2b07      	cmp	r3, #7
 8009090:	dc0a      	bgt.n	80090a8 <__gethex+0x14c>
 8009092:	9801      	ldr	r0, [sp, #4]
 8009094:	f7fe f944 	bl	8007320 <_Balloc>
 8009098:	4604      	mov	r4, r0
 800909a:	b940      	cbnz	r0, 80090ae <__gethex+0x152>
 800909c:	4b5c      	ldr	r3, [pc, #368]	@ (8009210 <__gethex+0x2b4>)
 800909e:	4602      	mov	r2, r0
 80090a0:	21e4      	movs	r1, #228	@ 0xe4
 80090a2:	485c      	ldr	r0, [pc, #368]	@ (8009214 <__gethex+0x2b8>)
 80090a4:	f7ff fec0 	bl	8008e28 <__assert_func>
 80090a8:	3101      	adds	r1, #1
 80090aa:	105b      	asrs	r3, r3, #1
 80090ac:	e7ef      	b.n	800908e <__gethex+0x132>
 80090ae:	f100 0a14 	add.w	sl, r0, #20
 80090b2:	2300      	movs	r3, #0
 80090b4:	4655      	mov	r5, sl
 80090b6:	469b      	mov	fp, r3
 80090b8:	45b1      	cmp	r9, r6
 80090ba:	d337      	bcc.n	800912c <__gethex+0x1d0>
 80090bc:	f845 bb04 	str.w	fp, [r5], #4
 80090c0:	eba5 050a 	sub.w	r5, r5, sl
 80090c4:	10ad      	asrs	r5, r5, #2
 80090c6:	6125      	str	r5, [r4, #16]
 80090c8:	4658      	mov	r0, fp
 80090ca:	f7fe fa1b 	bl	8007504 <__hi0bits>
 80090ce:	016d      	lsls	r5, r5, #5
 80090d0:	f8d8 6000 	ldr.w	r6, [r8]
 80090d4:	1a2d      	subs	r5, r5, r0
 80090d6:	42b5      	cmp	r5, r6
 80090d8:	dd54      	ble.n	8009184 <__gethex+0x228>
 80090da:	1bad      	subs	r5, r5, r6
 80090dc:	4629      	mov	r1, r5
 80090de:	4620      	mov	r0, r4
 80090e0:	f7fe fda7 	bl	8007c32 <__any_on>
 80090e4:	4681      	mov	r9, r0
 80090e6:	b178      	cbz	r0, 8009108 <__gethex+0x1ac>
 80090e8:	1e6b      	subs	r3, r5, #1
 80090ea:	1159      	asrs	r1, r3, #5
 80090ec:	f003 021f 	and.w	r2, r3, #31
 80090f0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80090f4:	f04f 0901 	mov.w	r9, #1
 80090f8:	fa09 f202 	lsl.w	r2, r9, r2
 80090fc:	420a      	tst	r2, r1
 80090fe:	d003      	beq.n	8009108 <__gethex+0x1ac>
 8009100:	454b      	cmp	r3, r9
 8009102:	dc36      	bgt.n	8009172 <__gethex+0x216>
 8009104:	f04f 0902 	mov.w	r9, #2
 8009108:	4629      	mov	r1, r5
 800910a:	4620      	mov	r0, r4
 800910c:	f7ff febe 	bl	8008e8c <rshift>
 8009110:	442f      	add	r7, r5
 8009112:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009116:	42bb      	cmp	r3, r7
 8009118:	da42      	bge.n	80091a0 <__gethex+0x244>
 800911a:	9801      	ldr	r0, [sp, #4]
 800911c:	4621      	mov	r1, r4
 800911e:	f7fe f93f 	bl	80073a0 <_Bfree>
 8009122:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009124:	2300      	movs	r3, #0
 8009126:	6013      	str	r3, [r2, #0]
 8009128:	25a3      	movs	r5, #163	@ 0xa3
 800912a:	e793      	b.n	8009054 <__gethex+0xf8>
 800912c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009130:	2a2e      	cmp	r2, #46	@ 0x2e
 8009132:	d012      	beq.n	800915a <__gethex+0x1fe>
 8009134:	2b20      	cmp	r3, #32
 8009136:	d104      	bne.n	8009142 <__gethex+0x1e6>
 8009138:	f845 bb04 	str.w	fp, [r5], #4
 800913c:	f04f 0b00 	mov.w	fp, #0
 8009140:	465b      	mov	r3, fp
 8009142:	7830      	ldrb	r0, [r6, #0]
 8009144:	9303      	str	r3, [sp, #12]
 8009146:	f7ff fef3 	bl	8008f30 <__hexdig_fun>
 800914a:	9b03      	ldr	r3, [sp, #12]
 800914c:	f000 000f 	and.w	r0, r0, #15
 8009150:	4098      	lsls	r0, r3
 8009152:	ea4b 0b00 	orr.w	fp, fp, r0
 8009156:	3304      	adds	r3, #4
 8009158:	e7ae      	b.n	80090b8 <__gethex+0x15c>
 800915a:	45b1      	cmp	r9, r6
 800915c:	d8ea      	bhi.n	8009134 <__gethex+0x1d8>
 800915e:	492b      	ldr	r1, [pc, #172]	@ (800920c <__gethex+0x2b0>)
 8009160:	9303      	str	r3, [sp, #12]
 8009162:	2201      	movs	r2, #1
 8009164:	4630      	mov	r0, r6
 8009166:	f7ff fe27 	bl	8008db8 <strncmp>
 800916a:	9b03      	ldr	r3, [sp, #12]
 800916c:	2800      	cmp	r0, #0
 800916e:	d1e1      	bne.n	8009134 <__gethex+0x1d8>
 8009170:	e7a2      	b.n	80090b8 <__gethex+0x15c>
 8009172:	1ea9      	subs	r1, r5, #2
 8009174:	4620      	mov	r0, r4
 8009176:	f7fe fd5c 	bl	8007c32 <__any_on>
 800917a:	2800      	cmp	r0, #0
 800917c:	d0c2      	beq.n	8009104 <__gethex+0x1a8>
 800917e:	f04f 0903 	mov.w	r9, #3
 8009182:	e7c1      	b.n	8009108 <__gethex+0x1ac>
 8009184:	da09      	bge.n	800919a <__gethex+0x23e>
 8009186:	1b75      	subs	r5, r6, r5
 8009188:	4621      	mov	r1, r4
 800918a:	9801      	ldr	r0, [sp, #4]
 800918c:	462a      	mov	r2, r5
 800918e:	f7fe fb17 	bl	80077c0 <__lshift>
 8009192:	1b7f      	subs	r7, r7, r5
 8009194:	4604      	mov	r4, r0
 8009196:	f100 0a14 	add.w	sl, r0, #20
 800919a:	f04f 0900 	mov.w	r9, #0
 800919e:	e7b8      	b.n	8009112 <__gethex+0x1b6>
 80091a0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80091a4:	42bd      	cmp	r5, r7
 80091a6:	dd6f      	ble.n	8009288 <__gethex+0x32c>
 80091a8:	1bed      	subs	r5, r5, r7
 80091aa:	42ae      	cmp	r6, r5
 80091ac:	dc34      	bgt.n	8009218 <__gethex+0x2bc>
 80091ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80091b2:	2b02      	cmp	r3, #2
 80091b4:	d022      	beq.n	80091fc <__gethex+0x2a0>
 80091b6:	2b03      	cmp	r3, #3
 80091b8:	d024      	beq.n	8009204 <__gethex+0x2a8>
 80091ba:	2b01      	cmp	r3, #1
 80091bc:	d115      	bne.n	80091ea <__gethex+0x28e>
 80091be:	42ae      	cmp	r6, r5
 80091c0:	d113      	bne.n	80091ea <__gethex+0x28e>
 80091c2:	2e01      	cmp	r6, #1
 80091c4:	d10b      	bne.n	80091de <__gethex+0x282>
 80091c6:	9a02      	ldr	r2, [sp, #8]
 80091c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80091cc:	6013      	str	r3, [r2, #0]
 80091ce:	2301      	movs	r3, #1
 80091d0:	6123      	str	r3, [r4, #16]
 80091d2:	f8ca 3000 	str.w	r3, [sl]
 80091d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091d8:	2562      	movs	r5, #98	@ 0x62
 80091da:	601c      	str	r4, [r3, #0]
 80091dc:	e73a      	b.n	8009054 <__gethex+0xf8>
 80091de:	1e71      	subs	r1, r6, #1
 80091e0:	4620      	mov	r0, r4
 80091e2:	f7fe fd26 	bl	8007c32 <__any_on>
 80091e6:	2800      	cmp	r0, #0
 80091e8:	d1ed      	bne.n	80091c6 <__gethex+0x26a>
 80091ea:	9801      	ldr	r0, [sp, #4]
 80091ec:	4621      	mov	r1, r4
 80091ee:	f7fe f8d7 	bl	80073a0 <_Bfree>
 80091f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80091f4:	2300      	movs	r3, #0
 80091f6:	6013      	str	r3, [r2, #0]
 80091f8:	2550      	movs	r5, #80	@ 0x50
 80091fa:	e72b      	b.n	8009054 <__gethex+0xf8>
 80091fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d1f3      	bne.n	80091ea <__gethex+0x28e>
 8009202:	e7e0      	b.n	80091c6 <__gethex+0x26a>
 8009204:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009206:	2b00      	cmp	r3, #0
 8009208:	d1dd      	bne.n	80091c6 <__gethex+0x26a>
 800920a:	e7ee      	b.n	80091ea <__gethex+0x28e>
 800920c:	08009dcb 	.word	0x08009dcb
 8009210:	08009d61 	.word	0x08009d61
 8009214:	08009e22 	.word	0x08009e22
 8009218:	1e6f      	subs	r7, r5, #1
 800921a:	f1b9 0f00 	cmp.w	r9, #0
 800921e:	d130      	bne.n	8009282 <__gethex+0x326>
 8009220:	b127      	cbz	r7, 800922c <__gethex+0x2d0>
 8009222:	4639      	mov	r1, r7
 8009224:	4620      	mov	r0, r4
 8009226:	f7fe fd04 	bl	8007c32 <__any_on>
 800922a:	4681      	mov	r9, r0
 800922c:	117a      	asrs	r2, r7, #5
 800922e:	2301      	movs	r3, #1
 8009230:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009234:	f007 071f 	and.w	r7, r7, #31
 8009238:	40bb      	lsls	r3, r7
 800923a:	4213      	tst	r3, r2
 800923c:	4629      	mov	r1, r5
 800923e:	4620      	mov	r0, r4
 8009240:	bf18      	it	ne
 8009242:	f049 0902 	orrne.w	r9, r9, #2
 8009246:	f7ff fe21 	bl	8008e8c <rshift>
 800924a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800924e:	1b76      	subs	r6, r6, r5
 8009250:	2502      	movs	r5, #2
 8009252:	f1b9 0f00 	cmp.w	r9, #0
 8009256:	d047      	beq.n	80092e8 <__gethex+0x38c>
 8009258:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800925c:	2b02      	cmp	r3, #2
 800925e:	d015      	beq.n	800928c <__gethex+0x330>
 8009260:	2b03      	cmp	r3, #3
 8009262:	d017      	beq.n	8009294 <__gethex+0x338>
 8009264:	2b01      	cmp	r3, #1
 8009266:	d109      	bne.n	800927c <__gethex+0x320>
 8009268:	f019 0f02 	tst.w	r9, #2
 800926c:	d006      	beq.n	800927c <__gethex+0x320>
 800926e:	f8da 3000 	ldr.w	r3, [sl]
 8009272:	ea49 0903 	orr.w	r9, r9, r3
 8009276:	f019 0f01 	tst.w	r9, #1
 800927a:	d10e      	bne.n	800929a <__gethex+0x33e>
 800927c:	f045 0510 	orr.w	r5, r5, #16
 8009280:	e032      	b.n	80092e8 <__gethex+0x38c>
 8009282:	f04f 0901 	mov.w	r9, #1
 8009286:	e7d1      	b.n	800922c <__gethex+0x2d0>
 8009288:	2501      	movs	r5, #1
 800928a:	e7e2      	b.n	8009252 <__gethex+0x2f6>
 800928c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800928e:	f1c3 0301 	rsb	r3, r3, #1
 8009292:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009294:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009296:	2b00      	cmp	r3, #0
 8009298:	d0f0      	beq.n	800927c <__gethex+0x320>
 800929a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800929e:	f104 0314 	add.w	r3, r4, #20
 80092a2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80092a6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80092aa:	f04f 0c00 	mov.w	ip, #0
 80092ae:	4618      	mov	r0, r3
 80092b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80092b4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80092b8:	d01b      	beq.n	80092f2 <__gethex+0x396>
 80092ba:	3201      	adds	r2, #1
 80092bc:	6002      	str	r2, [r0, #0]
 80092be:	2d02      	cmp	r5, #2
 80092c0:	f104 0314 	add.w	r3, r4, #20
 80092c4:	d13c      	bne.n	8009340 <__gethex+0x3e4>
 80092c6:	f8d8 2000 	ldr.w	r2, [r8]
 80092ca:	3a01      	subs	r2, #1
 80092cc:	42b2      	cmp	r2, r6
 80092ce:	d109      	bne.n	80092e4 <__gethex+0x388>
 80092d0:	1171      	asrs	r1, r6, #5
 80092d2:	2201      	movs	r2, #1
 80092d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80092d8:	f006 061f 	and.w	r6, r6, #31
 80092dc:	fa02 f606 	lsl.w	r6, r2, r6
 80092e0:	421e      	tst	r6, r3
 80092e2:	d13a      	bne.n	800935a <__gethex+0x3fe>
 80092e4:	f045 0520 	orr.w	r5, r5, #32
 80092e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092ea:	601c      	str	r4, [r3, #0]
 80092ec:	9b02      	ldr	r3, [sp, #8]
 80092ee:	601f      	str	r7, [r3, #0]
 80092f0:	e6b0      	b.n	8009054 <__gethex+0xf8>
 80092f2:	4299      	cmp	r1, r3
 80092f4:	f843 cc04 	str.w	ip, [r3, #-4]
 80092f8:	d8d9      	bhi.n	80092ae <__gethex+0x352>
 80092fa:	68a3      	ldr	r3, [r4, #8]
 80092fc:	459b      	cmp	fp, r3
 80092fe:	db17      	blt.n	8009330 <__gethex+0x3d4>
 8009300:	6861      	ldr	r1, [r4, #4]
 8009302:	9801      	ldr	r0, [sp, #4]
 8009304:	3101      	adds	r1, #1
 8009306:	f7fe f80b 	bl	8007320 <_Balloc>
 800930a:	4681      	mov	r9, r0
 800930c:	b918      	cbnz	r0, 8009316 <__gethex+0x3ba>
 800930e:	4b1a      	ldr	r3, [pc, #104]	@ (8009378 <__gethex+0x41c>)
 8009310:	4602      	mov	r2, r0
 8009312:	2184      	movs	r1, #132	@ 0x84
 8009314:	e6c5      	b.n	80090a2 <__gethex+0x146>
 8009316:	6922      	ldr	r2, [r4, #16]
 8009318:	3202      	adds	r2, #2
 800931a:	f104 010c 	add.w	r1, r4, #12
 800931e:	0092      	lsls	r2, r2, #2
 8009320:	300c      	adds	r0, #12
 8009322:	f7ff fd6b 	bl	8008dfc <memcpy>
 8009326:	4621      	mov	r1, r4
 8009328:	9801      	ldr	r0, [sp, #4]
 800932a:	f7fe f839 	bl	80073a0 <_Bfree>
 800932e:	464c      	mov	r4, r9
 8009330:	6923      	ldr	r3, [r4, #16]
 8009332:	1c5a      	adds	r2, r3, #1
 8009334:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009338:	6122      	str	r2, [r4, #16]
 800933a:	2201      	movs	r2, #1
 800933c:	615a      	str	r2, [r3, #20]
 800933e:	e7be      	b.n	80092be <__gethex+0x362>
 8009340:	6922      	ldr	r2, [r4, #16]
 8009342:	455a      	cmp	r2, fp
 8009344:	dd0b      	ble.n	800935e <__gethex+0x402>
 8009346:	2101      	movs	r1, #1
 8009348:	4620      	mov	r0, r4
 800934a:	f7ff fd9f 	bl	8008e8c <rshift>
 800934e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009352:	3701      	adds	r7, #1
 8009354:	42bb      	cmp	r3, r7
 8009356:	f6ff aee0 	blt.w	800911a <__gethex+0x1be>
 800935a:	2501      	movs	r5, #1
 800935c:	e7c2      	b.n	80092e4 <__gethex+0x388>
 800935e:	f016 061f 	ands.w	r6, r6, #31
 8009362:	d0fa      	beq.n	800935a <__gethex+0x3fe>
 8009364:	4453      	add	r3, sl
 8009366:	f1c6 0620 	rsb	r6, r6, #32
 800936a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800936e:	f7fe f8c9 	bl	8007504 <__hi0bits>
 8009372:	42b0      	cmp	r0, r6
 8009374:	dbe7      	blt.n	8009346 <__gethex+0x3ea>
 8009376:	e7f0      	b.n	800935a <__gethex+0x3fe>
 8009378:	08009d61 	.word	0x08009d61

0800937c <L_shift>:
 800937c:	f1c2 0208 	rsb	r2, r2, #8
 8009380:	0092      	lsls	r2, r2, #2
 8009382:	b570      	push	{r4, r5, r6, lr}
 8009384:	f1c2 0620 	rsb	r6, r2, #32
 8009388:	6843      	ldr	r3, [r0, #4]
 800938a:	6804      	ldr	r4, [r0, #0]
 800938c:	fa03 f506 	lsl.w	r5, r3, r6
 8009390:	432c      	orrs	r4, r5
 8009392:	40d3      	lsrs	r3, r2
 8009394:	6004      	str	r4, [r0, #0]
 8009396:	f840 3f04 	str.w	r3, [r0, #4]!
 800939a:	4288      	cmp	r0, r1
 800939c:	d3f4      	bcc.n	8009388 <L_shift+0xc>
 800939e:	bd70      	pop	{r4, r5, r6, pc}

080093a0 <__match>:
 80093a0:	b530      	push	{r4, r5, lr}
 80093a2:	6803      	ldr	r3, [r0, #0]
 80093a4:	3301      	adds	r3, #1
 80093a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093aa:	b914      	cbnz	r4, 80093b2 <__match+0x12>
 80093ac:	6003      	str	r3, [r0, #0]
 80093ae:	2001      	movs	r0, #1
 80093b0:	bd30      	pop	{r4, r5, pc}
 80093b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093b6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80093ba:	2d19      	cmp	r5, #25
 80093bc:	bf98      	it	ls
 80093be:	3220      	addls	r2, #32
 80093c0:	42a2      	cmp	r2, r4
 80093c2:	d0f0      	beq.n	80093a6 <__match+0x6>
 80093c4:	2000      	movs	r0, #0
 80093c6:	e7f3      	b.n	80093b0 <__match+0x10>

080093c8 <__hexnan>:
 80093c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093cc:	680b      	ldr	r3, [r1, #0]
 80093ce:	6801      	ldr	r1, [r0, #0]
 80093d0:	115e      	asrs	r6, r3, #5
 80093d2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80093d6:	f013 031f 	ands.w	r3, r3, #31
 80093da:	b087      	sub	sp, #28
 80093dc:	bf18      	it	ne
 80093de:	3604      	addne	r6, #4
 80093e0:	2500      	movs	r5, #0
 80093e2:	1f37      	subs	r7, r6, #4
 80093e4:	4682      	mov	sl, r0
 80093e6:	4690      	mov	r8, r2
 80093e8:	9301      	str	r3, [sp, #4]
 80093ea:	f846 5c04 	str.w	r5, [r6, #-4]
 80093ee:	46b9      	mov	r9, r7
 80093f0:	463c      	mov	r4, r7
 80093f2:	9502      	str	r5, [sp, #8]
 80093f4:	46ab      	mov	fp, r5
 80093f6:	784a      	ldrb	r2, [r1, #1]
 80093f8:	1c4b      	adds	r3, r1, #1
 80093fa:	9303      	str	r3, [sp, #12]
 80093fc:	b342      	cbz	r2, 8009450 <__hexnan+0x88>
 80093fe:	4610      	mov	r0, r2
 8009400:	9105      	str	r1, [sp, #20]
 8009402:	9204      	str	r2, [sp, #16]
 8009404:	f7ff fd94 	bl	8008f30 <__hexdig_fun>
 8009408:	2800      	cmp	r0, #0
 800940a:	d151      	bne.n	80094b0 <__hexnan+0xe8>
 800940c:	9a04      	ldr	r2, [sp, #16]
 800940e:	9905      	ldr	r1, [sp, #20]
 8009410:	2a20      	cmp	r2, #32
 8009412:	d818      	bhi.n	8009446 <__hexnan+0x7e>
 8009414:	9b02      	ldr	r3, [sp, #8]
 8009416:	459b      	cmp	fp, r3
 8009418:	dd13      	ble.n	8009442 <__hexnan+0x7a>
 800941a:	454c      	cmp	r4, r9
 800941c:	d206      	bcs.n	800942c <__hexnan+0x64>
 800941e:	2d07      	cmp	r5, #7
 8009420:	dc04      	bgt.n	800942c <__hexnan+0x64>
 8009422:	462a      	mov	r2, r5
 8009424:	4649      	mov	r1, r9
 8009426:	4620      	mov	r0, r4
 8009428:	f7ff ffa8 	bl	800937c <L_shift>
 800942c:	4544      	cmp	r4, r8
 800942e:	d952      	bls.n	80094d6 <__hexnan+0x10e>
 8009430:	2300      	movs	r3, #0
 8009432:	f1a4 0904 	sub.w	r9, r4, #4
 8009436:	f844 3c04 	str.w	r3, [r4, #-4]
 800943a:	f8cd b008 	str.w	fp, [sp, #8]
 800943e:	464c      	mov	r4, r9
 8009440:	461d      	mov	r5, r3
 8009442:	9903      	ldr	r1, [sp, #12]
 8009444:	e7d7      	b.n	80093f6 <__hexnan+0x2e>
 8009446:	2a29      	cmp	r2, #41	@ 0x29
 8009448:	d157      	bne.n	80094fa <__hexnan+0x132>
 800944a:	3102      	adds	r1, #2
 800944c:	f8ca 1000 	str.w	r1, [sl]
 8009450:	f1bb 0f00 	cmp.w	fp, #0
 8009454:	d051      	beq.n	80094fa <__hexnan+0x132>
 8009456:	454c      	cmp	r4, r9
 8009458:	d206      	bcs.n	8009468 <__hexnan+0xa0>
 800945a:	2d07      	cmp	r5, #7
 800945c:	dc04      	bgt.n	8009468 <__hexnan+0xa0>
 800945e:	462a      	mov	r2, r5
 8009460:	4649      	mov	r1, r9
 8009462:	4620      	mov	r0, r4
 8009464:	f7ff ff8a 	bl	800937c <L_shift>
 8009468:	4544      	cmp	r4, r8
 800946a:	d936      	bls.n	80094da <__hexnan+0x112>
 800946c:	f1a8 0204 	sub.w	r2, r8, #4
 8009470:	4623      	mov	r3, r4
 8009472:	f853 1b04 	ldr.w	r1, [r3], #4
 8009476:	f842 1f04 	str.w	r1, [r2, #4]!
 800947a:	429f      	cmp	r7, r3
 800947c:	d2f9      	bcs.n	8009472 <__hexnan+0xaa>
 800947e:	1b3b      	subs	r3, r7, r4
 8009480:	f023 0303 	bic.w	r3, r3, #3
 8009484:	3304      	adds	r3, #4
 8009486:	3401      	adds	r4, #1
 8009488:	3e03      	subs	r6, #3
 800948a:	42b4      	cmp	r4, r6
 800948c:	bf88      	it	hi
 800948e:	2304      	movhi	r3, #4
 8009490:	4443      	add	r3, r8
 8009492:	2200      	movs	r2, #0
 8009494:	f843 2b04 	str.w	r2, [r3], #4
 8009498:	429f      	cmp	r7, r3
 800949a:	d2fb      	bcs.n	8009494 <__hexnan+0xcc>
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	b91b      	cbnz	r3, 80094a8 <__hexnan+0xe0>
 80094a0:	4547      	cmp	r7, r8
 80094a2:	d128      	bne.n	80094f6 <__hexnan+0x12e>
 80094a4:	2301      	movs	r3, #1
 80094a6:	603b      	str	r3, [r7, #0]
 80094a8:	2005      	movs	r0, #5
 80094aa:	b007      	add	sp, #28
 80094ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094b0:	3501      	adds	r5, #1
 80094b2:	2d08      	cmp	r5, #8
 80094b4:	f10b 0b01 	add.w	fp, fp, #1
 80094b8:	dd06      	ble.n	80094c8 <__hexnan+0x100>
 80094ba:	4544      	cmp	r4, r8
 80094bc:	d9c1      	bls.n	8009442 <__hexnan+0x7a>
 80094be:	2300      	movs	r3, #0
 80094c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80094c4:	2501      	movs	r5, #1
 80094c6:	3c04      	subs	r4, #4
 80094c8:	6822      	ldr	r2, [r4, #0]
 80094ca:	f000 000f 	and.w	r0, r0, #15
 80094ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80094d2:	6020      	str	r0, [r4, #0]
 80094d4:	e7b5      	b.n	8009442 <__hexnan+0x7a>
 80094d6:	2508      	movs	r5, #8
 80094d8:	e7b3      	b.n	8009442 <__hexnan+0x7a>
 80094da:	9b01      	ldr	r3, [sp, #4]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d0dd      	beq.n	800949c <__hexnan+0xd4>
 80094e0:	f1c3 0320 	rsb	r3, r3, #32
 80094e4:	f04f 32ff 	mov.w	r2, #4294967295
 80094e8:	40da      	lsrs	r2, r3
 80094ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80094ee:	4013      	ands	r3, r2
 80094f0:	f846 3c04 	str.w	r3, [r6, #-4]
 80094f4:	e7d2      	b.n	800949c <__hexnan+0xd4>
 80094f6:	3f04      	subs	r7, #4
 80094f8:	e7d0      	b.n	800949c <__hexnan+0xd4>
 80094fa:	2004      	movs	r0, #4
 80094fc:	e7d5      	b.n	80094aa <__hexnan+0xe2>

080094fe <__ascii_mbtowc>:
 80094fe:	b082      	sub	sp, #8
 8009500:	b901      	cbnz	r1, 8009504 <__ascii_mbtowc+0x6>
 8009502:	a901      	add	r1, sp, #4
 8009504:	b142      	cbz	r2, 8009518 <__ascii_mbtowc+0x1a>
 8009506:	b14b      	cbz	r3, 800951c <__ascii_mbtowc+0x1e>
 8009508:	7813      	ldrb	r3, [r2, #0]
 800950a:	600b      	str	r3, [r1, #0]
 800950c:	7812      	ldrb	r2, [r2, #0]
 800950e:	1e10      	subs	r0, r2, #0
 8009510:	bf18      	it	ne
 8009512:	2001      	movne	r0, #1
 8009514:	b002      	add	sp, #8
 8009516:	4770      	bx	lr
 8009518:	4610      	mov	r0, r2
 800951a:	e7fb      	b.n	8009514 <__ascii_mbtowc+0x16>
 800951c:	f06f 0001 	mvn.w	r0, #1
 8009520:	e7f8      	b.n	8009514 <__ascii_mbtowc+0x16>

08009522 <_realloc_r>:
 8009522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009526:	4607      	mov	r7, r0
 8009528:	4614      	mov	r4, r2
 800952a:	460d      	mov	r5, r1
 800952c:	b921      	cbnz	r1, 8009538 <_realloc_r+0x16>
 800952e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009532:	4611      	mov	r1, r2
 8009534:	f7fd be68 	b.w	8007208 <_malloc_r>
 8009538:	b92a      	cbnz	r2, 8009546 <_realloc_r+0x24>
 800953a:	f7fd fdf1 	bl	8007120 <_free_r>
 800953e:	4625      	mov	r5, r4
 8009540:	4628      	mov	r0, r5
 8009542:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009546:	f000 f840 	bl	80095ca <_malloc_usable_size_r>
 800954a:	4284      	cmp	r4, r0
 800954c:	4606      	mov	r6, r0
 800954e:	d802      	bhi.n	8009556 <_realloc_r+0x34>
 8009550:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009554:	d8f4      	bhi.n	8009540 <_realloc_r+0x1e>
 8009556:	4621      	mov	r1, r4
 8009558:	4638      	mov	r0, r7
 800955a:	f7fd fe55 	bl	8007208 <_malloc_r>
 800955e:	4680      	mov	r8, r0
 8009560:	b908      	cbnz	r0, 8009566 <_realloc_r+0x44>
 8009562:	4645      	mov	r5, r8
 8009564:	e7ec      	b.n	8009540 <_realloc_r+0x1e>
 8009566:	42b4      	cmp	r4, r6
 8009568:	4622      	mov	r2, r4
 800956a:	4629      	mov	r1, r5
 800956c:	bf28      	it	cs
 800956e:	4632      	movcs	r2, r6
 8009570:	f7ff fc44 	bl	8008dfc <memcpy>
 8009574:	4629      	mov	r1, r5
 8009576:	4638      	mov	r0, r7
 8009578:	f7fd fdd2 	bl	8007120 <_free_r>
 800957c:	e7f1      	b.n	8009562 <_realloc_r+0x40>

0800957e <__ascii_wctomb>:
 800957e:	4603      	mov	r3, r0
 8009580:	4608      	mov	r0, r1
 8009582:	b141      	cbz	r1, 8009596 <__ascii_wctomb+0x18>
 8009584:	2aff      	cmp	r2, #255	@ 0xff
 8009586:	d904      	bls.n	8009592 <__ascii_wctomb+0x14>
 8009588:	228a      	movs	r2, #138	@ 0x8a
 800958a:	601a      	str	r2, [r3, #0]
 800958c:	f04f 30ff 	mov.w	r0, #4294967295
 8009590:	4770      	bx	lr
 8009592:	700a      	strb	r2, [r1, #0]
 8009594:	2001      	movs	r0, #1
 8009596:	4770      	bx	lr

08009598 <fiprintf>:
 8009598:	b40e      	push	{r1, r2, r3}
 800959a:	b503      	push	{r0, r1, lr}
 800959c:	4601      	mov	r1, r0
 800959e:	ab03      	add	r3, sp, #12
 80095a0:	4805      	ldr	r0, [pc, #20]	@ (80095b8 <fiprintf+0x20>)
 80095a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80095a6:	6800      	ldr	r0, [r0, #0]
 80095a8:	9301      	str	r3, [sp, #4]
 80095aa:	f000 f83f 	bl	800962c <_vfiprintf_r>
 80095ae:	b002      	add	sp, #8
 80095b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80095b4:	b003      	add	sp, #12
 80095b6:	4770      	bx	lr
 80095b8:	20000024 	.word	0x20000024

080095bc <abort>:
 80095bc:	b508      	push	{r3, lr}
 80095be:	2006      	movs	r0, #6
 80095c0:	f000 fa08 	bl	80099d4 <raise>
 80095c4:	2001      	movs	r0, #1
 80095c6:	f7f8 fdef 	bl	80021a8 <_exit>

080095ca <_malloc_usable_size_r>:
 80095ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095ce:	1f18      	subs	r0, r3, #4
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	bfbc      	itt	lt
 80095d4:	580b      	ldrlt	r3, [r1, r0]
 80095d6:	18c0      	addlt	r0, r0, r3
 80095d8:	4770      	bx	lr

080095da <__sfputc_r>:
 80095da:	6893      	ldr	r3, [r2, #8]
 80095dc:	3b01      	subs	r3, #1
 80095de:	2b00      	cmp	r3, #0
 80095e0:	b410      	push	{r4}
 80095e2:	6093      	str	r3, [r2, #8]
 80095e4:	da08      	bge.n	80095f8 <__sfputc_r+0x1e>
 80095e6:	6994      	ldr	r4, [r2, #24]
 80095e8:	42a3      	cmp	r3, r4
 80095ea:	db01      	blt.n	80095f0 <__sfputc_r+0x16>
 80095ec:	290a      	cmp	r1, #10
 80095ee:	d103      	bne.n	80095f8 <__sfputc_r+0x1e>
 80095f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095f4:	f000 b932 	b.w	800985c <__swbuf_r>
 80095f8:	6813      	ldr	r3, [r2, #0]
 80095fa:	1c58      	adds	r0, r3, #1
 80095fc:	6010      	str	r0, [r2, #0]
 80095fe:	7019      	strb	r1, [r3, #0]
 8009600:	4608      	mov	r0, r1
 8009602:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009606:	4770      	bx	lr

08009608 <__sfputs_r>:
 8009608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800960a:	4606      	mov	r6, r0
 800960c:	460f      	mov	r7, r1
 800960e:	4614      	mov	r4, r2
 8009610:	18d5      	adds	r5, r2, r3
 8009612:	42ac      	cmp	r4, r5
 8009614:	d101      	bne.n	800961a <__sfputs_r+0x12>
 8009616:	2000      	movs	r0, #0
 8009618:	e007      	b.n	800962a <__sfputs_r+0x22>
 800961a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800961e:	463a      	mov	r2, r7
 8009620:	4630      	mov	r0, r6
 8009622:	f7ff ffda 	bl	80095da <__sfputc_r>
 8009626:	1c43      	adds	r3, r0, #1
 8009628:	d1f3      	bne.n	8009612 <__sfputs_r+0xa>
 800962a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800962c <_vfiprintf_r>:
 800962c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009630:	460d      	mov	r5, r1
 8009632:	b09d      	sub	sp, #116	@ 0x74
 8009634:	4614      	mov	r4, r2
 8009636:	4698      	mov	r8, r3
 8009638:	4606      	mov	r6, r0
 800963a:	b118      	cbz	r0, 8009644 <_vfiprintf_r+0x18>
 800963c:	6a03      	ldr	r3, [r0, #32]
 800963e:	b90b      	cbnz	r3, 8009644 <_vfiprintf_r+0x18>
 8009640:	f7fc fdb8 	bl	80061b4 <__sinit>
 8009644:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009646:	07d9      	lsls	r1, r3, #31
 8009648:	d405      	bmi.n	8009656 <_vfiprintf_r+0x2a>
 800964a:	89ab      	ldrh	r3, [r5, #12]
 800964c:	059a      	lsls	r2, r3, #22
 800964e:	d402      	bmi.n	8009656 <_vfiprintf_r+0x2a>
 8009650:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009652:	f7fc ff04 	bl	800645e <__retarget_lock_acquire_recursive>
 8009656:	89ab      	ldrh	r3, [r5, #12]
 8009658:	071b      	lsls	r3, r3, #28
 800965a:	d501      	bpl.n	8009660 <_vfiprintf_r+0x34>
 800965c:	692b      	ldr	r3, [r5, #16]
 800965e:	b99b      	cbnz	r3, 8009688 <_vfiprintf_r+0x5c>
 8009660:	4629      	mov	r1, r5
 8009662:	4630      	mov	r0, r6
 8009664:	f000 f938 	bl	80098d8 <__swsetup_r>
 8009668:	b170      	cbz	r0, 8009688 <_vfiprintf_r+0x5c>
 800966a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800966c:	07dc      	lsls	r4, r3, #31
 800966e:	d504      	bpl.n	800967a <_vfiprintf_r+0x4e>
 8009670:	f04f 30ff 	mov.w	r0, #4294967295
 8009674:	b01d      	add	sp, #116	@ 0x74
 8009676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800967a:	89ab      	ldrh	r3, [r5, #12]
 800967c:	0598      	lsls	r0, r3, #22
 800967e:	d4f7      	bmi.n	8009670 <_vfiprintf_r+0x44>
 8009680:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009682:	f7fc feed 	bl	8006460 <__retarget_lock_release_recursive>
 8009686:	e7f3      	b.n	8009670 <_vfiprintf_r+0x44>
 8009688:	2300      	movs	r3, #0
 800968a:	9309      	str	r3, [sp, #36]	@ 0x24
 800968c:	2320      	movs	r3, #32
 800968e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009692:	f8cd 800c 	str.w	r8, [sp, #12]
 8009696:	2330      	movs	r3, #48	@ 0x30
 8009698:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009848 <_vfiprintf_r+0x21c>
 800969c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80096a0:	f04f 0901 	mov.w	r9, #1
 80096a4:	4623      	mov	r3, r4
 80096a6:	469a      	mov	sl, r3
 80096a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096ac:	b10a      	cbz	r2, 80096b2 <_vfiprintf_r+0x86>
 80096ae:	2a25      	cmp	r2, #37	@ 0x25
 80096b0:	d1f9      	bne.n	80096a6 <_vfiprintf_r+0x7a>
 80096b2:	ebba 0b04 	subs.w	fp, sl, r4
 80096b6:	d00b      	beq.n	80096d0 <_vfiprintf_r+0xa4>
 80096b8:	465b      	mov	r3, fp
 80096ba:	4622      	mov	r2, r4
 80096bc:	4629      	mov	r1, r5
 80096be:	4630      	mov	r0, r6
 80096c0:	f7ff ffa2 	bl	8009608 <__sfputs_r>
 80096c4:	3001      	adds	r0, #1
 80096c6:	f000 80a7 	beq.w	8009818 <_vfiprintf_r+0x1ec>
 80096ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096cc:	445a      	add	r2, fp
 80096ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80096d0:	f89a 3000 	ldrb.w	r3, [sl]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	f000 809f 	beq.w	8009818 <_vfiprintf_r+0x1ec>
 80096da:	2300      	movs	r3, #0
 80096dc:	f04f 32ff 	mov.w	r2, #4294967295
 80096e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096e4:	f10a 0a01 	add.w	sl, sl, #1
 80096e8:	9304      	str	r3, [sp, #16]
 80096ea:	9307      	str	r3, [sp, #28]
 80096ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80096f2:	4654      	mov	r4, sl
 80096f4:	2205      	movs	r2, #5
 80096f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096fa:	4853      	ldr	r0, [pc, #332]	@ (8009848 <_vfiprintf_r+0x21c>)
 80096fc:	f7f6 fd78 	bl	80001f0 <memchr>
 8009700:	9a04      	ldr	r2, [sp, #16]
 8009702:	b9d8      	cbnz	r0, 800973c <_vfiprintf_r+0x110>
 8009704:	06d1      	lsls	r1, r2, #27
 8009706:	bf44      	itt	mi
 8009708:	2320      	movmi	r3, #32
 800970a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800970e:	0713      	lsls	r3, r2, #28
 8009710:	bf44      	itt	mi
 8009712:	232b      	movmi	r3, #43	@ 0x2b
 8009714:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009718:	f89a 3000 	ldrb.w	r3, [sl]
 800971c:	2b2a      	cmp	r3, #42	@ 0x2a
 800971e:	d015      	beq.n	800974c <_vfiprintf_r+0x120>
 8009720:	9a07      	ldr	r2, [sp, #28]
 8009722:	4654      	mov	r4, sl
 8009724:	2000      	movs	r0, #0
 8009726:	f04f 0c0a 	mov.w	ip, #10
 800972a:	4621      	mov	r1, r4
 800972c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009730:	3b30      	subs	r3, #48	@ 0x30
 8009732:	2b09      	cmp	r3, #9
 8009734:	d94b      	bls.n	80097ce <_vfiprintf_r+0x1a2>
 8009736:	b1b0      	cbz	r0, 8009766 <_vfiprintf_r+0x13a>
 8009738:	9207      	str	r2, [sp, #28]
 800973a:	e014      	b.n	8009766 <_vfiprintf_r+0x13a>
 800973c:	eba0 0308 	sub.w	r3, r0, r8
 8009740:	fa09 f303 	lsl.w	r3, r9, r3
 8009744:	4313      	orrs	r3, r2
 8009746:	9304      	str	r3, [sp, #16]
 8009748:	46a2      	mov	sl, r4
 800974a:	e7d2      	b.n	80096f2 <_vfiprintf_r+0xc6>
 800974c:	9b03      	ldr	r3, [sp, #12]
 800974e:	1d19      	adds	r1, r3, #4
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	9103      	str	r1, [sp, #12]
 8009754:	2b00      	cmp	r3, #0
 8009756:	bfbb      	ittet	lt
 8009758:	425b      	neglt	r3, r3
 800975a:	f042 0202 	orrlt.w	r2, r2, #2
 800975e:	9307      	strge	r3, [sp, #28]
 8009760:	9307      	strlt	r3, [sp, #28]
 8009762:	bfb8      	it	lt
 8009764:	9204      	strlt	r2, [sp, #16]
 8009766:	7823      	ldrb	r3, [r4, #0]
 8009768:	2b2e      	cmp	r3, #46	@ 0x2e
 800976a:	d10a      	bne.n	8009782 <_vfiprintf_r+0x156>
 800976c:	7863      	ldrb	r3, [r4, #1]
 800976e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009770:	d132      	bne.n	80097d8 <_vfiprintf_r+0x1ac>
 8009772:	9b03      	ldr	r3, [sp, #12]
 8009774:	1d1a      	adds	r2, r3, #4
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	9203      	str	r2, [sp, #12]
 800977a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800977e:	3402      	adds	r4, #2
 8009780:	9305      	str	r3, [sp, #20]
 8009782:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009858 <_vfiprintf_r+0x22c>
 8009786:	7821      	ldrb	r1, [r4, #0]
 8009788:	2203      	movs	r2, #3
 800978a:	4650      	mov	r0, sl
 800978c:	f7f6 fd30 	bl	80001f0 <memchr>
 8009790:	b138      	cbz	r0, 80097a2 <_vfiprintf_r+0x176>
 8009792:	9b04      	ldr	r3, [sp, #16]
 8009794:	eba0 000a 	sub.w	r0, r0, sl
 8009798:	2240      	movs	r2, #64	@ 0x40
 800979a:	4082      	lsls	r2, r0
 800979c:	4313      	orrs	r3, r2
 800979e:	3401      	adds	r4, #1
 80097a0:	9304      	str	r3, [sp, #16]
 80097a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097a6:	4829      	ldr	r0, [pc, #164]	@ (800984c <_vfiprintf_r+0x220>)
 80097a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80097ac:	2206      	movs	r2, #6
 80097ae:	f7f6 fd1f 	bl	80001f0 <memchr>
 80097b2:	2800      	cmp	r0, #0
 80097b4:	d03f      	beq.n	8009836 <_vfiprintf_r+0x20a>
 80097b6:	4b26      	ldr	r3, [pc, #152]	@ (8009850 <_vfiprintf_r+0x224>)
 80097b8:	bb1b      	cbnz	r3, 8009802 <_vfiprintf_r+0x1d6>
 80097ba:	9b03      	ldr	r3, [sp, #12]
 80097bc:	3307      	adds	r3, #7
 80097be:	f023 0307 	bic.w	r3, r3, #7
 80097c2:	3308      	adds	r3, #8
 80097c4:	9303      	str	r3, [sp, #12]
 80097c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097c8:	443b      	add	r3, r7
 80097ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80097cc:	e76a      	b.n	80096a4 <_vfiprintf_r+0x78>
 80097ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80097d2:	460c      	mov	r4, r1
 80097d4:	2001      	movs	r0, #1
 80097d6:	e7a8      	b.n	800972a <_vfiprintf_r+0xfe>
 80097d8:	2300      	movs	r3, #0
 80097da:	3401      	adds	r4, #1
 80097dc:	9305      	str	r3, [sp, #20]
 80097de:	4619      	mov	r1, r3
 80097e0:	f04f 0c0a 	mov.w	ip, #10
 80097e4:	4620      	mov	r0, r4
 80097e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097ea:	3a30      	subs	r2, #48	@ 0x30
 80097ec:	2a09      	cmp	r2, #9
 80097ee:	d903      	bls.n	80097f8 <_vfiprintf_r+0x1cc>
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d0c6      	beq.n	8009782 <_vfiprintf_r+0x156>
 80097f4:	9105      	str	r1, [sp, #20]
 80097f6:	e7c4      	b.n	8009782 <_vfiprintf_r+0x156>
 80097f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80097fc:	4604      	mov	r4, r0
 80097fe:	2301      	movs	r3, #1
 8009800:	e7f0      	b.n	80097e4 <_vfiprintf_r+0x1b8>
 8009802:	ab03      	add	r3, sp, #12
 8009804:	9300      	str	r3, [sp, #0]
 8009806:	462a      	mov	r2, r5
 8009808:	4b12      	ldr	r3, [pc, #72]	@ (8009854 <_vfiprintf_r+0x228>)
 800980a:	a904      	add	r1, sp, #16
 800980c:	4630      	mov	r0, r6
 800980e:	f7fb fe81 	bl	8005514 <_printf_float>
 8009812:	4607      	mov	r7, r0
 8009814:	1c78      	adds	r0, r7, #1
 8009816:	d1d6      	bne.n	80097c6 <_vfiprintf_r+0x19a>
 8009818:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800981a:	07d9      	lsls	r1, r3, #31
 800981c:	d405      	bmi.n	800982a <_vfiprintf_r+0x1fe>
 800981e:	89ab      	ldrh	r3, [r5, #12]
 8009820:	059a      	lsls	r2, r3, #22
 8009822:	d402      	bmi.n	800982a <_vfiprintf_r+0x1fe>
 8009824:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009826:	f7fc fe1b 	bl	8006460 <__retarget_lock_release_recursive>
 800982a:	89ab      	ldrh	r3, [r5, #12]
 800982c:	065b      	lsls	r3, r3, #25
 800982e:	f53f af1f 	bmi.w	8009670 <_vfiprintf_r+0x44>
 8009832:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009834:	e71e      	b.n	8009674 <_vfiprintf_r+0x48>
 8009836:	ab03      	add	r3, sp, #12
 8009838:	9300      	str	r3, [sp, #0]
 800983a:	462a      	mov	r2, r5
 800983c:	4b05      	ldr	r3, [pc, #20]	@ (8009854 <_vfiprintf_r+0x228>)
 800983e:	a904      	add	r1, sp, #16
 8009840:	4630      	mov	r0, r6
 8009842:	f7fc f8ff 	bl	8005a44 <_printf_i>
 8009846:	e7e4      	b.n	8009812 <_vfiprintf_r+0x1e6>
 8009848:	08009dcd 	.word	0x08009dcd
 800984c:	08009dd7 	.word	0x08009dd7
 8009850:	08005515 	.word	0x08005515
 8009854:	08009609 	.word	0x08009609
 8009858:	08009dd3 	.word	0x08009dd3

0800985c <__swbuf_r>:
 800985c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800985e:	460e      	mov	r6, r1
 8009860:	4614      	mov	r4, r2
 8009862:	4605      	mov	r5, r0
 8009864:	b118      	cbz	r0, 800986e <__swbuf_r+0x12>
 8009866:	6a03      	ldr	r3, [r0, #32]
 8009868:	b90b      	cbnz	r3, 800986e <__swbuf_r+0x12>
 800986a:	f7fc fca3 	bl	80061b4 <__sinit>
 800986e:	69a3      	ldr	r3, [r4, #24]
 8009870:	60a3      	str	r3, [r4, #8]
 8009872:	89a3      	ldrh	r3, [r4, #12]
 8009874:	071a      	lsls	r2, r3, #28
 8009876:	d501      	bpl.n	800987c <__swbuf_r+0x20>
 8009878:	6923      	ldr	r3, [r4, #16]
 800987a:	b943      	cbnz	r3, 800988e <__swbuf_r+0x32>
 800987c:	4621      	mov	r1, r4
 800987e:	4628      	mov	r0, r5
 8009880:	f000 f82a 	bl	80098d8 <__swsetup_r>
 8009884:	b118      	cbz	r0, 800988e <__swbuf_r+0x32>
 8009886:	f04f 37ff 	mov.w	r7, #4294967295
 800988a:	4638      	mov	r0, r7
 800988c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800988e:	6823      	ldr	r3, [r4, #0]
 8009890:	6922      	ldr	r2, [r4, #16]
 8009892:	1a98      	subs	r0, r3, r2
 8009894:	6963      	ldr	r3, [r4, #20]
 8009896:	b2f6      	uxtb	r6, r6
 8009898:	4283      	cmp	r3, r0
 800989a:	4637      	mov	r7, r6
 800989c:	dc05      	bgt.n	80098aa <__swbuf_r+0x4e>
 800989e:	4621      	mov	r1, r4
 80098a0:	4628      	mov	r0, r5
 80098a2:	f7ff fa47 	bl	8008d34 <_fflush_r>
 80098a6:	2800      	cmp	r0, #0
 80098a8:	d1ed      	bne.n	8009886 <__swbuf_r+0x2a>
 80098aa:	68a3      	ldr	r3, [r4, #8]
 80098ac:	3b01      	subs	r3, #1
 80098ae:	60a3      	str	r3, [r4, #8]
 80098b0:	6823      	ldr	r3, [r4, #0]
 80098b2:	1c5a      	adds	r2, r3, #1
 80098b4:	6022      	str	r2, [r4, #0]
 80098b6:	701e      	strb	r6, [r3, #0]
 80098b8:	6962      	ldr	r2, [r4, #20]
 80098ba:	1c43      	adds	r3, r0, #1
 80098bc:	429a      	cmp	r2, r3
 80098be:	d004      	beq.n	80098ca <__swbuf_r+0x6e>
 80098c0:	89a3      	ldrh	r3, [r4, #12]
 80098c2:	07db      	lsls	r3, r3, #31
 80098c4:	d5e1      	bpl.n	800988a <__swbuf_r+0x2e>
 80098c6:	2e0a      	cmp	r6, #10
 80098c8:	d1df      	bne.n	800988a <__swbuf_r+0x2e>
 80098ca:	4621      	mov	r1, r4
 80098cc:	4628      	mov	r0, r5
 80098ce:	f7ff fa31 	bl	8008d34 <_fflush_r>
 80098d2:	2800      	cmp	r0, #0
 80098d4:	d0d9      	beq.n	800988a <__swbuf_r+0x2e>
 80098d6:	e7d6      	b.n	8009886 <__swbuf_r+0x2a>

080098d8 <__swsetup_r>:
 80098d8:	b538      	push	{r3, r4, r5, lr}
 80098da:	4b29      	ldr	r3, [pc, #164]	@ (8009980 <__swsetup_r+0xa8>)
 80098dc:	4605      	mov	r5, r0
 80098de:	6818      	ldr	r0, [r3, #0]
 80098e0:	460c      	mov	r4, r1
 80098e2:	b118      	cbz	r0, 80098ec <__swsetup_r+0x14>
 80098e4:	6a03      	ldr	r3, [r0, #32]
 80098e6:	b90b      	cbnz	r3, 80098ec <__swsetup_r+0x14>
 80098e8:	f7fc fc64 	bl	80061b4 <__sinit>
 80098ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098f0:	0719      	lsls	r1, r3, #28
 80098f2:	d422      	bmi.n	800993a <__swsetup_r+0x62>
 80098f4:	06da      	lsls	r2, r3, #27
 80098f6:	d407      	bmi.n	8009908 <__swsetup_r+0x30>
 80098f8:	2209      	movs	r2, #9
 80098fa:	602a      	str	r2, [r5, #0]
 80098fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009900:	81a3      	strh	r3, [r4, #12]
 8009902:	f04f 30ff 	mov.w	r0, #4294967295
 8009906:	e033      	b.n	8009970 <__swsetup_r+0x98>
 8009908:	0758      	lsls	r0, r3, #29
 800990a:	d512      	bpl.n	8009932 <__swsetup_r+0x5a>
 800990c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800990e:	b141      	cbz	r1, 8009922 <__swsetup_r+0x4a>
 8009910:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009914:	4299      	cmp	r1, r3
 8009916:	d002      	beq.n	800991e <__swsetup_r+0x46>
 8009918:	4628      	mov	r0, r5
 800991a:	f7fd fc01 	bl	8007120 <_free_r>
 800991e:	2300      	movs	r3, #0
 8009920:	6363      	str	r3, [r4, #52]	@ 0x34
 8009922:	89a3      	ldrh	r3, [r4, #12]
 8009924:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009928:	81a3      	strh	r3, [r4, #12]
 800992a:	2300      	movs	r3, #0
 800992c:	6063      	str	r3, [r4, #4]
 800992e:	6923      	ldr	r3, [r4, #16]
 8009930:	6023      	str	r3, [r4, #0]
 8009932:	89a3      	ldrh	r3, [r4, #12]
 8009934:	f043 0308 	orr.w	r3, r3, #8
 8009938:	81a3      	strh	r3, [r4, #12]
 800993a:	6923      	ldr	r3, [r4, #16]
 800993c:	b94b      	cbnz	r3, 8009952 <__swsetup_r+0x7a>
 800993e:	89a3      	ldrh	r3, [r4, #12]
 8009940:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009944:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009948:	d003      	beq.n	8009952 <__swsetup_r+0x7a>
 800994a:	4621      	mov	r1, r4
 800994c:	4628      	mov	r0, r5
 800994e:	f000 f883 	bl	8009a58 <__smakebuf_r>
 8009952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009956:	f013 0201 	ands.w	r2, r3, #1
 800995a:	d00a      	beq.n	8009972 <__swsetup_r+0x9a>
 800995c:	2200      	movs	r2, #0
 800995e:	60a2      	str	r2, [r4, #8]
 8009960:	6962      	ldr	r2, [r4, #20]
 8009962:	4252      	negs	r2, r2
 8009964:	61a2      	str	r2, [r4, #24]
 8009966:	6922      	ldr	r2, [r4, #16]
 8009968:	b942      	cbnz	r2, 800997c <__swsetup_r+0xa4>
 800996a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800996e:	d1c5      	bne.n	80098fc <__swsetup_r+0x24>
 8009970:	bd38      	pop	{r3, r4, r5, pc}
 8009972:	0799      	lsls	r1, r3, #30
 8009974:	bf58      	it	pl
 8009976:	6962      	ldrpl	r2, [r4, #20]
 8009978:	60a2      	str	r2, [r4, #8]
 800997a:	e7f4      	b.n	8009966 <__swsetup_r+0x8e>
 800997c:	2000      	movs	r0, #0
 800997e:	e7f7      	b.n	8009970 <__swsetup_r+0x98>
 8009980:	20000024 	.word	0x20000024

08009984 <_raise_r>:
 8009984:	291f      	cmp	r1, #31
 8009986:	b538      	push	{r3, r4, r5, lr}
 8009988:	4605      	mov	r5, r0
 800998a:	460c      	mov	r4, r1
 800998c:	d904      	bls.n	8009998 <_raise_r+0x14>
 800998e:	2316      	movs	r3, #22
 8009990:	6003      	str	r3, [r0, #0]
 8009992:	f04f 30ff 	mov.w	r0, #4294967295
 8009996:	bd38      	pop	{r3, r4, r5, pc}
 8009998:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800999a:	b112      	cbz	r2, 80099a2 <_raise_r+0x1e>
 800999c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80099a0:	b94b      	cbnz	r3, 80099b6 <_raise_r+0x32>
 80099a2:	4628      	mov	r0, r5
 80099a4:	f000 f830 	bl	8009a08 <_getpid_r>
 80099a8:	4622      	mov	r2, r4
 80099aa:	4601      	mov	r1, r0
 80099ac:	4628      	mov	r0, r5
 80099ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099b2:	f000 b817 	b.w	80099e4 <_kill_r>
 80099b6:	2b01      	cmp	r3, #1
 80099b8:	d00a      	beq.n	80099d0 <_raise_r+0x4c>
 80099ba:	1c59      	adds	r1, r3, #1
 80099bc:	d103      	bne.n	80099c6 <_raise_r+0x42>
 80099be:	2316      	movs	r3, #22
 80099c0:	6003      	str	r3, [r0, #0]
 80099c2:	2001      	movs	r0, #1
 80099c4:	e7e7      	b.n	8009996 <_raise_r+0x12>
 80099c6:	2100      	movs	r1, #0
 80099c8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80099cc:	4620      	mov	r0, r4
 80099ce:	4798      	blx	r3
 80099d0:	2000      	movs	r0, #0
 80099d2:	e7e0      	b.n	8009996 <_raise_r+0x12>

080099d4 <raise>:
 80099d4:	4b02      	ldr	r3, [pc, #8]	@ (80099e0 <raise+0xc>)
 80099d6:	4601      	mov	r1, r0
 80099d8:	6818      	ldr	r0, [r3, #0]
 80099da:	f7ff bfd3 	b.w	8009984 <_raise_r>
 80099de:	bf00      	nop
 80099e0:	20000024 	.word	0x20000024

080099e4 <_kill_r>:
 80099e4:	b538      	push	{r3, r4, r5, lr}
 80099e6:	4d07      	ldr	r5, [pc, #28]	@ (8009a04 <_kill_r+0x20>)
 80099e8:	2300      	movs	r3, #0
 80099ea:	4604      	mov	r4, r0
 80099ec:	4608      	mov	r0, r1
 80099ee:	4611      	mov	r1, r2
 80099f0:	602b      	str	r3, [r5, #0]
 80099f2:	f7f8 fbc9 	bl	8002188 <_kill>
 80099f6:	1c43      	adds	r3, r0, #1
 80099f8:	d102      	bne.n	8009a00 <_kill_r+0x1c>
 80099fa:	682b      	ldr	r3, [r5, #0]
 80099fc:	b103      	cbz	r3, 8009a00 <_kill_r+0x1c>
 80099fe:	6023      	str	r3, [r4, #0]
 8009a00:	bd38      	pop	{r3, r4, r5, pc}
 8009a02:	bf00      	nop
 8009a04:	200004f4 	.word	0x200004f4

08009a08 <_getpid_r>:
 8009a08:	f7f8 bbb6 	b.w	8002178 <_getpid>

08009a0c <__swhatbuf_r>:
 8009a0c:	b570      	push	{r4, r5, r6, lr}
 8009a0e:	460c      	mov	r4, r1
 8009a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a14:	2900      	cmp	r1, #0
 8009a16:	b096      	sub	sp, #88	@ 0x58
 8009a18:	4615      	mov	r5, r2
 8009a1a:	461e      	mov	r6, r3
 8009a1c:	da0d      	bge.n	8009a3a <__swhatbuf_r+0x2e>
 8009a1e:	89a3      	ldrh	r3, [r4, #12]
 8009a20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a24:	f04f 0100 	mov.w	r1, #0
 8009a28:	bf14      	ite	ne
 8009a2a:	2340      	movne	r3, #64	@ 0x40
 8009a2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a30:	2000      	movs	r0, #0
 8009a32:	6031      	str	r1, [r6, #0]
 8009a34:	602b      	str	r3, [r5, #0]
 8009a36:	b016      	add	sp, #88	@ 0x58
 8009a38:	bd70      	pop	{r4, r5, r6, pc}
 8009a3a:	466a      	mov	r2, sp
 8009a3c:	f000 f848 	bl	8009ad0 <_fstat_r>
 8009a40:	2800      	cmp	r0, #0
 8009a42:	dbec      	blt.n	8009a1e <__swhatbuf_r+0x12>
 8009a44:	9901      	ldr	r1, [sp, #4]
 8009a46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a4e:	4259      	negs	r1, r3
 8009a50:	4159      	adcs	r1, r3
 8009a52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a56:	e7eb      	b.n	8009a30 <__swhatbuf_r+0x24>

08009a58 <__smakebuf_r>:
 8009a58:	898b      	ldrh	r3, [r1, #12]
 8009a5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a5c:	079d      	lsls	r5, r3, #30
 8009a5e:	4606      	mov	r6, r0
 8009a60:	460c      	mov	r4, r1
 8009a62:	d507      	bpl.n	8009a74 <__smakebuf_r+0x1c>
 8009a64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a68:	6023      	str	r3, [r4, #0]
 8009a6a:	6123      	str	r3, [r4, #16]
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	6163      	str	r3, [r4, #20]
 8009a70:	b003      	add	sp, #12
 8009a72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a74:	ab01      	add	r3, sp, #4
 8009a76:	466a      	mov	r2, sp
 8009a78:	f7ff ffc8 	bl	8009a0c <__swhatbuf_r>
 8009a7c:	9f00      	ldr	r7, [sp, #0]
 8009a7e:	4605      	mov	r5, r0
 8009a80:	4639      	mov	r1, r7
 8009a82:	4630      	mov	r0, r6
 8009a84:	f7fd fbc0 	bl	8007208 <_malloc_r>
 8009a88:	b948      	cbnz	r0, 8009a9e <__smakebuf_r+0x46>
 8009a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a8e:	059a      	lsls	r2, r3, #22
 8009a90:	d4ee      	bmi.n	8009a70 <__smakebuf_r+0x18>
 8009a92:	f023 0303 	bic.w	r3, r3, #3
 8009a96:	f043 0302 	orr.w	r3, r3, #2
 8009a9a:	81a3      	strh	r3, [r4, #12]
 8009a9c:	e7e2      	b.n	8009a64 <__smakebuf_r+0xc>
 8009a9e:	89a3      	ldrh	r3, [r4, #12]
 8009aa0:	6020      	str	r0, [r4, #0]
 8009aa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009aa6:	81a3      	strh	r3, [r4, #12]
 8009aa8:	9b01      	ldr	r3, [sp, #4]
 8009aaa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009aae:	b15b      	cbz	r3, 8009ac8 <__smakebuf_r+0x70>
 8009ab0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ab4:	4630      	mov	r0, r6
 8009ab6:	f000 f81d 	bl	8009af4 <_isatty_r>
 8009aba:	b128      	cbz	r0, 8009ac8 <__smakebuf_r+0x70>
 8009abc:	89a3      	ldrh	r3, [r4, #12]
 8009abe:	f023 0303 	bic.w	r3, r3, #3
 8009ac2:	f043 0301 	orr.w	r3, r3, #1
 8009ac6:	81a3      	strh	r3, [r4, #12]
 8009ac8:	89a3      	ldrh	r3, [r4, #12]
 8009aca:	431d      	orrs	r5, r3
 8009acc:	81a5      	strh	r5, [r4, #12]
 8009ace:	e7cf      	b.n	8009a70 <__smakebuf_r+0x18>

08009ad0 <_fstat_r>:
 8009ad0:	b538      	push	{r3, r4, r5, lr}
 8009ad2:	4d07      	ldr	r5, [pc, #28]	@ (8009af0 <_fstat_r+0x20>)
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	4604      	mov	r4, r0
 8009ad8:	4608      	mov	r0, r1
 8009ada:	4611      	mov	r1, r2
 8009adc:	602b      	str	r3, [r5, #0]
 8009ade:	f7f8 fbb3 	bl	8002248 <_fstat>
 8009ae2:	1c43      	adds	r3, r0, #1
 8009ae4:	d102      	bne.n	8009aec <_fstat_r+0x1c>
 8009ae6:	682b      	ldr	r3, [r5, #0]
 8009ae8:	b103      	cbz	r3, 8009aec <_fstat_r+0x1c>
 8009aea:	6023      	str	r3, [r4, #0]
 8009aec:	bd38      	pop	{r3, r4, r5, pc}
 8009aee:	bf00      	nop
 8009af0:	200004f4 	.word	0x200004f4

08009af4 <_isatty_r>:
 8009af4:	b538      	push	{r3, r4, r5, lr}
 8009af6:	4d06      	ldr	r5, [pc, #24]	@ (8009b10 <_isatty_r+0x1c>)
 8009af8:	2300      	movs	r3, #0
 8009afa:	4604      	mov	r4, r0
 8009afc:	4608      	mov	r0, r1
 8009afe:	602b      	str	r3, [r5, #0]
 8009b00:	f7f8 fbb2 	bl	8002268 <_isatty>
 8009b04:	1c43      	adds	r3, r0, #1
 8009b06:	d102      	bne.n	8009b0e <_isatty_r+0x1a>
 8009b08:	682b      	ldr	r3, [r5, #0]
 8009b0a:	b103      	cbz	r3, 8009b0e <_isatty_r+0x1a>
 8009b0c:	6023      	str	r3, [r4, #0]
 8009b0e:	bd38      	pop	{r3, r4, r5, pc}
 8009b10:	200004f4 	.word	0x200004f4

08009b14 <_init>:
 8009b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b16:	bf00      	nop
 8009b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b1a:	bc08      	pop	{r3}
 8009b1c:	469e      	mov	lr, r3
 8009b1e:	4770      	bx	lr

08009b20 <_fini>:
 8009b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b22:	bf00      	nop
 8009b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b26:	bc08      	pop	{r3}
 8009b28:	469e      	mov	lr, r3
 8009b2a:	4770      	bx	lr
