# SR-latch
Verilog implementation of an SR Latch with testbench demonstrating basic sequential logic behavior.
