## How to use it
The code is producing a multistage RISC-V core. There is a 3 cycles delay in calculating the next pc - dealing with nops in pipeline.

![alt text](https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_dec20-razvanionescu-77/blob/master/12_RV_3-Cycle_RISC-V_Multistages/RV_3-Cycle_RISC-V_Multistages_Diagram.PNG "Diagram")
![alt text](https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_dec20-razvanionescu-77/blob/master/12_RV_3-Cycle_RISC-V_Multistages/RV_3-Cycle_RISC-V_Mulistages_Waveform.PNG "Waveform")
