|Gulnaz_2020510121_Group31_ControlUnit
ALU_Overflow <= Yasamin_2022510013_Group31_ALU:inst23.Overflow
IR_Q[0] <= InstructionRegister:inst14.q[0]
IR_Q[1] <= InstructionRegister:inst14.q[1]
IR_Q[2] <= InstructionRegister:inst14.q[2]
IR_Q[3] <= InstructionRegister:inst14.q[3]
IR_Q[4] <= InstructionRegister:inst14.q[4]
IR_Q[5] <= InstructionRegister:inst14.q[5]
IR_Q[6] <= InstructionRegister:inst14.q[6]
IR_Q[7] <= InstructionRegister:inst14.q[7]
IR_Q[8] <= InstructionRegister:inst14.q[8]
IR_Q[9] <= InstructionRegister:inst14.q[9]
IR_Q[10] <= InstructionRegister:inst14.q[10]
T1 <= inst46.DB_MAX_OUTPUT_PORT_TYPE
T4 <= inst50.DB_MAX_OUTPUT_PORT_TYPE
D8 <= IR_Decoder:inst87.eq8
D14 <= IR_Decoder:inst87.eq14
D13 <= IR_Decoder:inst87.eq13
D9 <= IR_Decoder:inst87.eq9
D10 <= IR_Decoder:inst87.eq10
D15 <= IR_Decoder:inst87.eq15
D5 <= IR_Decoder:inst87.eq5
D6 <= IR_Decoder:inst87.eq6
D4 <= IR_Decoder:inst87.eq4
D2 <= IR_Decoder:inst87.eq2
D3 <= IR_Decoder:inst87.eq3
D1 <= IR_Decoder:inst87.eq1
D0 <= IR_Decoder:inst87.eq0
D12 <= IR_Decoder:inst87.eq12
D11 <= IR_Decoder:inst87.eq11
T3 <= inst49.DB_MAX_OUTPUT_PORT_TYPE
Register_CLK => inst53.IN0
Register_CLK => InstructionRegister:inst14.clock
Register_CLK => over_flow:inst.clock
Register_CLK => ProgramCounter:inst12.clock
Register_CLK => stack_pointer:inst16.clk
Register_CLK => Register1:inst5.clock
Register_CLK => Register2:inst6.clock
Register_CLK => Register3:inst8.clock
Register_CLK => AddressRegister:inst10.clock
Register_CLK => InputRegister:inst111.clock
Register_CLK => OutputRegister:inst9.clock
InstructionMemory[0] <= InstructionMemory_ROM:inst4.q[0]
InstructionMemory[1] <= InstructionMemory_ROM:inst4.q[1]
InstructionMemory[2] <= InstructionMemory_ROM:inst4.q[2]
InstructionMemory[3] <= InstructionMemory_ROM:inst4.q[3]
InstructionMemory[4] <= InstructionMemory_ROM:inst4.q[4]
InstructionMemory[5] <= InstructionMemory_ROM:inst4.q[5]
InstructionMemory[6] <= InstructionMemory_ROM:inst4.q[6]
InstructionMemory[7] <= InstructionMemory_ROM:inst4.q[7]
InstructionMemory[8] <= InstructionMemory_ROM:inst4.q[8]
InstructionMemory[9] <= InstructionMemory_ROM:inst4.q[9]
InstructionMemory[10] <= InstructionMemory_ROM:inst4.q[10]
T0 <= inst145.DB_MAX_OUTPUT_PORT_TYPE
Memory_CLK => InstructionMemory_ROM:inst4.clock
Memory_CLK => StackMemory_RAM:inst11.clock
Memory_CLK => DataMemory_RAM:inst15.clock
PC_Q[0] <= ProgramCounter:inst12.q[0]
PC_Q[1] <= ProgramCounter:inst12.q[1]
PC_Q[2] <= ProgramCounter:inst12.q[2]
PC_Q[3] <= ProgramCounter:inst12.q[3]
PC_Q[4] <= ProgramCounter:inst12.q[4]
over_flow <= over_flow:inst.q[0]
StackMemory[0] <= StackMemory_RAM:inst11.q[0]
StackMemory[1] <= StackMemory_RAM:inst11.q[1]
StackMemory[2] <= StackMemory_RAM:inst11.q[2]
StackMemory[3] <= StackMemory_RAM:inst11.q[3]
StackMemory[4] <= StackMemory_RAM:inst11.q[4]
SP_Q[0] <= stack_pointer:inst16.sp_addr[0]
SP_Q[1] <= stack_pointer:inst16.sp_addr[1]
SP_Q[2] <= stack_pointer:inst16.sp_addr[2]
SP_Q[3] <= stack_pointer:inst16.sp_addr[3]
R0_Q[0] <= Register1:inst5.q[0]
R0_Q[1] <= Register1:inst5.q[1]
R0_Q[2] <= Register1:inst5.q[2]
R0_Q[3] <= Register1:inst5.q[3]
BUS[0] <= BUS_out[0].DB_MAX_OUTPUT_PORT_TYPE
BUS[1] <= BUS_out[1].DB_MAX_OUTPUT_PORT_TYPE
BUS[2] <= BUS_out[2].DB_MAX_OUTPUT_PORT_TYPE
BUS[3] <= BUS_out[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_out[0] <= Yasamin_2022510013_Group31_ALU:inst23.OUTPUT[0]
ALU_out[1] <= Yasamin_2022510013_Group31_ALU:inst23.OUTPUT[1]
ALU_out[2] <= Yasamin_2022510013_Group31_ALU:inst23.OUTPUT[2]
ALU_out[3] <= Yasamin_2022510013_Group31_ALU:inst23.OUTPUT[3]
R1_Q[0] <= Register2:inst6.q[0]
R1_Q[1] <= Register2:inst6.q[1]
R1_Q[2] <= Register2:inst6.q[2]
R1_Q[3] <= Register2:inst6.q[3]
R2_Q[0] <= Register3:inst8.q[0]
R2_Q[1] <= Register3:inst8.q[1]
R2_Q[2] <= Register3:inst8.q[2]
R2_Q[3] <= Register3:inst8.q[3]
Input[0] => RD_MUX:inst45.data3x[0]
Input[0] => InputRegister:inst111.data[0]
Input[1] => RD_MUX:inst45.data3x[1]
Input[1] => InputRegister:inst111.data[1]
Input[2] => RD_MUX:inst45.data3x[2]
Input[2] => InputRegister:inst111.data[2]
Input[3] => RD_MUX:inst45.data3x[3]
Input[3] => InputRegister:inst111.data[3]
DataMemory[0] <= DataMemory_RAM:inst15.q[0]
DataMemory[1] <= DataMemory_RAM:inst15.q[1]
DataMemory[2] <= DataMemory_RAM:inst15.q[2]
DataMemory[3] <= DataMemory_RAM:inst15.q[3]
AR_Q[0] <= AddressRegister:inst10.q[0]
AR_Q[1] <= AddressRegister:inst10.q[1]
AR_Q[2] <= AddressRegister:inst10.q[2]
AR_Q[3] <= AddressRegister:inst10.q[3]
Input_Q[0] <= InputRegister:inst111.q[0]
Input_Q[1] <= InputRegister:inst111.q[1]
Input_Q[2] <= InputRegister:inst111.q[2]
Input_Q[3] <= InputRegister:inst111.q[3]
D7 <= <GND>
T2 <= inst48.DB_MAX_OUTPUT_PORT_TYPE
Output_Q[0] <= OutputRegister:inst9.q[0]
Output_Q[1] <= OutputRegister:inst9.q[1]
Output_Q[2] <= OutputRegister:inst9.q[2]
Output_Q[3] <= OutputRegister:inst9.q[3]
SCOUT[0] <= TIME_SC[0].DB_MAX_OUTPUT_PORT_TYPE
SCOUT[1] <= TIME_SC[1].DB_MAX_OUTPUT_PORT_TYPE
SCOUT[2] <= TIME_SC[2].DB_MAX_OUTPUT_PORT_TYPE


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23
Overflow <= OVERFLOW:inst3.result
S1[0] => Increment:inst4.datab[0]
S1[0] => Adder:inst5.dataa[0]
S1[0] => RL_ShiftUnit:inst7.data[0]
S1[0] => inst1[0].IN0
S1[0] => inst[0].IN0
S1[0] => inst2[0].IN0
S1[1] => Increment:inst4.datab[1]
S1[1] => Adder:inst5.dataa[1]
S1[1] => RL_ShiftUnit:inst7.data[1]
S1[1] => inst1[1].IN0
S1[1] => inst[1].IN0
S1[1] => inst2[1].IN0
S1[2] => Increment:inst4.datab[2]
S1[2] => Adder:inst5.dataa[2]
S1[2] => RL_ShiftUnit:inst7.data[2]
S1[2] => inst1[2].IN0
S1[2] => inst[2].IN0
S1[2] => inst2[2].IN0
S1[3] => Increment:inst4.datab[3]
S1[3] => Adder:inst5.dataa[3]
S1[3] => RL_ShiftUnit:inst7.data[3]
S1[3] => inst1[3].IN0
S1[3] => inst[3].IN0
S1[3] => inst2[3].IN0
S2[0] => Adder:inst5.datab[0]
S2[0] => inst1[0].IN1
S2[0] => inst2[0].IN1
S2[1] => Adder:inst5.datab[1]
S2[1] => inst1[1].IN1
S2[1] => inst2[1].IN1
S2[2] => Adder:inst5.datab[2]
S2[2] => inst1[2].IN1
S2[2] => inst2[2].IN1
S2[3] => Adder:inst5.datab[3]
S2[3] => inst1[3].IN1
S2[3] => inst2[3].IN1
Op_code[0] => RL_ShiftUnit:inst7.selection
Op_code[0] => OVERFLOW:inst3.sel[0]
Op_code[0] => ALU_Op:inst6.sel[0]
Op_code[1] => OVERFLOW:inst3.sel[1]
Op_code[1] => ALU_Op:inst6.sel[1]
Op_code[2] => OVERFLOW:inst3.sel[2]
Op_code[2] => ALU_Op:inst6.sel[2]
Op_code[3] => OVERFLOW:inst3.sel[3]
Op_code[3] => ALU_Op:inst6.sel[3]
OUTPUT[0] <= ALU_Op:inst6.result[0]
OUTPUT[1] <= ALU_Op:inst6.result[1]
OUTPUT[2] <= ALU_Op:inst6.result[2]
OUTPUT[3] <= ALU_Op:inst6.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|OVERFLOW:inst3
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
data5 => LPM_MUX:LPM_MUX_component.DATA[5][0]
data6 => LPM_MUX:LPM_MUX_component.DATA[6][0]
data7 => LPM_MUX:LPM_MUX_component.DATA[7][0]
data8 => LPM_MUX:LPM_MUX_component.DATA[8][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|OVERFLOW:inst3|LPM_MUX:LPM_MUX_component
data[0][0] => mux_j6e:auto_generated.data[0]
data[1][0] => mux_j6e:auto_generated.data[1]
data[2][0] => mux_j6e:auto_generated.data[2]
data[3][0] => mux_j6e:auto_generated.data[3]
data[4][0] => mux_j6e:auto_generated.data[4]
data[5][0] => mux_j6e:auto_generated.data[5]
data[6][0] => mux_j6e:auto_generated.data[6]
data[7][0] => mux_j6e:auto_generated.data[7]
data[8][0] => mux_j6e:auto_generated.data[8]
sel[0] => mux_j6e:auto_generated.sel[0]
sel[1] => mux_j6e:auto_generated.sel[1]
sel[2] => mux_j6e:auto_generated.sel[2]
sel[3] => mux_j6e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j6e:auto_generated.result[0]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|OVERFLOW:inst3|LPM_MUX:LPM_MUX_component|mux_j6e:auto_generated
data[0] => _~24.IN1
data[1] => _~21.IN1
data[2] => _~20.IN1
data[3] => _~17.IN1
data[4] => _~15.IN1
data[5] => _~12.IN1
data[6] => _~11.IN1
data[7] => _~8.IN1
data[8] => _~2.IN1
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~17.IN0
sel[0] => _~19.IN0
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~8.IN0
sel[0] => _~10.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[1] => _~16.IN0
sel[1] => _~22.IN0
sel[1] => _~7.IN0
sel[1] => _~13.IN0
sel[2] => _~1.IN0
sel[2] => _~3.IN0
sel[2] => _~5.IN0
sel[3] => _~0.IN0
sel[3] => _~4.IN0


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|Increment:inst4
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|Increment:inst4|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pni:auto_generated.dataa[0]
dataa[1] => add_sub_pni:auto_generated.dataa[1]
dataa[2] => add_sub_pni:auto_generated.dataa[2]
dataa[3] => add_sub_pni:auto_generated.dataa[3]
datab[0] => add_sub_pni:auto_generated.datab[0]
datab[1] => add_sub_pni:auto_generated.datab[1]
datab[2] => add_sub_pni:auto_generated.datab[2]
datab[3] => add_sub_pni:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pni:auto_generated.result[0]
result[1] <= add_sub_pni:auto_generated.result[1]
result[2] <= add_sub_pni:auto_generated.result[2]
result[3] <= add_sub_pni:auto_generated.result[3]
cout <= <GND>
overflow <= add_sub_pni:auto_generated.overflow


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|Increment:inst4|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pni:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
overflow <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|Adder:inst5
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|Adder:inst5|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_03j:auto_generated.dataa[0]
dataa[1] => add_sub_03j:auto_generated.dataa[1]
dataa[2] => add_sub_03j:auto_generated.dataa[2]
dataa[3] => add_sub_03j:auto_generated.dataa[3]
datab[0] => add_sub_03j:auto_generated.datab[0]
datab[1] => add_sub_03j:auto_generated.datab[1]
datab[2] => add_sub_03j:auto_generated.datab[2]
datab[3] => add_sub_03j:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_03j:auto_generated.result[0]
result[1] <= add_sub_03j:auto_generated.result[1]
result[2] <= add_sub_03j:auto_generated.result[2]
result[3] <= add_sub_03j:auto_generated.result[3]
cout <= add_sub_03j:auto_generated.cout
overflow <= add_sub_03j:auto_generated.overflow


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|Adder:inst5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_03j:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
overflow <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7
overflow <= inst5.DB_MAX_OUTPUT_PORT_TYPE
data[0] => H1:inst3.data0
data[1] => H0:inst2.data1
data[1] => H2:inst6.data0
data[2] => H1:inst3.data1
data[2] => H3:inst7.data0
data[3] => inst5.IN0
data[3] => H2:inst6.data1
selection => inst4.IN0
selection => H0:inst2.sel
selection => H1:inst3.sel
selection => H2:inst6.sel
selection => H3:inst7.sel
R[0] <= H0:inst2.result
R[1] <= H1:inst3.result
R[2] <= H2:inst6.result
R[3] <= H3:inst7.result


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7|H0:inst2
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7|H0:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7|H0:inst2|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7|H1:inst3
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7|H1:inst3|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7|H1:inst3|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7|H2:inst6
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7|H2:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7|H2:inst6|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7|H3:inst7
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7|H3:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|RL_ShiftUnit:inst7|H3:inst7|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|ALU_Op:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data8x[0] => LPM_MUX:LPM_MUX_component.DATA[8][0]
data8x[1] => LPM_MUX:LPM_MUX_component.DATA[8][1]
data8x[2] => LPM_MUX:LPM_MUX_component.DATA[8][2]
data8x[3] => LPM_MUX:LPM_MUX_component.DATA[8][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|ALU_Op:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_m6e:auto_generated.data[0]
data[0][1] => mux_m6e:auto_generated.data[1]
data[0][2] => mux_m6e:auto_generated.data[2]
data[0][3] => mux_m6e:auto_generated.data[3]
data[1][0] => mux_m6e:auto_generated.data[4]
data[1][1] => mux_m6e:auto_generated.data[5]
data[1][2] => mux_m6e:auto_generated.data[6]
data[1][3] => mux_m6e:auto_generated.data[7]
data[2][0] => mux_m6e:auto_generated.data[8]
data[2][1] => mux_m6e:auto_generated.data[9]
data[2][2] => mux_m6e:auto_generated.data[10]
data[2][3] => mux_m6e:auto_generated.data[11]
data[3][0] => mux_m6e:auto_generated.data[12]
data[3][1] => mux_m6e:auto_generated.data[13]
data[3][2] => mux_m6e:auto_generated.data[14]
data[3][3] => mux_m6e:auto_generated.data[15]
data[4][0] => mux_m6e:auto_generated.data[16]
data[4][1] => mux_m6e:auto_generated.data[17]
data[4][2] => mux_m6e:auto_generated.data[18]
data[4][3] => mux_m6e:auto_generated.data[19]
data[5][0] => mux_m6e:auto_generated.data[20]
data[5][1] => mux_m6e:auto_generated.data[21]
data[5][2] => mux_m6e:auto_generated.data[22]
data[5][3] => mux_m6e:auto_generated.data[23]
data[6][0] => mux_m6e:auto_generated.data[24]
data[6][1] => mux_m6e:auto_generated.data[25]
data[6][2] => mux_m6e:auto_generated.data[26]
data[6][3] => mux_m6e:auto_generated.data[27]
data[7][0] => mux_m6e:auto_generated.data[28]
data[7][1] => mux_m6e:auto_generated.data[29]
data[7][2] => mux_m6e:auto_generated.data[30]
data[7][3] => mux_m6e:auto_generated.data[31]
data[8][0] => mux_m6e:auto_generated.data[32]
data[8][1] => mux_m6e:auto_generated.data[33]
data[8][2] => mux_m6e:auto_generated.data[34]
data[8][3] => mux_m6e:auto_generated.data[35]
sel[0] => mux_m6e:auto_generated.sel[0]
sel[1] => mux_m6e:auto_generated.sel[1]
sel[2] => mux_m6e:auto_generated.sel[2]
sel[3] => mux_m6e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m6e:auto_generated.result[0]
result[1] <= mux_m6e:auto_generated.result[1]
result[2] <= mux_m6e:auto_generated.result[2]
result[3] <= mux_m6e:auto_generated.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|Yasamin_2022510013_Group31_ALU:inst23|ALU_Op:inst6|LPM_MUX:LPM_MUX_component|mux_m6e:auto_generated
data[0] => _~99.IN1
data[1] => _~45.IN1
data[2] => _~63.IN1
data[3] => _~81.IN1
data[4] => _~96.IN1
data[5] => _~42.IN1
data[6] => _~60.IN1
data[7] => _~78.IN1
data[8] => _~95.IN1
data[9] => _~41.IN1
data[10] => _~59.IN1
data[11] => _~77.IN1
data[12] => _~92.IN1
data[13] => _~38.IN1
data[14] => _~56.IN1
data[15] => _~74.IN1
data[16] => _~90.IN1
data[17] => _~36.IN1
data[18] => _~54.IN1
data[19] => _~72.IN1
data[20] => _~87.IN1
data[21] => _~33.IN1
data[22] => _~51.IN1
data[23] => _~69.IN1
data[24] => _~86.IN1
data[25] => _~32.IN1
data[26] => _~50.IN1
data[27] => _~68.IN1
data[28] => _~83.IN1
data[29] => _~29.IN1
data[30] => _~47.IN1
data[31] => _~65.IN1
data[32] => _~2.IN1
data[33] => _~9.IN1
data[34] => _~16.IN1
data[35] => _~23.IN1
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~38.IN0
sel[0] => _~40.IN0
sel[0] => _~42.IN0
sel[0] => _~44.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~33.IN0
sel[0] => _~35.IN0
sel[0] => _~56.IN0
sel[0] => _~58.IN0
sel[0] => _~60.IN0
sel[0] => _~62.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~51.IN0
sel[0] => _~53.IN0
sel[0] => _~74.IN0
sel[0] => _~76.IN0
sel[0] => _~78.IN0
sel[0] => _~80.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~69.IN0
sel[0] => _~71.IN0
sel[0] => _~92.IN0
sel[0] => _~94.IN0
sel[0] => _~96.IN0
sel[0] => _~98.IN0
sel[0] => _~83.IN0
sel[0] => _~85.IN0
sel[0] => _~87.IN0
sel[0] => _~89.IN0
sel[1] => _~37.IN0
sel[1] => _~43.IN0
sel[1] => _~28.IN0
sel[1] => _~34.IN0
sel[1] => _~55.IN0
sel[1] => _~61.IN0
sel[1] => _~46.IN0
sel[1] => _~52.IN0
sel[1] => _~73.IN0
sel[1] => _~79.IN0
sel[1] => _~64.IN0
sel[1] => _~70.IN0
sel[1] => _~91.IN0
sel[1] => _~97.IN0
sel[1] => _~82.IN0
sel[1] => _~88.IN0
sel[2] => _~8.IN0
sel[2] => _~10.IN0
sel[2] => _~12.IN0
sel[2] => _~15.IN0
sel[2] => _~17.IN0
sel[2] => _~19.IN0
sel[2] => _~22.IN0
sel[2] => _~24.IN0
sel[2] => _~26.IN0
sel[2] => _~1.IN0
sel[2] => _~3.IN0
sel[2] => _~5.IN0
sel[3] => _~7.IN0
sel[3] => _~11.IN0
sel[3] => _~14.IN0
sel[3] => _~18.IN0
sel[3] => _~21.IN0
sel[3] => _~25.IN0
sel[3] => _~0.IN0
sel[3] => _~4.IN0


|Gulnaz_2020510121_Group31_ControlUnit|InstructionRegister:inst14
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
data[5] => lpm_counter:LPM_COUNTER_component.data[5]
data[6] => lpm_counter:LPM_COUNTER_component.data[6]
data[7] => lpm_counter:LPM_COUNTER_component.data[7]
data[8] => lpm_counter:LPM_COUNTER_component.data[8]
data[9] => lpm_counter:LPM_COUNTER_component.data[9]
data[10] => lpm_counter:LPM_COUNTER_component.data[10]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]


|Gulnaz_2020510121_Group31_ControlUnit|InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component
clock => cntr_jdj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_jdj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_jdj:auto_generated.sload
data[0] => cntr_jdj:auto_generated.data[0]
data[1] => cntr_jdj:auto_generated.data[1]
data[2] => cntr_jdj:auto_generated.data[2]
data[3] => cntr_jdj:auto_generated.data[3]
data[4] => cntr_jdj:auto_generated.data[4]
data[5] => cntr_jdj:auto_generated.data[5]
data[6] => cntr_jdj:auto_generated.data[6]
data[7] => cntr_jdj:auto_generated.data[7]
data[8] => cntr_jdj:auto_generated.data[8]
data[9] => cntr_jdj:auto_generated.data[9]
data[10] => cntr_jdj:auto_generated.data[10]
cin => ~NO_FANOUT~
q[0] <= cntr_jdj:auto_generated.q[0]
q[1] <= cntr_jdj:auto_generated.q[1]
q[2] <= cntr_jdj:auto_generated.q[2]
q[3] <= cntr_jdj:auto_generated.q[3]
q[4] <= cntr_jdj:auto_generated.q[4]
q[5] <= cntr_jdj:auto_generated.q[5]
q[6] <= cntr_jdj:auto_generated.q[6]
q[7] <= cntr_jdj:auto_generated.q[7]
q[8] <= cntr_jdj:auto_generated.q[8]
q[9] <= cntr_jdj:auto_generated.q[9]
q[10] <= cntr_jdj:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~37.IN1
data[0] => _~23.IN1
data[1] => _~22.IN1
data[2] => _~21.IN1
data[3] => _~20.IN1
data[4] => _~19.IN1
data[5] => _~18.IN1
data[6] => _~17.IN1
data[7] => _~16.IN1
data[8] => _~15.IN1
data[9] => _~14.IN1
data[10] => _~13.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sload => _~36.IN1
sload => counter_reg_bit[10]~13.IN1


|Gulnaz_2020510121_Group31_ControlUnit|SequenceCounter:inst22
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sset => lpm_counter:LPM_COUNTER_component.sset
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]


|Gulnaz_2020510121_Group31_ControlUnit|SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component
clock => cntr_s1k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_s1k:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_s1k:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_s1k:auto_generated.q[0]
q[1] <= cntr_s1k:auto_generated.q[1]
q[2] <= cntr_s1k:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_s1k:auto_generated
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~13.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~11.IN1
sset => _~14.IN1


|Gulnaz_2020510121_Group31_ControlUnit|IR_Decoder:inst87
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|Gulnaz_2020510121_Group31_ControlUnit|IR_Decoder:inst87|lpm_decode:LPM_DECODE_component
data[0] => decode_lbf:auto_generated.data[0]
data[1] => decode_lbf:auto_generated.data[1]
data[2] => decode_lbf:auto_generated.data[2]
data[3] => decode_lbf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_lbf:auto_generated.eq[0]
eq[1] <= decode_lbf:auto_generated.eq[1]
eq[2] <= decode_lbf:auto_generated.eq[2]
eq[3] <= decode_lbf:auto_generated.eq[3]
eq[4] <= decode_lbf:auto_generated.eq[4]
eq[5] <= decode_lbf:auto_generated.eq[5]
eq[6] <= decode_lbf:auto_generated.eq[6]
eq[7] <= decode_lbf:auto_generated.eq[7]
eq[8] <= decode_lbf:auto_generated.eq[8]
eq[9] <= decode_lbf:auto_generated.eq[9]
eq[10] <= decode_lbf:auto_generated.eq[10]
eq[11] <= decode_lbf:auto_generated.eq[11]
eq[12] <= decode_lbf:auto_generated.eq[12]
eq[13] <= decode_lbf:auto_generated.eq[13]
eq[14] <= decode_lbf:auto_generated.eq[14]
eq[15] <= decode_lbf:auto_generated.eq[15]


|Gulnaz_2020510121_Group31_ControlUnit|IR_Decoder:inst87|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|Gulnaz_2020510121_Group31_ControlUnit|Q_DECODE:inst20
data[0] => lpm_decode:LPM_DECODE_component.data[0]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]


|Gulnaz_2020510121_Group31_ControlUnit|Q_DECODE:inst20|lpm_decode:LPM_DECODE_component
data[0] => decode_t9f:auto_generated.data[0]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_t9f:auto_generated.eq[0]
eq[1] <= decode_t9f:auto_generated.eq[1]


|Gulnaz_2020510121_Group31_ControlUnit|Q_DECODE:inst20|lpm_decode:LPM_DECODE_component|decode_t9f:auto_generated
data[0] => eq_node[1].IN0
data[0] => eq_node[0]~0.IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Gulnaz_2020510121_Group31_ControlUnit|InstructionMemory_ROM:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]


|Gulnaz_2020510121_Group31_ControlUnit|InstructionMemory_ROM:inst4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_j1b1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j1b1:auto_generated.address_a[0]
address_a[1] => altsyncram_j1b1:auto_generated.address_a[1]
address_a[2] => altsyncram_j1b1:auto_generated.address_a[2]
address_a[3] => altsyncram_j1b1:auto_generated.address_a[3]
address_a[4] => altsyncram_j1b1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j1b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j1b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_j1b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_j1b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_j1b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_j1b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_j1b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_j1b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_j1b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_j1b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_j1b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_j1b1:auto_generated.q_a[10]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE


|Gulnaz_2020510121_Group31_ControlUnit|ProgramCounter:inst12
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]


|Gulnaz_2020510121_Group31_ControlUnit|ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component
clock => cntr_qqj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_qqj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_qqj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_qqj:auto_generated.sload
data[0] => cntr_qqj:auto_generated.data[0]
data[1] => cntr_qqj:auto_generated.data[1]
data[2] => cntr_qqj:auto_generated.data[2]
data[3] => cntr_qqj:auto_generated.data[3]
data[4] => cntr_qqj:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_qqj:auto_generated.q[0]
q[1] <= cntr_qqj:auto_generated.q[1]
q[2] <= cntr_qqj:auto_generated.q[2]
q[3] <= cntr_qqj:auto_generated.q[3]
q[4] <= cntr_qqj:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~19.IN1
data[0] => _~11.IN1
data[1] => _~10.IN1
data[2] => _~9.IN1
data[3] => _~8.IN1
data[4] => _~7.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~17.IN0
sclr => _~20.IN0
sload => _~18.IN1
sload => counter_reg_bit[4]~7.IN1


|Gulnaz_2020510121_Group31_ControlUnit|over_flow:inst
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]


|Gulnaz_2020510121_Group31_ControlUnit|over_flow:inst|lpm_counter:LPM_COUNTER_component
clock => cntr_2cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_2cj:auto_generated.sload
data[0] => cntr_2cj:auto_generated.data[0]
cin => ~NO_FANOUT~
q[0] <= cntr_2cj:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated
clock => counter_reg_bit[0].CLK
cnt_en => _~7.IN1
data[0] => _~3.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sload => _~6.IN1
sload => counter_reg_bit[0]~3.IN1


|Gulnaz_2020510121_Group31_ControlUnit|PC_MUX:inst74
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]


|Gulnaz_2020510121_Group31_ControlUnit|PC_MUX:inst74|LPM_MUX:LPM_MUX_component
data[0][0] => mux_g6e:auto_generated.data[0]
data[0][1] => mux_g6e:auto_generated.data[1]
data[0][2] => mux_g6e:auto_generated.data[2]
data[0][3] => mux_g6e:auto_generated.data[3]
data[0][4] => mux_g6e:auto_generated.data[4]
data[1][0] => mux_g6e:auto_generated.data[5]
data[1][1] => mux_g6e:auto_generated.data[6]
data[1][2] => mux_g6e:auto_generated.data[7]
data[1][3] => mux_g6e:auto_generated.data[8]
data[1][4] => mux_g6e:auto_generated.data[9]
data[2][0] => mux_g6e:auto_generated.data[10]
data[2][1] => mux_g6e:auto_generated.data[11]
data[2][2] => mux_g6e:auto_generated.data[12]
data[2][3] => mux_g6e:auto_generated.data[13]
data[2][4] => mux_g6e:auto_generated.data[14]
data[3][0] => mux_g6e:auto_generated.data[15]
data[3][1] => mux_g6e:auto_generated.data[16]
data[3][2] => mux_g6e:auto_generated.data[17]
data[3][3] => mux_g6e:auto_generated.data[18]
data[3][4] => mux_g6e:auto_generated.data[19]
sel[0] => mux_g6e:auto_generated.sel[0]
sel[1] => mux_g6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g6e:auto_generated.result[0]
result[1] <= mux_g6e:auto_generated.result[1]
result[2] <= mux_g6e:auto_generated.result[2]
result[3] <= mux_g6e:auto_generated.result[3]
result[4] <= mux_g6e:auto_generated.result[4]


|Gulnaz_2020510121_Group31_ControlUnit|PC_MUX:inst74|LPM_MUX:LPM_MUX_component|mux_g6e:auto_generated
data[0] => _~74.IN0
data[0] => _~82.IN0
data[1] => _~56.IN0
data[1] => _~64.IN0
data[2] => _~38.IN0
data[2] => _~46.IN0
data[3] => _~20.IN0
data[3] => _~28.IN0
data[4] => _~2.IN0
data[4] => _~10.IN0
data[5] => _~72.IN0
data[6] => _~54.IN0
data[7] => _~36.IN0
data[8] => _~18.IN0
data[9] => _~0.IN0
data[10] => _~77.IN1
data[10] => _~85.IN1
data[11] => _~59.IN1
data[11] => _~67.IN1
data[12] => _~41.IN1
data[12] => _~49.IN1
data[13] => _~23.IN1
data[13] => _~31.IN1
data[14] => _~5.IN1
data[14] => _~13.IN1
data[15] => _~89.IN0
data[16] => _~71.IN0
data[17] => _~53.IN0
data[18] => _~35.IN0
data[19] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[0] => _~72.IN1
sel[0] => _~75.IN0
sel[0] => _~77.IN0
sel[0] => _~83.IN0
sel[0] => _~85.IN0
sel[0] => _~88.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0
sel[1] => _~73.IN0
sel[1] => _~78.IN0
sel[1] => _~81.IN0
sel[1] => _~86.IN0


|Gulnaz_2020510121_Group31_ControlUnit|StackMemory_RAM:inst11
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]


|Gulnaz_2020510121_Group31_ControlUnit|StackMemory_RAM:inst11|altsyncram:altsyncram_component
wren_a => altsyncram_lvf1:auto_generated.wren_a
rden_a => altsyncram_lvf1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lvf1:auto_generated.data_a[0]
data_a[1] => altsyncram_lvf1:auto_generated.data_a[1]
data_a[2] => altsyncram_lvf1:auto_generated.data_a[2]
data_a[3] => altsyncram_lvf1:auto_generated.data_a[3]
data_a[4] => altsyncram_lvf1:auto_generated.data_a[4]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lvf1:auto_generated.address_a[0]
address_a[1] => altsyncram_lvf1:auto_generated.address_a[1]
address_a[2] => altsyncram_lvf1:auto_generated.address_a[2]
address_a[3] => altsyncram_lvf1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lvf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lvf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lvf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lvf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lvf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lvf1:auto_generated.q_a[4]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE


|Gulnaz_2020510121_Group31_ControlUnit|stack_pointer:inst16
clk => sp_addr_internal[0].CLK
clk => sp_addr_internal[1].CLK
clk => sp_addr_internal[2].CLK
clk => sp_addr_internal[3].CLK
rst => sp_addr_internal[0].ALOAD
rst => sp_addr_internal[1].ALOAD
rst => sp_addr_internal[2].ALOAD
rst => sp_addr_internal[3].ALOAD
push => process_0~0.IN0
push => process_0~1.IN0
pop => process_0~1.IN1
pop => process_0~0.IN1
initial_addr[0] => sp_addr_internal[0].ADATA
initial_addr[1] => sp_addr_internal[1].ADATA
initial_addr[2] => sp_addr_internal[2].ADATA
initial_addr[3] => sp_addr_internal[3].ADATA
sp_addr[0] <= sp_addr_internal[0].DB_MAX_OUTPUT_PORT_TYPE
sp_addr[1] <= sp_addr_internal[1].DB_MAX_OUTPUT_PORT_TYPE
sp_addr[2] <= sp_addr_internal[2].DB_MAX_OUTPUT_PORT_TYPE
sp_addr[3] <= sp_addr_internal[3].DB_MAX_OUTPUT_PORT_TYPE


|Gulnaz_2020510121_Group31_ControlUnit|StackData:inst5546
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]


|Gulnaz_2020510121_Group31_ControlUnit|StackData:inst5546|LPM_MUX:LPM_MUX_component
data[0][0] => mux_d6e:auto_generated.data[0]
data[0][1] => mux_d6e:auto_generated.data[1]
data[0][2] => mux_d6e:auto_generated.data[2]
data[0][3] => mux_d6e:auto_generated.data[3]
data[0][4] => mux_d6e:auto_generated.data[4]
data[1][0] => mux_d6e:auto_generated.data[5]
data[1][1] => mux_d6e:auto_generated.data[6]
data[1][2] => mux_d6e:auto_generated.data[7]
data[1][3] => mux_d6e:auto_generated.data[8]
data[1][4] => mux_d6e:auto_generated.data[9]
sel[0] => mux_d6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d6e:auto_generated.result[0]
result[1] <= mux_d6e:auto_generated.result[1]
result[2] <= mux_d6e:auto_generated.result[2]
result[3] <= mux_d6e:auto_generated.result[3]
result[4] <= mux_d6e:auto_generated.result[4]


|Gulnaz_2020510121_Group31_ControlUnit|StackData:inst5546|LPM_MUX:LPM_MUX_component|mux_d6e:auto_generated
data[0] => result_node[0]~9.IN1
data[1] => result_node[1]~7.IN1
data[2] => result_node[2]~5.IN1
data[3] => result_node[3]~3.IN1
data[4] => result_node[4]~1.IN1
data[5] => result_node[0]~8.IN1
data[6] => result_node[1]~6.IN1
data[7] => result_node[2]~4.IN1
data[8] => result_node[3]~2.IN1
data[9] => result_node[4]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[4]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[3]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[2]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[1]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[0]~8.IN0
sel[0] => _~4.IN0


|Gulnaz_2020510121_Group31_ControlUnit|SM:inst83
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]


|Gulnaz_2020510121_Group31_ControlUnit|SM:inst83|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_7sh:auto_generated.dataa[0]
dataa[1] => add_sub_7sh:auto_generated.dataa[1]
dataa[2] => add_sub_7sh:auto_generated.dataa[2]
dataa[3] => add_sub_7sh:auto_generated.dataa[3]
dataa[4] => add_sub_7sh:auto_generated.dataa[4]
datab[0] => add_sub_7sh:auto_generated.datab[0]
datab[1] => add_sub_7sh:auto_generated.datab[1]
datab[2] => add_sub_7sh:auto_generated.datab[2]
datab[3] => add_sub_7sh:auto_generated.datab[3]
datab[4] => add_sub_7sh:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7sh:auto_generated.result[0]
result[1] <= add_sub_7sh:auto_generated.result[1]
result[2] <= add_sub_7sh:auto_generated.result[2]
result[3] <= add_sub_7sh:auto_generated.result[3]
result[4] <= add_sub_7sh:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|SM:inst83|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7sh:auto_generated
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
dataa[4] => op_1.IN1
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
datab[4] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Gulnaz_2020510121_Group31_ControlUnit|bitsum5:inst97
input1[0] => Add1.IN10
input1[1] => Add1.IN9
input1[2] => Add1.IN8
input1[3] => Add1.IN7
input1[4] => Add1.IN6
input2[0] => Add0.IN10
input2[1] => Add0.IN9
input2[2] => Add0.IN8
input2[3] => Add0.IN7
input2[4] => Add0.IN6
output_sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Gulnaz_2020510121_Group31_ControlUnit|S1:inst2
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Gulnaz_2020510121_Group31_ControlUnit|S1:inst2|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[1][0] => mux_f6e:auto_generated.data[4]
data[1][1] => mux_f6e:auto_generated.data[5]
data[1][2] => mux_f6e:auto_generated.data[6]
data[1][3] => mux_f6e:auto_generated.data[7]
data[2][0] => mux_f6e:auto_generated.data[8]
data[2][1] => mux_f6e:auto_generated.data[9]
data[2][2] => mux_f6e:auto_generated.data[10]
data[2][3] => mux_f6e:auto_generated.data[11]
data[3][0] => mux_f6e:auto_generated.data[12]
data[3][1] => mux_f6e:auto_generated.data[13]
data[3][2] => mux_f6e:auto_generated.data[14]
data[3][3] => mux_f6e:auto_generated.data[15]
sel[0] => mux_f6e:auto_generated.sel[0]
sel[1] => mux_f6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|S1:inst2|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|Gulnaz_2020510121_Group31_ControlUnit|Register1:inst5
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|Gulnaz_2020510121_Group31_ControlUnit|Register1:inst5|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|Gulnaz_2020510121_Group31_ControlUnit|Register_EN:inst21
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]


|Gulnaz_2020510121_Group31_ControlUnit|Register_EN:inst21|lpm_decode:LPM_DECODE_component
data[0] => decode_0af:auto_generated.data[0]
data[1] => decode_0af:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0af:auto_generated.eq[0]
eq[1] <= decode_0af:auto_generated.eq[1]
eq[2] <= decode_0af:auto_generated.eq[2]
eq[3] <= decode_0af:auto_generated.eq[3]


|Gulnaz_2020510121_Group31_ControlUnit|Register_EN:inst21|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|Gulnaz_2020510121_Group31_ControlUnit|Bus_Selection:inst17
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data10x[0] => LPM_MUX:LPM_MUX_component.DATA[10][0]
data10x[1] => LPM_MUX:LPM_MUX_component.DATA[10][1]
data10x[2] => LPM_MUX:LPM_MUX_component.DATA[10][2]
data10x[3] => LPM_MUX:LPM_MUX_component.DATA[10][3]
data11x[0] => LPM_MUX:LPM_MUX_component.DATA[11][0]
data11x[1] => LPM_MUX:LPM_MUX_component.DATA[11][1]
data11x[2] => LPM_MUX:LPM_MUX_component.DATA[11][2]
data11x[3] => LPM_MUX:LPM_MUX_component.DATA[11][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data8x[0] => LPM_MUX:LPM_MUX_component.DATA[8][0]
data8x[1] => LPM_MUX:LPM_MUX_component.DATA[8][1]
data8x[2] => LPM_MUX:LPM_MUX_component.DATA[8][2]
data8x[3] => LPM_MUX:LPM_MUX_component.DATA[8][3]
data9x[0] => LPM_MUX:LPM_MUX_component.DATA[9][0]
data9x[1] => LPM_MUX:LPM_MUX_component.DATA[9][1]
data9x[2] => LPM_MUX:LPM_MUX_component.DATA[9][2]
data9x[3] => LPM_MUX:LPM_MUX_component.DATA[9][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Gulnaz_2020510121_Group31_ControlUnit|Bus_Selection:inst17|LPM_MUX:LPM_MUX_component
data[0][0] => mux_08e:auto_generated.data[0]
data[0][1] => mux_08e:auto_generated.data[1]
data[0][2] => mux_08e:auto_generated.data[2]
data[0][3] => mux_08e:auto_generated.data[3]
data[1][0] => mux_08e:auto_generated.data[4]
data[1][1] => mux_08e:auto_generated.data[5]
data[1][2] => mux_08e:auto_generated.data[6]
data[1][3] => mux_08e:auto_generated.data[7]
data[2][0] => mux_08e:auto_generated.data[8]
data[2][1] => mux_08e:auto_generated.data[9]
data[2][2] => mux_08e:auto_generated.data[10]
data[2][3] => mux_08e:auto_generated.data[11]
data[3][0] => mux_08e:auto_generated.data[12]
data[3][1] => mux_08e:auto_generated.data[13]
data[3][2] => mux_08e:auto_generated.data[14]
data[3][3] => mux_08e:auto_generated.data[15]
data[4][0] => mux_08e:auto_generated.data[16]
data[4][1] => mux_08e:auto_generated.data[17]
data[4][2] => mux_08e:auto_generated.data[18]
data[4][3] => mux_08e:auto_generated.data[19]
data[5][0] => mux_08e:auto_generated.data[20]
data[5][1] => mux_08e:auto_generated.data[21]
data[5][2] => mux_08e:auto_generated.data[22]
data[5][3] => mux_08e:auto_generated.data[23]
data[6][0] => mux_08e:auto_generated.data[24]
data[6][1] => mux_08e:auto_generated.data[25]
data[6][2] => mux_08e:auto_generated.data[26]
data[6][3] => mux_08e:auto_generated.data[27]
data[7][0] => mux_08e:auto_generated.data[28]
data[7][1] => mux_08e:auto_generated.data[29]
data[7][2] => mux_08e:auto_generated.data[30]
data[7][3] => mux_08e:auto_generated.data[31]
data[8][0] => mux_08e:auto_generated.data[32]
data[8][1] => mux_08e:auto_generated.data[33]
data[8][2] => mux_08e:auto_generated.data[34]
data[8][3] => mux_08e:auto_generated.data[35]
data[9][0] => mux_08e:auto_generated.data[36]
data[9][1] => mux_08e:auto_generated.data[37]
data[9][2] => mux_08e:auto_generated.data[38]
data[9][3] => mux_08e:auto_generated.data[39]
data[10][0] => mux_08e:auto_generated.data[40]
data[10][1] => mux_08e:auto_generated.data[41]
data[10][2] => mux_08e:auto_generated.data[42]
data[10][3] => mux_08e:auto_generated.data[43]
data[11][0] => mux_08e:auto_generated.data[44]
data[11][1] => mux_08e:auto_generated.data[45]
data[11][2] => mux_08e:auto_generated.data[46]
data[11][3] => mux_08e:auto_generated.data[47]
sel[0] => mux_08e:auto_generated.sel[0]
sel[1] => mux_08e:auto_generated.sel[1]
sel[2] => mux_08e:auto_generated.sel[2]
sel[3] => mux_08e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_08e:auto_generated.result[0]
result[1] <= mux_08e:auto_generated.result[1]
result[2] <= mux_08e:auto_generated.result[2]
result[3] <= mux_08e:auto_generated.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|Bus_Selection:inst17|LPM_MUX:LPM_MUX_component|mux_08e:auto_generated
data[0] => _~456.IN0
data[0] => _~465.IN0
data[0] => _~506.IN0
data[0] => _~515.IN0
data[1] => _~312.IN0
data[1] => _~321.IN0
data[1] => _~362.IN0
data[1] => _~371.IN0
data[2] => _~168.IN0
data[2] => _~177.IN0
data[2] => _~218.IN0
data[2] => _~227.IN0
data[3] => _~24.IN0
data[3] => _~33.IN0
data[3] => _~74.IN0
data[3] => _~83.IN0
data[4] => _~454.IN0
data[4] => _~504.IN0
data[5] => _~310.IN0
data[5] => _~360.IN0
data[6] => _~166.IN0
data[6] => _~216.IN0
data[7] => _~22.IN0
data[7] => _~72.IN0
data[8] => _~459.IN1
data[8] => _~468.IN1
data[8] => _~509.IN1
data[8] => _~518.IN1
data[9] => _~315.IN1
data[9] => _~324.IN1
data[9] => _~365.IN1
data[9] => _~374.IN1
data[10] => _~171.IN1
data[10] => _~180.IN1
data[10] => _~221.IN1
data[10] => _~230.IN1
data[11] => _~27.IN1
data[11] => _~36.IN1
data[11] => _~77.IN1
data[11] => _~86.IN1
data[12] => _~472.IN0
data[12] => _~522.IN0
data[13] => _~328.IN0
data[13] => _~378.IN0
data[14] => _~184.IN0
data[14] => _~234.IN0
data[15] => _~40.IN0
data[15] => _~90.IN0
data[16] => _~434.IN0
data[16] => _~443.IN0
data[17] => _~290.IN0
data[17] => _~299.IN0
data[18] => _~146.IN0
data[18] => _~155.IN0
data[19] => _~2.IN0
data[19] => _~11.IN0
data[20] => _~432.IN0
data[21] => _~288.IN0
data[22] => _~144.IN0
data[23] => _~0.IN0
data[24] => _~437.IN1
data[24] => _~446.IN1
data[25] => _~293.IN1
data[25] => _~302.IN1
data[26] => _~149.IN1
data[26] => _~158.IN1
data[27] => _~5.IN1
data[27] => _~14.IN1
data[28] => _~450.IN0
data[29] => _~306.IN0
data[30] => _~162.IN0
data[31] => _~18.IN0
data[32] => _~481.IN0
data[32] => _~490.IN0
data[32] => _~531.IN0
data[32] => _~540.IN0
data[33] => _~337.IN0
data[33] => _~346.IN0
data[33] => _~387.IN0
data[33] => _~396.IN0
data[34] => _~193.IN0
data[34] => _~202.IN0
data[34] => _~243.IN0
data[34] => _~252.IN0
data[35] => _~49.IN0
data[35] => _~58.IN0
data[35] => _~99.IN0
data[35] => _~108.IN0
data[36] => _~479.IN0
data[36] => _~529.IN0
data[37] => _~335.IN0
data[37] => _~385.IN0
data[38] => _~191.IN0
data[38] => _~241.IN0
data[39] => _~47.IN0
data[39] => _~97.IN0
data[40] => _~484.IN1
data[40] => _~493.IN1
data[40] => _~534.IN1
data[40] => _~543.IN1
data[41] => _~340.IN1
data[41] => _~349.IN1
data[41] => _~390.IN1
data[41] => _~399.IN1
data[42] => _~196.IN1
data[42] => _~205.IN1
data[42] => _~246.IN1
data[42] => _~255.IN1
data[43] => _~52.IN1
data[43] => _~61.IN1
data[43] => _~102.IN1
data[43] => _~111.IN1
data[44] => _~497.IN0
data[44] => _~547.IN0
data[45] => _~353.IN0
data[45] => _~403.IN0
data[46] => _~209.IN0
data[46] => _~259.IN0
data[47] => _~65.IN0
data[47] => _~115.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~288.IN1
sel[0] => _~291.IN0
sel[0] => _~293.IN0
sel[0] => _~300.IN0
sel[0] => _~302.IN0
sel[0] => _~305.IN0
sel[0] => _~310.IN1
sel[0] => _~313.IN0
sel[0] => _~315.IN0
sel[0] => _~322.IN0
sel[0] => _~324.IN0
sel[0] => _~327.IN0
sel[0] => _~335.IN1
sel[0] => _~338.IN0
sel[0] => _~340.IN0
sel[0] => _~347.IN0
sel[0] => _~349.IN0
sel[0] => _~352.IN0
sel[0] => _~360.IN1
sel[0] => _~363.IN0
sel[0] => _~365.IN0
sel[0] => _~372.IN0
sel[0] => _~374.IN0
sel[0] => _~377.IN0
sel[0] => _~385.IN1
sel[0] => _~388.IN0
sel[0] => _~390.IN0
sel[0] => _~397.IN0
sel[0] => _~399.IN0
sel[0] => _~402.IN0
sel[0] => _~409.IN1
sel[0] => _~412.IN0
sel[0] => _~414.IN0
sel[0] => _~421.IN0
sel[0] => _~423.IN0
sel[0] => _~426.IN0
sel[0] => _~144.IN1
sel[0] => _~147.IN0
sel[0] => _~149.IN0
sel[0] => _~156.IN0
sel[0] => _~158.IN0
sel[0] => _~161.IN0
sel[0] => _~166.IN1
sel[0] => _~169.IN0
sel[0] => _~171.IN0
sel[0] => _~178.IN0
sel[0] => _~180.IN0
sel[0] => _~183.IN0
sel[0] => _~191.IN1
sel[0] => _~194.IN0
sel[0] => _~196.IN0
sel[0] => _~203.IN0
sel[0] => _~205.IN0
sel[0] => _~208.IN0
sel[0] => _~216.IN1
sel[0] => _~219.IN0
sel[0] => _~221.IN0
sel[0] => _~228.IN0
sel[0] => _~230.IN0
sel[0] => _~233.IN0
sel[0] => _~241.IN1
sel[0] => _~244.IN0
sel[0] => _~246.IN0
sel[0] => _~253.IN0
sel[0] => _~255.IN0
sel[0] => _~258.IN0
sel[0] => _~265.IN1
sel[0] => _~268.IN0
sel[0] => _~270.IN0
sel[0] => _~277.IN0
sel[0] => _~279.IN0
sel[0] => _~282.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[0] => _~47.IN1
sel[0] => _~50.IN0
sel[0] => _~52.IN0
sel[0] => _~59.IN0
sel[0] => _~61.IN0
sel[0] => _~64.IN0
sel[0] => _~72.IN1
sel[0] => _~75.IN0
sel[0] => _~77.IN0
sel[0] => _~84.IN0
sel[0] => _~86.IN0
sel[0] => _~89.IN0
sel[0] => _~97.IN1
sel[0] => _~100.IN0
sel[0] => _~102.IN0
sel[0] => _~109.IN0
sel[0] => _~111.IN0
sel[0] => _~114.IN0
sel[0] => _~121.IN1
sel[0] => _~124.IN0
sel[0] => _~126.IN0
sel[0] => _~133.IN0
sel[0] => _~135.IN0
sel[0] => _~138.IN0
sel[0] => _~432.IN1
sel[0] => _~435.IN0
sel[0] => _~437.IN0
sel[0] => _~444.IN0
sel[0] => _~446.IN0
sel[0] => _~449.IN0
sel[0] => _~454.IN1
sel[0] => _~457.IN0
sel[0] => _~459.IN0
sel[0] => _~466.IN0
sel[0] => _~468.IN0
sel[0] => _~471.IN0
sel[0] => _~479.IN1
sel[0] => _~482.IN0
sel[0] => _~484.IN0
sel[0] => _~491.IN0
sel[0] => _~493.IN0
sel[0] => _~496.IN0
sel[0] => _~504.IN1
sel[0] => _~507.IN0
sel[0] => _~509.IN0
sel[0] => _~516.IN0
sel[0] => _~518.IN0
sel[0] => _~521.IN0
sel[0] => _~529.IN1
sel[0] => _~532.IN0
sel[0] => _~534.IN0
sel[0] => _~541.IN0
sel[0] => _~543.IN0
sel[0] => _~546.IN0
sel[0] => _~553.IN1
sel[0] => _~556.IN0
sel[0] => _~558.IN0
sel[0] => _~565.IN0
sel[0] => _~567.IN0
sel[0] => _~570.IN0
sel[1] => _~289.IN0
sel[1] => _~294.IN0
sel[1] => _~298.IN0
sel[1] => _~303.IN0
sel[1] => _~311.IN0
sel[1] => _~316.IN0
sel[1] => _~320.IN0
sel[1] => _~325.IN0
sel[1] => _~336.IN0
sel[1] => _~341.IN0
sel[1] => _~345.IN0
sel[1] => _~350.IN0
sel[1] => _~361.IN0
sel[1] => _~366.IN0
sel[1] => _~370.IN0
sel[1] => _~375.IN0
sel[1] => _~386.IN0
sel[1] => _~391.IN0
sel[1] => _~395.IN0
sel[1] => _~400.IN0
sel[1] => _~410.IN0
sel[1] => _~415.IN0
sel[1] => _~419.IN0
sel[1] => _~424.IN0
sel[1] => _~145.IN0
sel[1] => _~150.IN0
sel[1] => _~154.IN0
sel[1] => _~159.IN0
sel[1] => _~167.IN0
sel[1] => _~172.IN0
sel[1] => _~176.IN0
sel[1] => _~181.IN0
sel[1] => _~192.IN0
sel[1] => _~197.IN0
sel[1] => _~201.IN0
sel[1] => _~206.IN0
sel[1] => _~217.IN0
sel[1] => _~222.IN0
sel[1] => _~226.IN0
sel[1] => _~231.IN0
sel[1] => _~242.IN0
sel[1] => _~247.IN0
sel[1] => _~251.IN0
sel[1] => _~256.IN0
sel[1] => _~266.IN0
sel[1] => _~271.IN0
sel[1] => _~275.IN0
sel[1] => _~280.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~48.IN0
sel[1] => _~53.IN0
sel[1] => _~57.IN0
sel[1] => _~62.IN0
sel[1] => _~73.IN0
sel[1] => _~78.IN0
sel[1] => _~82.IN0
sel[1] => _~87.IN0
sel[1] => _~98.IN0
sel[1] => _~103.IN0
sel[1] => _~107.IN0
sel[1] => _~112.IN0
sel[1] => _~122.IN0
sel[1] => _~127.IN0
sel[1] => _~131.IN0
sel[1] => _~136.IN0
sel[1] => _~433.IN0
sel[1] => _~438.IN0
sel[1] => _~442.IN0
sel[1] => _~447.IN0
sel[1] => _~455.IN0
sel[1] => _~460.IN0
sel[1] => _~464.IN0
sel[1] => _~469.IN0
sel[1] => _~480.IN0
sel[1] => _~485.IN0
sel[1] => _~489.IN0
sel[1] => _~494.IN0
sel[1] => _~505.IN0
sel[1] => _~510.IN0
sel[1] => _~514.IN0
sel[1] => _~519.IN0
sel[1] => _~530.IN0
sel[1] => _~535.IN0
sel[1] => _~539.IN0
sel[1] => _~544.IN0
sel[1] => _~554.IN0
sel[1] => _~559.IN0
sel[1] => _~563.IN0
sel[1] => _~568.IN0
sel[2] => _~21.IN1
sel[2] => _~45.IN0
sel[2] => _~68.IN0
sel[2] => _~95.IN0
sel[2] => _~118.IN0
sel[2] => _~142.IN0
sel[2] => _~165.IN1
sel[2] => _~189.IN0
sel[2] => _~212.IN0
sel[2] => _~239.IN0
sel[2] => _~262.IN0
sel[2] => _~286.IN0
sel[2] => _~309.IN1
sel[2] => _~333.IN0
sel[2] => _~356.IN0
sel[2] => _~383.IN0
sel[2] => _~406.IN0
sel[2] => _~430.IN0
sel[2] => _~453.IN1
sel[2] => _~477.IN0
sel[2] => _~500.IN0
sel[2] => _~527.IN0
sel[2] => _~550.IN0
sel[2] => _~574.IN0
sel[3] => _~43.IN0
sel[3] => _~69.IN0
sel[3] => _~93.IN0
sel[3] => _~119.IN0
sel[3] => _~187.IN0
sel[3] => _~213.IN0
sel[3] => _~237.IN0
sel[3] => _~263.IN0
sel[3] => _~331.IN0
sel[3] => _~357.IN0
sel[3] => _~381.IN0
sel[3] => _~407.IN0
sel[3] => _~475.IN0
sel[3] => _~501.IN0
sel[3] => _~525.IN0
sel[3] => _~551.IN0


|Gulnaz_2020510121_Group31_ControlUnit|IO_MUX:inst42
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Gulnaz_2020510121_Group31_ControlUnit|IO_MUX:inst42|LPM_MUX:LPM_MUX_component
data[0][0] => mux_c6e:auto_generated.data[0]
data[0][1] => mux_c6e:auto_generated.data[1]
data[0][2] => mux_c6e:auto_generated.data[2]
data[0][3] => mux_c6e:auto_generated.data[3]
data[1][0] => mux_c6e:auto_generated.data[4]
data[1][1] => mux_c6e:auto_generated.data[5]
data[1][2] => mux_c6e:auto_generated.data[6]
data[1][3] => mux_c6e:auto_generated.data[7]
sel[0] => mux_c6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c6e:auto_generated.result[0]
result[1] <= mux_c6e:auto_generated.result[1]
result[2] <= mux_c6e:auto_generated.result[2]
result[3] <= mux_c6e:auto_generated.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|IO_MUX:inst42|LPM_MUX:LPM_MUX_component|mux_c6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|Gulnaz_2020510121_Group31_ControlUnit|TS_MUX:inst41
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Gulnaz_2020510121_Group31_ControlUnit|TS_MUX:inst41|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[1][0] => mux_f6e:auto_generated.data[4]
data[1][1] => mux_f6e:auto_generated.data[5]
data[1][2] => mux_f6e:auto_generated.data[6]
data[1][3] => mux_f6e:auto_generated.data[7]
data[2][0] => mux_f6e:auto_generated.data[8]
data[2][1] => mux_f6e:auto_generated.data[9]
data[2][2] => mux_f6e:auto_generated.data[10]
data[2][3] => mux_f6e:auto_generated.data[11]
data[3][0] => mux_f6e:auto_generated.data[12]
data[3][1] => mux_f6e:auto_generated.data[13]
data[3][2] => mux_f6e:auto_generated.data[14]
data[3][3] => mux_f6e:auto_generated.data[15]
sel[0] => mux_f6e:auto_generated.sel[0]
sel[1] => mux_f6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|TS_MUX:inst41|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|Gulnaz_2020510121_Group31_ControlUnit|Register2:inst6
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|Gulnaz_2020510121_Group31_ControlUnit|Register2:inst6|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|Gulnaz_2020510121_Group31_ControlUnit|Register3:inst8
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|Gulnaz_2020510121_Group31_ControlUnit|Register3:inst8|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|Gulnaz_2020510121_Group31_ControlUnit|DATA_MUX:inst47
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Gulnaz_2020510121_Group31_ControlUnit|DATA_MUX:inst47|LPM_MUX:LPM_MUX_component
data[0][0] => mux_c6e:auto_generated.data[0]
data[0][1] => mux_c6e:auto_generated.data[1]
data[0][2] => mux_c6e:auto_generated.data[2]
data[0][3] => mux_c6e:auto_generated.data[3]
data[1][0] => mux_c6e:auto_generated.data[4]
data[1][1] => mux_c6e:auto_generated.data[5]
data[1][2] => mux_c6e:auto_generated.data[6]
data[1][3] => mux_c6e:auto_generated.data[7]
sel[0] => mux_c6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c6e:auto_generated.result[0]
result[1] <= mux_c6e:auto_generated.result[1]
result[2] <= mux_c6e:auto_generated.result[2]
result[3] <= mux_c6e:auto_generated.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|DATA_MUX:inst47|LPM_MUX:LPM_MUX_component|mux_c6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|Gulnaz_2020510121_Group31_ControlUnit|RD_MUX:inst45
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Gulnaz_2020510121_Group31_ControlUnit|RD_MUX:inst45|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[1][0] => mux_f6e:auto_generated.data[4]
data[1][1] => mux_f6e:auto_generated.data[5]
data[1][2] => mux_f6e:auto_generated.data[6]
data[1][3] => mux_f6e:auto_generated.data[7]
data[2][0] => mux_f6e:auto_generated.data[8]
data[2][1] => mux_f6e:auto_generated.data[9]
data[2][2] => mux_f6e:auto_generated.data[10]
data[2][3] => mux_f6e:auto_generated.data[11]
data[3][0] => mux_f6e:auto_generated.data[12]
data[3][1] => mux_f6e:auto_generated.data[13]
data[3][2] => mux_f6e:auto_generated.data[14]
data[3][3] => mux_f6e:auto_generated.data[15]
sel[0] => mux_f6e:auto_generated.sel[0]
sel[1] => mux_f6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|RD_MUX:inst45|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|Gulnaz_2020510121_Group31_ControlUnit|LD_MUX:inst43
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Gulnaz_2020510121_Group31_ControlUnit|LD_MUX:inst43|LPM_MUX:LPM_MUX_component
data[0][0] => mux_c6e:auto_generated.data[0]
data[0][1] => mux_c6e:auto_generated.data[1]
data[0][2] => mux_c6e:auto_generated.data[2]
data[0][3] => mux_c6e:auto_generated.data[3]
data[1][0] => mux_c6e:auto_generated.data[4]
data[1][1] => mux_c6e:auto_generated.data[5]
data[1][2] => mux_c6e:auto_generated.data[6]
data[1][3] => mux_c6e:auto_generated.data[7]
sel[0] => mux_c6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c6e:auto_generated.result[0]
result[1] <= mux_c6e:auto_generated.result[1]
result[2] <= mux_c6e:auto_generated.result[2]
result[3] <= mux_c6e:auto_generated.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|LD_MUX:inst43|LPM_MUX:LPM_MUX_component|mux_c6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|Gulnaz_2020510121_Group31_ControlUnit|DataMemory_RAM:inst15
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|Gulnaz_2020510121_Group31_ControlUnit|DataMemory_RAM:inst15|altsyncram:altsyncram_component
wren_a => altsyncram_efi1:auto_generated.wren_a
rden_a => altsyncram_efi1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_efi1:auto_generated.data_a[0]
data_a[1] => altsyncram_efi1:auto_generated.data_a[1]
data_a[2] => altsyncram_efi1:auto_generated.data_a[2]
data_a[3] => altsyncram_efi1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_efi1:auto_generated.address_a[0]
address_a[1] => altsyncram_efi1:auto_generated.address_a[1]
address_a[2] => altsyncram_efi1:auto_generated.address_a[2]
address_a[3] => altsyncram_efi1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_efi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_efi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_efi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_efi1:auto_generated.q_a[2]
q_a[3] <= altsyncram_efi1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|Gulnaz_2020510121_Group31_ControlUnit|AddressRegister:inst10
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|Gulnaz_2020510121_Group31_ControlUnit|AddressRegister:inst10|lpm_counter:LPM_COUNTER_component
clock => cntr_pqj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_pqj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_pqj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_pqj:auto_generated.sload
data[0] => cntr_pqj:auto_generated.data[0]
data[1] => cntr_pqj:auto_generated.data[1]
data[2] => cntr_pqj:auto_generated.data[2]
data[3] => cntr_pqj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_pqj:auto_generated.q[0]
q[1] <= cntr_pqj:auto_generated.q[1]
q[2] <= cntr_pqj:auto_generated.q[2]
q[3] <= cntr_pqj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|Gulnaz_2020510121_Group31_ControlUnit|AD_MUX:inst44
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Gulnaz_2020510121_Group31_ControlUnit|AD_MUX:inst44|LPM_MUX:LPM_MUX_component
data[0][0] => mux_c6e:auto_generated.data[0]
data[0][1] => mux_c6e:auto_generated.data[1]
data[0][2] => mux_c6e:auto_generated.data[2]
data[0][3] => mux_c6e:auto_generated.data[3]
data[1][0] => mux_c6e:auto_generated.data[4]
data[1][1] => mux_c6e:auto_generated.data[5]
data[1][2] => mux_c6e:auto_generated.data[6]
data[1][3] => mux_c6e:auto_generated.data[7]
sel[0] => mux_c6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c6e:auto_generated.result[0]
result[1] <= mux_c6e:auto_generated.result[1]
result[2] <= mux_c6e:auto_generated.result[2]
result[3] <= mux_c6e:auto_generated.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|AD_MUX:inst44|LPM_MUX:LPM_MUX_component|mux_c6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|Gulnaz_2020510121_Group31_ControlUnit|STR_MUX:inst54
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Gulnaz_2020510121_Group31_ControlUnit|STR_MUX:inst54|LPM_MUX:LPM_MUX_component
data[0][0] => mux_c6e:auto_generated.data[0]
data[0][1] => mux_c6e:auto_generated.data[1]
data[0][2] => mux_c6e:auto_generated.data[2]
data[0][3] => mux_c6e:auto_generated.data[3]
data[1][0] => mux_c6e:auto_generated.data[4]
data[1][1] => mux_c6e:auto_generated.data[5]
data[1][2] => mux_c6e:auto_generated.data[6]
data[1][3] => mux_c6e:auto_generated.data[7]
sel[0] => mux_c6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c6e:auto_generated.result[0]
result[1] <= mux_c6e:auto_generated.result[1]
result[2] <= mux_c6e:auto_generated.result[2]
result[3] <= mux_c6e:auto_generated.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|STR_MUX:inst54|LPM_MUX:LPM_MUX_component|mux_c6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|Gulnaz_2020510121_Group31_ControlUnit|InputRegister:inst111
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|Gulnaz_2020510121_Group31_ControlUnit|InputRegister:inst111|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|Gulnaz_2020510121_Group31_ControlUnit|S2:inst3
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|Gulnaz_2020510121_Group31_ControlUnit|S2:inst3|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[1][0] => mux_f6e:auto_generated.data[4]
data[1][1] => mux_f6e:auto_generated.data[5]
data[1][2] => mux_f6e:auto_generated.data[6]
data[1][3] => mux_f6e:auto_generated.data[7]
data[2][0] => mux_f6e:auto_generated.data[8]
data[2][1] => mux_f6e:auto_generated.data[9]
data[2][2] => mux_f6e:auto_generated.data[10]
data[2][3] => mux_f6e:auto_generated.data[11]
data[3][0] => mux_f6e:auto_generated.data[12]
data[3][1] => mux_f6e:auto_generated.data[13]
data[3][2] => mux_f6e:auto_generated.data[14]
data[3][3] => mux_f6e:auto_generated.data[15]
sel[0] => mux_f6e:auto_generated.sel[0]
sel[1] => mux_f6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]


|Gulnaz_2020510121_Group31_ControlUnit|S2:inst3|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|Gulnaz_2020510121_Group31_ControlUnit|OutputRegister:inst9
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|Gulnaz_2020510121_Group31_ControlUnit|OutputRegister:inst9|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|Gulnaz_2020510121_Group31_ControlUnit|PC_IN:inst77
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]


|Gulnaz_2020510121_Group31_ControlUnit|PC_IN:inst77|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_7sh:auto_generated.dataa[0]
dataa[1] => add_sub_7sh:auto_generated.dataa[1]
dataa[2] => add_sub_7sh:auto_generated.dataa[2]
dataa[3] => add_sub_7sh:auto_generated.dataa[3]
dataa[4] => add_sub_7sh:auto_generated.dataa[4]
datab[0] => add_sub_7sh:auto_generated.datab[0]
datab[1] => add_sub_7sh:auto_generated.datab[1]
datab[2] => add_sub_7sh:auto_generated.datab[2]
datab[3] => add_sub_7sh:auto_generated.datab[3]
datab[4] => add_sub_7sh:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7sh:auto_generated.result[0]
result[1] <= add_sub_7sh:auto_generated.result[1]
result[2] <= add_sub_7sh:auto_generated.result[2]
result[3] <= add_sub_7sh:auto_generated.result[3]
result[4] <= add_sub_7sh:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|Gulnaz_2020510121_Group31_ControlUnit|PC_IN:inst77|lpm_add_sub:LPM_ADD_SUB_component|add_sub_7sh:auto_generated
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
dataa[4] => op_1.IN1
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
datab[4] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


