{"vcs1":{"timestamp_begin":1684266041.758068050, "rt":1.25, "ut":0.35, "st":0.21}}
{"vcselab":{"timestamp_begin":1684266043.099256506, "rt":1.19, "ut":0.43, "st":0.16}}
{"link":{"timestamp_begin":1684266044.359179895, "rt":0.47, "ut":0.24, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684266041.121105450}
{"VCS_COMP_START_TIME": 1684266041.121105450}
{"VCS_COMP_END_TIME": 1684266046.290296588}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330372}}
{"stitch_vcselab": {"peak_mem": 211948}}
