// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _weight_load_HH_
#define _weight_load_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "weight_load_conv_wei.h"
#include "weight_load_bias_wri.h"
#include "top_kernel_mul_32bkb.h"
#include "top_kernel_mul_32g8j.h"
#include "top_kernel_mul_muocq.h"
#include "top_kernel_ama_adpcA.h"
#include "top_kernel_mul_muqcK.h"
#include "weight_load_weighlbW.h"
#include "weight_load_beta_mb6.h"

namespace ap_rtl {

struct weight_load : public sc_module {
    // Port declarations 76
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_out< sc_logic > m_axi_global_weight_V_AWVALID;
    sc_in< sc_logic > m_axi_global_weight_V_AWREADY;
    sc_out< sc_lv<64> > m_axi_global_weight_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_global_weight_V_AWID;
    sc_out< sc_lv<32> > m_axi_global_weight_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_global_weight_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_global_weight_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_global_weight_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_global_weight_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_global_weight_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_global_weight_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_global_weight_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_global_weight_V_AWUSER;
    sc_out< sc_logic > m_axi_global_weight_V_WVALID;
    sc_in< sc_logic > m_axi_global_weight_V_WREADY;
    sc_out< sc_lv<512> > m_axi_global_weight_V_WDATA;
    sc_out< sc_lv<64> > m_axi_global_weight_V_WSTRB;
    sc_out< sc_logic > m_axi_global_weight_V_WLAST;
    sc_out< sc_lv<1> > m_axi_global_weight_V_WID;
    sc_out< sc_lv<1> > m_axi_global_weight_V_WUSER;
    sc_out< sc_logic > m_axi_global_weight_V_ARVALID;
    sc_in< sc_logic > m_axi_global_weight_V_ARREADY;
    sc_out< sc_lv<64> > m_axi_global_weight_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_global_weight_V_ARID;
    sc_out< sc_lv<32> > m_axi_global_weight_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_global_weight_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_global_weight_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_global_weight_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_global_weight_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_global_weight_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_global_weight_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_global_weight_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_global_weight_V_ARUSER;
    sc_in< sc_logic > m_axi_global_weight_V_RVALID;
    sc_out< sc_logic > m_axi_global_weight_V_RREADY;
    sc_in< sc_lv<512> > m_axi_global_weight_V_RDATA;
    sc_in< sc_logic > m_axi_global_weight_V_RLAST;
    sc_in< sc_lv<1> > m_axi_global_weight_V_RID;
    sc_in< sc_lv<1> > m_axi_global_weight_V_RUSER;
    sc_in< sc_lv<2> > m_axi_global_weight_V_RRESP;
    sc_in< sc_logic > m_axi_global_weight_V_BVALID;
    sc_out< sc_logic > m_axi_global_weight_V_BREADY;
    sc_in< sc_lv<2> > m_axi_global_weight_V_BRESP;
    sc_in< sc_lv<1> > m_axi_global_weight_V_BID;
    sc_in< sc_lv<1> > m_axi_global_weight_V_BUSER;
    sc_in< sc_lv<58> > global_weight_V_offset_dout;
    sc_in< sc_logic > global_weight_V_offset_empty_n;
    sc_out< sc_logic > global_weight_V_offset_read;
    sc_in< sc_lv<58> > global_bias_V_offset_dout;
    sc_in< sc_logic > global_bias_V_offset_empty_n;
    sc_out< sc_logic > global_bias_V_offset_read;
    sc_in< sc_lv<192> > fifo_config_in_V_V_dout;
    sc_in< sc_logic > fifo_config_in_V_V_empty_n;
    sc_out< sc_logic > fifo_config_in_V_V_read;
    sc_out< sc_lv<256> > fifo_conv_weight_V_V_din;
    sc_in< sc_logic > fifo_conv_weight_V_V_full_n;
    sc_out< sc_logic > fifo_conv_weight_V_V_write;
    sc_out< sc_lv<256> > fifo_gamma_conv_V_V_din;
    sc_in< sc_logic > fifo_gamma_conv_V_V_full_n;
    sc_out< sc_logic > fifo_gamma_conv_V_V_write;
    sc_out< sc_lv<256> > fifo_beta_conv_V_V_din;
    sc_in< sc_logic > fifo_beta_conv_V_V_full_n;
    sc_out< sc_logic > fifo_beta_conv_V_V_write;
    sc_out< sc_lv<192> > fifo_config_out_V_V_din;
    sc_in< sc_logic > fifo_config_out_V_V_full_n;
    sc_out< sc_logic > fifo_config_out_V_V_write;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    weight_load(sc_module_name name);
    SC_HAS_PROCESS(weight_load);

    ~weight_load();

    sc_trace_file* mVcdFile;

    weight_load_weighlbW* weight_burst_buf2_V_U;
    weight_load_beta_mb6* beta_conv_burst_buf_s_U;
    weight_load_beta_mb6* gamma_conv_burst_buf_U;
    weight_load_conv_wei* grp_weight_load_conv_wei_fu_522;
    weight_load_bias_wri* grp_weight_load_bias_wri_fu_531;
    weight_load_bias_wri* grp_weight_load_bias_wri_fu_542;
    top_kernel_mul_32bkb<1,7,32,32,32>* top_kernel_mul_32bkb_U74;
    top_kernel_mul_32bkb<1,7,32,32,32>* top_kernel_mul_32bkb_U75;
    top_kernel_mul_32g8j<1,7,32,16,32>* top_kernel_mul_32g8j_U76;
    top_kernel_mul_32bkb<1,7,32,32,32>* top_kernel_mul_32bkb_U77;
    top_kernel_mul_muocq<1,3,16,16,32>* top_kernel_mul_muocq_U78;
    top_kernel_mul_muocq<1,3,16,16,32>* top_kernel_mul_muocq_U79;
    top_kernel_ama_adpcA<1,3,18,21,16,7,32>* top_kernel_ama_adpcA_U80;
    top_kernel_mul_muqcK<1,3,16,16,30>* top_kernel_mul_muqcK_U81;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<101> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > global_weight_V_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_logic > global_weight_V_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > exitcond2_i_i_reg_2018;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond1_i_i_reg_1929;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond3_i_i_reg_1959;
    sc_signal< sc_logic > ap_CS_fsm_state97;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<1> > exitcond4_i_i_reg_2153;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > exitcond5_i_i_reg_2112;
    sc_signal< sc_logic > global_weight_V_offset_blk_n;
    sc_signal< sc_logic > global_bias_V_offset_blk_n;
    sc_signal< sc_logic > fifo_config_in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > ap_phi_mux_done_i_i_phi_fu_431_p4;
    sc_signal< sc_lv<1> > ap_phi_mux_layer_start_i_i_phi_fu_419_p4;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<1> > layer_start_i_i_reg_415;
    sc_signal< sc_logic > fifo_config_out_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<13> > indvar1_i_i_reg_451;
    sc_signal< sc_lv<13> > indvar1_i_i_reg_451_pp0_iter1_reg;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<13> > indvar4_i_i_reg_463;
    sc_signal< sc_lv<13> > indvar4_i_i_reg_463_pp1_iter1_reg;
    sc_signal< bool > ap_block_state48_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state49_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state50_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<13> > indvar_i_i_reg_486;
    sc_signal< sc_lv<13> > indvar_i_i_reg_486_pp3_iter1_reg;
    sc_signal< bool > ap_block_state62_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state63_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state64_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<26> > indvar8_i_i_reg_498;
    sc_signal< sc_lv<26> > indvar8_i_i_reg_498_pp4_iter1_reg;
    sc_signal< bool > ap_block_state90_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state91_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state92_pp4_stage0_iter2;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<26> > indvar6_i_i_reg_510;
    sc_signal< sc_lv<26> > indvar6_i_i_reg_510_pp5_iter1_reg;
    sc_signal< bool > ap_block_state104_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state105_pp5_stage0_iter1;
    sc_signal< bool > ap_block_state106_pp5_stage0_iter2;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<58> > global_weight_V_offs_reg_1660;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<58> > global_bias_V_offset_1_reg_1666;
    sc_signal< sc_lv<192> > tmp_V_4_reg_1672;
    sc_signal< sc_lv<192> > tmp_V_5_reg_1677;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<192> > tmp_V_6_reg_1682;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<192> > tmp_V_9_reg_1687;
    sc_signal< bool > ap_block_state4;
    sc_signal< sc_lv<32> > LAYER_BATCH_V_reg_1692;
    sc_signal< sc_lv<192> > tmp_V_8_reg_1697;
    sc_signal< bool > ap_block_state5;
    sc_signal< sc_lv<192> > p_Val2_3_reg_1702;
    sc_signal< bool > ap_block_state15;
    sc_signal< sc_lv<16> > LAYER_IN_NUM_T_V_reg_1709;
    sc_signal< sc_lv<16> > LAYER_OUT_NUM_T_V_reg_1719;
    sc_signal< sc_lv<32> > LAYER_IN_H_T_V_reg_1728;
    sc_signal< sc_lv<32> > LAYER_IN_W_T_V_reg_1733;
    sc_signal< sc_lv<1> > tmp_reg_1738;
    sc_signal< sc_lv<1> > tmp_17_reg_1744;
    sc_signal< sc_lv<1> > tmp_18_reg_1749;
    sc_signal< sc_lv<1> > tmp_19_reg_1755;
    sc_signal< sc_lv<1> > tmp_20_reg_1760;
    sc_signal< sc_lv<192> > p_Val2_2_reg_1765;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<32> > weight_offset2_2_reg_1770;
    sc_signal< sc_lv<32> > beta_depth_offset_reg_1776;
    sc_signal< sc_lv<16> > FILTER_S2_V_reg_1784;
    sc_signal< sc_lv<32> > tmp_21_i_i_fu_718_p1;
    sc_signal< sc_lv<32> > grp_fu_1609_p2;
    sc_signal< sc_lv<32> > tmp3_i_i_reg_1797;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<32> > LAYER_IN_NUM_HW_V_fu_725_p1;
    sc_signal< sc_lv<32> > LAYER_IN_NUM_HW_V_reg_1802;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<32> > LAYER_OUT_NUM_HW_V_reg_1808;
    sc_signal< sc_lv<31> > tmp_21_fu_739_p1;
    sc_signal< sc_lv<31> > tmp_21_reg_1814;
    sc_signal< sc_lv<32> > beta_conv_offset_fu_755_p2;
    sc_signal< sc_lv<32> > beta_conv_offset_reg_1819;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<32> > grp_fu_743_p2;
    sc_signal< sc_lv<32> > p_1_i_i_reg_1825;
    sc_signal< sc_lv<192> > p_Val2_1_reg_1830;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<32> > LAYER_IN_NUM_V_fu_763_p1;
    sc_signal< sc_lv<32> > LAYER_IN_NUM_V_reg_1836;
    sc_signal< sc_lv<32> > LAYER_OUT_NUM_V_reg_1843;
    sc_signal< sc_lv<32> > LAYER_IN_H_V_reg_1848;
    sc_signal< sc_lv<32> > LAYER_IN_W_V_reg_1853;
    sc_signal< sc_lv<1> > bias_en_fu_797_p2;
    sc_signal< sc_lv<1> > bias_en_reg_1858;
    sc_signal< sc_lv<1> > norm_conv_en_fu_805_p2;
    sc_signal< sc_lv<1> > norm_conv_en_reg_1862;
    sc_signal< sc_lv<32> > beta_conv_offset_1_i_fu_832_p3;
    sc_signal< sc_lv<32> > beta_conv_offset_1_i_reg_1866;
    sc_signal< sc_lv<32> > gamma_conv_offset_1_s_fu_839_p3;
    sc_signal< sc_lv<32> > gamma_conv_offset_1_s_reg_1871;
    sc_signal< sc_lv<32> > weight_offset2_1_fu_851_p3;
    sc_signal< sc_lv<32> > weight_offset2_1_reg_1876;
    sc_signal< sc_lv<33> > ret_V_1_fu_864_p2;
    sc_signal< sc_lv<33> > ret_V_1_reg_1881;
    sc_signal< sc_lv<33> > ret_V_fu_877_p2;
    sc_signal< sc_lv<33> > ret_V_reg_1886;
    sc_signal< sc_lv<1> > tmp_25_i_i_fu_886_p2;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<28> > tmp_22_reg_1895;
    sc_signal< sc_lv<59> > global_bias_V_offset_3_fu_909_p1;
    sc_signal< sc_lv<59> > global_bias_V_offset_3_reg_1900;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<59> > sum1_i_i_fu_912_p2;
    sc_signal< sc_lv<59> > sum1_i_i_reg_1905;
    sc_signal< sc_lv<13> > tmp_34_add_i32_shr_i_reg_1910;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_global_weight_V_ARREADY;
    sc_signal< sc_lv<32> > tmp_34_add_i32_shr_c_fu_955_p1;
    sc_signal< sc_lv<32> > tmp_34_add_i32_shr_c_reg_1923;
    sc_signal< sc_lv<1> > exitcond1_i_i_fu_959_p2;
    sc_signal< sc_lv<1> > exitcond1_i_i_reg_1929_pp0_iter1_reg;
    sc_signal< sc_lv<13> > indvar_next1_i_i_fu_964_p2;
    sc_signal< sc_lv<13> > indvar_next1_i_i_reg_1933;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<512> > global_bias_V_addr_r_reg_1938;
    sc_signal< sc_lv<28> > tmp_24_reg_1943;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<59> > sum3_i_i_fu_993_p2;
    sc_signal< sc_lv<59> > sum3_i_i_reg_1948;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<1> > exitcond3_i_i_fu_1008_p2;
    sc_signal< sc_lv<1> > exitcond3_i_i_reg_1959_pp1_iter1_reg;
    sc_signal< sc_lv<13> > indvar_next2_i_i_fu_1013_p2;
    sc_signal< sc_lv<13> > indvar_next2_i_i_reg_1963;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<512> > global_bias_V_addr_2_2_reg_1968;
    sc_signal< sc_lv<32> > tmp_38_i_i_fu_1029_p1;
    sc_signal< sc_lv<32> > tmp_38_i_i_reg_1973;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<1> > tmp_23_i_i_fu_1041_p2;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<32> > global_bias_offset_fu_1046_p2;
    sc_signal< sc_lv<32> > global_bias_offset_reg_1983;
    sc_signal< sc_lv<3> > i_fu_1057_p2;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<59> > sum9_i_i_fu_1084_p2;
    sc_signal< sc_lv<59> > sum9_i_i_reg_1996;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<13> > tmp_40_add_i32_shr_i_reg_2001;
    sc_signal< sc_lv<32> > tmp_40_add_i32_shr_c_fu_1127_p1;
    sc_signal< sc_lv<1> > exitcond2_i_i_fu_1131_p2;
    sc_signal< sc_lv<1> > exitcond2_i_i_reg_2018_pp3_iter1_reg;
    sc_signal< sc_lv<13> > indvar_next_i_i_fu_1136_p2;
    sc_signal< sc_lv<13> > indvar_next_i_i_reg_2022;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<512> > global_bias_V_addr_1_2_reg_2027;
    sc_signal< sc_lv<32> > tmp_36_i_i_fu_1147_p1;
    sc_signal< sc_logic > ap_CS_fsm_state70;
    sc_signal< sc_lv<32> > grp_fu_1024_p2;
    sc_signal< sc_lv<32> > tmp_37_i_i_reg_2038;
    sc_signal< sc_logic > ap_CS_fsm_state71;
    sc_signal< sc_lv<32> > grp_fu_1032_p2;
    sc_signal< sc_lv<32> > tmp_39_i_i_reg_2043;
    sc_signal< sc_lv<32> > tmp_i_i_fu_1150_p2;
    sc_signal< sc_lv<32> > tmp_i_i_reg_2048;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_lv<32> > grp_fu_1615_p2;
    sc_signal< sc_lv<32> > tmp4_i_i_reg_2053;
    sc_signal< sc_lv<32> > grp_fu_1154_p2;
    sc_signal< sc_lv<32> > tmp2_i_i_reg_2058;
    sc_signal< sc_logic > ap_CS_fsm_state79;
    sc_signal< sc_lv<32> > global_weight_offset_fu_1158_p2;
    sc_signal< sc_lv<32> > global_weight_offset_reg_2063;
    sc_signal< sc_logic > ap_CS_fsm_state80;
    sc_signal< sc_lv<1> > tmp_40_i_i_fu_1162_p2;
    sc_signal< sc_lv<1> > tmp_47_i_i_fu_1167_p2;
    sc_signal< sc_lv<59> > sum4_i_i_fu_1207_p2;
    sc_signal< sc_lv<59> > sum4_i_i_reg_2086;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_lv<32> > grp_fu_1621_p4;
    sc_signal< sc_lv<32> > tmp_59_add_i_i_reg_2091;
    sc_signal< sc_lv<26> > tmp_59_add_i32_shr_i_fu_1223_p4;
    sc_signal< sc_lv<26> > tmp_59_add_i32_shr_i_reg_2102;
    sc_signal< sc_lv<32> > tmp_69_i_i_fu_1232_p1;
    sc_signal< sc_lv<1> > exitcond5_i_i_fu_1237_p2;
    sc_signal< sc_lv<1> > exitcond5_i_i_reg_2112_pp4_iter1_reg;
    sc_signal< sc_lv<26> > indvar_next4_i_i_fu_1242_p2;
    sc_signal< sc_lv<26> > indvar_next4_i_i_reg_2116;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<512> > global_bias_V_addr_4_1_reg_2121;
    sc_signal< sc_lv<59> > sum_i_i_fu_1260_p2;
    sc_signal< sc_lv<59> > sum_i_i_reg_2126;
    sc_signal< sc_logic > ap_CS_fsm_state95;
    sc_signal< sc_lv<30> > grp_fu_1630_p2;
    sc_signal< sc_lv<30> > tmp_44_i_i_reg_2131;
    sc_signal< sc_lv<26> > tmp_52_add_i32_shr_i_reg_2136;
    sc_signal< sc_logic > ap_CS_fsm_state96;
    sc_signal< sc_lv<32> > tmp_64_i_i_fu_1299_p1;
    sc_signal< sc_lv<1> > exitcond4_i_i_fu_1303_p2;
    sc_signal< sc_lv<1> > exitcond4_i_i_reg_2153_pp5_iter1_reg;
    sc_signal< sc_lv<26> > indvar_next3_i_i_fu_1308_p2;
    sc_signal< sc_lv<26> > indvar_next3_i_i_reg_2157;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<512> > global_bias_V_addr_3_1_reg_2162;
    sc_signal< sc_lv<32> > in_num_iter_fu_1322_p2;
    sc_signal< sc_lv<32> > in_num_iter_reg_2167;
    sc_signal< sc_logic > ap_CS_fsm_state109;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_531_ap_ready;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_531_ap_done;
    sc_signal< bool > ap_predicate_op483_call_state109;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_542_ap_ready;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_542_ap_done;
    sc_signal< bool > ap_predicate_op484_call_state109;
    sc_signal< bool > ap_block_state109_on_subcall_done;
    sc_signal< sc_lv<32> > in_h_iter_fu_1328_p2;
    sc_signal< sc_lv<32> > in_h_iter_reg_2173;
    sc_signal< sc_lv<32> > in_w_iter_fu_1333_p2;
    sc_signal< sc_lv<32> > in_w_iter_reg_2179;
    sc_signal< sc_lv<32> > out_num_iter_fu_1341_p2;
    sc_signal< sc_lv<32> > out_num_iter_reg_2185;
    sc_signal< sc_lv<1> > tmp_53_i_i_fu_1347_p2;
    sc_signal< sc_lv<1> > tmp_53_i_i_reg_2191;
    sc_signal< sc_logic > ap_CS_fsm_state110;
    sc_signal< sc_lv<1> > tmp_54_i_i_fu_1351_p2;
    sc_signal< sc_lv<1> > tmp_54_i_i_reg_2198;
    sc_signal< sc_lv<1> > tmp_55_i_i_fu_1355_p2;
    sc_signal< sc_lv<1> > tmp_55_i_i_reg_2204;
    sc_signal< sc_lv<1> > tmp_57_i_i_fu_1359_p2;
    sc_signal< sc_lv<1> > tmp_57_i_i_reg_2210;
    sc_signal< sc_lv<32> > layer_iter_fu_1363_p2;
    sc_signal< sc_lv<32> > layer_iter_reg_2216;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_i_s_fu_1369_p2;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_i_s_reg_2222;
    sc_signal< sc_lv<1> > sel_tmp13_demorgan_i_fu_1375_p2;
    sc_signal< sc_lv<1> > sel_tmp13_demorgan_i_reg_2228;
    sc_signal< sc_lv<32> > newSel1_i_i_fu_1445_p3;
    sc_signal< sc_logic > ap_CS_fsm_state111;
    sc_signal< sc_lv<32> > newSel4_i_i_fu_1468_p3;
    sc_signal< sc_lv<32> > newSel7_i_i_fu_1491_p3;
    sc_signal< sc_lv<32> > newSel10_i_i_fu_1514_p3;
    sc_signal< sc_lv<32> > newSel12_i_i_fu_1529_p3;
    sc_signal< sc_lv<1> > layer_start_be_i_i_fu_1575_p2;
    sc_signal< sc_lv<1> > done_be_i_i_fu_1603_p2;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state36;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state48;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state62;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state89;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state90;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state103;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state104;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< sc_lv<12> > weight_burst_buf2_V_address0;
    sc_signal< sc_logic > weight_burst_buf2_V_ce0;
    sc_signal< sc_logic > weight_burst_buf2_V_we0;
    sc_signal< sc_lv<512> > weight_burst_buf2_V_d0;
    sc_signal< sc_lv<512> > weight_burst_buf2_V_q0;
    sc_signal< sc_lv<2> > beta_conv_burst_buf_s_address0;
    sc_signal< sc_logic > beta_conv_burst_buf_s_ce0;
    sc_signal< sc_logic > beta_conv_burst_buf_s_we0;
    sc_signal< sc_lv<512> > beta_conv_burst_buf_s_d0;
    sc_signal< sc_lv<512> > beta_conv_burst_buf_s_q0;
    sc_signal< sc_lv<2> > gamma_conv_burst_buf_address0;
    sc_signal< sc_logic > gamma_conv_burst_buf_ce0;
    sc_signal< sc_logic > gamma_conv_burst_buf_we0;
    sc_signal< sc_lv<512> > gamma_conv_burst_buf_d0;
    sc_signal< sc_lv<512> > gamma_conv_burst_buf_q0;
    sc_signal< sc_logic > grp_weight_load_conv_wei_fu_522_ap_start;
    sc_signal< sc_logic > grp_weight_load_conv_wei_fu_522_ap_done;
    sc_signal< sc_logic > grp_weight_load_conv_wei_fu_522_ap_idle;
    sc_signal< sc_logic > grp_weight_load_conv_wei_fu_522_ap_ready;
    sc_signal< sc_lv<12> > grp_weight_load_conv_wei_fu_522_weight_burst_buf2_V_address0;
    sc_signal< sc_logic > grp_weight_load_conv_wei_fu_522_weight_burst_buf2_V_ce0;
    sc_signal< sc_lv<256> > grp_weight_load_conv_wei_fu_522_fifo_conv_weight_V_V_din;
    sc_signal< sc_logic > grp_weight_load_conv_wei_fu_522_fifo_conv_weight_V_V_write;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_531_ap_start;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_531_ap_idle;
    sc_signal< sc_lv<2> > grp_weight_load_bias_wri_fu_531_bias_burst_buf_V_address0;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_531_bias_burst_buf_V_ce0;
    sc_signal< sc_lv<256> > grp_weight_load_bias_wri_fu_531_fifo_bias_V_V_din;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_531_fifo_bias_V_V_write;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_542_ap_start;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_542_ap_idle;
    sc_signal< sc_lv<2> > grp_weight_load_bias_wri_fu_542_bias_burst_buf_V_address0;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_542_bias_burst_buf_V_ce0;
    sc_signal< sc_lv<256> > grp_weight_load_bias_wri_fu_542_fifo_bias_V_V_din;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_542_fifo_bias_V_V_write;
    sc_signal< sc_lv<32> > op_assign_i_i_reg_355;
    sc_signal< sc_lv<32> > i_op_assign_i_i_reg_367;
    sc_signal< sc_lv<32> > in_h_iter_i_i_reg_379;
    sc_signal< sc_lv<32> > in_w_iter_i_i_reg_391;
    sc_signal< sc_lv<32> > layer_iter_i_i_reg_403;
    sc_signal< sc_lv<1> > done_i_i_reg_427;
    sc_signal< sc_lv<1> > layer_start_1_i_i_reg_438;
    sc_signal< bool > ap_predicate_op170_read_state11;
    sc_signal< bool > ap_predicate_op171_write_state11;
    sc_signal< bool > ap_block_state11;
    sc_signal< sc_lv<13> > ap_phi_mux_indvar1_i_i_phi_fu_455_p4;
    sc_signal< sc_lv<13> > ap_phi_mux_indvar4_i_i_phi_fu_467_p4;
    sc_signal< sc_lv<3> > i_i_i_reg_475;
    sc_signal< sc_lv<1> > exitcond_i_i_fu_1051_p2;
    sc_signal< sc_lv<13> > ap_phi_mux_indvar_i_i_phi_fu_490_p4;
    sc_signal< sc_lv<26> > ap_phi_mux_indvar8_i_i_phi_fu_502_p4;
    sc_signal< sc_lv<26> > ap_phi_mux_indvar6_i_i_phi_fu_514_p4;
    sc_signal< sc_logic > grp_weight_load_conv_wei_fu_522_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state107;
    sc_signal< sc_logic > ap_CS_fsm_state108;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_531_ap_start_reg;
    sc_signal< sc_logic > grp_weight_load_bias_wri_fu_542_ap_start_reg;
    sc_signal< sc_lv<64> > indvar2_i_i_fu_970_p1;
    sc_signal< sc_lv<64> > indvar5_i_i_fu_1019_p1;
    sc_signal< sc_lv<64> > tmp_33_i_i_fu_1063_p1;
    sc_signal< sc_lv<64> > indvar3_i_i_fu_1142_p1;
    sc_signal< sc_lv<64> > indvar9_i_i_fu_1248_p1;
    sc_signal< sc_lv<64> > indvar7_i_i_fu_1314_p1;
    sc_signal< sc_lv<64> > sum1_cast_i_i_fu_945_p1;
    sc_signal< sc_lv<64> > sum3_cast_i_i_fu_998_p1;
    sc_signal< sc_lv<64> > sum9_cast_i_i_fu_1117_p1;
    sc_signal< sc_lv<64> > sum4_cast_i_i_fu_1213_p1;
    sc_signal< sc_lv<64> > sum_cast_i_i_fu_1289_p1;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_global_weight_V_ARREADY;
    sc_signal< bool > ap_block_state12;
    sc_signal< bool > ap_block_state13;
    sc_signal< bool > ap_block_state14;
    sc_signal< sc_lv<192> > tmp_V_fu_188;
    sc_signal< sc_lv<192> > tmp_V_1_fu_192;
    sc_signal< sc_lv<192> > tmp_V_2_fu_196;
    sc_signal< sc_lv<192> > tmp_V_3_fu_200;
    sc_signal< sc_lv<16> > FILTER_S1_V_fu_698_p4;
    sc_signal< sc_lv<32> > grp_fu_743_p0;
    sc_signal< sc_lv<32> > factor_i_i_fu_748_p3;
    sc_signal< sc_lv<32> > gamma_conv_offset_1_fu_813_p2;
    sc_signal< sc_lv<1> > norm_depth_en_fu_801_p2;
    sc_signal< sc_lv<32> > p_0575_0_i_i_fu_817_p3;
    sc_signal< sc_lv<32> > gamma_conv_offset_fu_809_p2;
    sc_signal< sc_lv<32> > p_i_i_fu_824_p3;
    sc_signal< sc_lv<32> > weight_offset2_fu_847_p2;
    sc_signal< sc_lv<33> > lhs_V_1_fu_857_p1;
    sc_signal< sc_lv<33> > rhs_V_1_fu_861_p1;
    sc_signal< sc_lv<33> > lhs_V_fu_870_p1;
    sc_signal< sc_lv<33> > rhs_V_fu_874_p1;
    sc_signal< sc_lv<33> > tmp_24_i_i_fu_883_p1;
    sc_signal< sc_lv<32> > global_bias_offset_1_fu_891_p2;
    sc_signal< sc_lv<59> > tmp_27_cast_i_i_fu_906_p1;
    sc_signal< sc_lv<18> > tmp_29_i_i_fu_918_p3;
    sc_signal< sc_lv<19> > tmp_34_cast_i_i_fu_925_p1;
    sc_signal< sc_lv<19> > tmp_34_add_i_i_i_fu_929_p2;
    sc_signal< sc_lv<32> > global_bias_offset_2_fu_975_p2;
    sc_signal< sc_lv<59> > tmp_35_cast_i_i_fu_990_p1;
    sc_signal< sc_lv<16> > grp_fu_1032_p1;
    sc_signal< sc_lv<33> > tmp_22_i_i_fu_1038_p1;
    sc_signal< sc_lv<28> > tmp_23_fu_1068_p4;
    sc_signal< sc_lv<59> > global_bias_V_offset_2_fu_1081_p1;
    sc_signal< sc_lv<59> > tmp_31_cast_i_i_fu_1077_p1;
    sc_signal< sc_lv<18> > tmp_32_i_i_fu_1090_p3;
    sc_signal< sc_lv<19> > tmp_40_cast_i_i_fu_1097_p1;
    sc_signal< sc_lv<19> > tmp_40_add_i_i_fu_1101_p2;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_lv<21> > p_shl_i_i_fu_1172_p3;
    sc_signal< sc_lv<18> > p_shl1_i_i_fu_1183_p3;
    sc_signal< sc_lv<28> > grp_fu_573_p4;
    sc_signal< sc_lv<59> > global_weight_V_offs_2_fu_1204_p1;
    sc_signal< sc_lv<59> > tmp_49_cast_i_i_fu_1200_p1;
    sc_signal< sc_lv<59> > global_weight_V_offs_1_fu_1257_p1;
    sc_signal< sc_lv<59> > tmp_42_cast_i_i_fu_1253_p1;
    sc_signal< sc_lv<32> > tmp_46_i_i_fu_1266_p3;
    sc_signal< sc_lv<32> > tmp_52_add_i_i_fu_1273_p2;
    sc_signal< sc_lv<32> > tmp_52_i_i_fu_1319_p1;
    sc_signal< sc_lv<32> > tmp_56_i_i_fu_1338_p1;
    sc_signal< sc_lv<1> > sel_tmp1_i_i_fu_1385_p2;
    sc_signal< sc_lv<1> > sel_tmp6_i_i_fu_1395_p2;
    sc_signal< sc_lv<1> > sel_tmp_i_i_fu_1405_p2;
    sc_signal< sc_lv<1> > sel_tmp8_i_i_fu_1410_p2;
    sc_signal< sc_lv<1> > sel_tmp7_i_i_fu_1400_p2;
    sc_signal< sc_lv<1> > sel_tmp2_i_i_fu_1390_p2;
    sc_signal< sc_lv<1> > or_cond_i_i_fu_1415_p2;
    sc_signal< sc_lv<1> > tmp_5_i_i_fu_1426_p2;
    sc_signal< sc_lv<1> > or_cond1_i_i_fu_1421_p2;
    sc_signal< sc_lv<1> > or_cond2_i_i_fu_1439_p2;
    sc_signal< sc_lv<32> > newSel_i_i_fu_1432_p3;
    sc_signal< sc_lv<32> > newSel2_i_i_fu_1453_p3;
    sc_signal< sc_lv<32> > newSel3_i_i_fu_1460_p3;
    sc_signal< sc_lv<32> > newSel5_i_i_fu_1476_p3;
    sc_signal< sc_lv<32> > newSel6_i_i_fu_1483_p3;
    sc_signal< sc_lv<32> > newSel8_i_i_fu_1499_p3;
    sc_signal< sc_lv<32> > newSel9_i_i_fu_1506_p3;
    sc_signal< sc_lv<1> > tmp_58_i_i_fu_1381_p2;
    sc_signal< sc_lv<32> > newSel11_i_i_fu_1522_p3;
    sc_signal< sc_lv<1> > tmp_56_not_i_i_fu_1543_p2;
    sc_signal< sc_lv<1> > tmp_58_not_i_i_fu_1553_p2;
    sc_signal< sc_lv<1> > not_sel_tmp_i_i_fu_1548_p2;
    sc_signal< sc_lv<1> > not_sel_tmp1_i_i_fu_1558_p2;
    sc_signal< sc_lv<1> > tmp6_i_i_fu_1563_p2;
    sc_signal< sc_lv<1> > sel_tmp9_i_i_fu_1537_p2;
    sc_signal< sc_lv<1> > sel_tmp3_i_i_fu_1569_p2;
    sc_signal< sc_lv<1> > tmp_55_not_i_i_fu_1581_p2;
    sc_signal< sc_lv<1> > not_sel_tmp2_i_i_fu_1586_p2;
    sc_signal< sc_lv<1> > tmp9_i_i_fu_1597_p2;
    sc_signal< sc_lv<1> > tmp7_i_i_fu_1591_p2;
    sc_signal< sc_lv<16> > grp_fu_1609_p0;
    sc_signal< sc_lv<16> > grp_fu_1609_p1;
    sc_signal< sc_lv<16> > grp_fu_1615_p0;
    sc_signal< sc_lv<16> > grp_fu_1615_p1;
    sc_signal< sc_lv<18> > grp_fu_1621_p0;
    sc_signal< sc_lv<21> > grp_fu_1621_p1;
    sc_signal< sc_lv<16> > grp_fu_1621_p2;
    sc_signal< sc_lv<7> > grp_fu_1621_p3;
    sc_signal< sc_lv<16> > grp_fu_1630_p0;
    sc_signal< sc_lv<16> > grp_fu_1630_p1;
    sc_signal< sc_lv<101> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< sc_lv<32> > grp_fu_1032_p10;
    sc_signal< sc_lv<22> > grp_fu_1621_p00;
    sc_signal< sc_lv<22> > grp_fu_1621_p10;
    sc_signal< sc_lv<30> > grp_fu_1630_p00;
    sc_signal< sc_lv<30> > grp_fu_1630_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<101> ap_ST_fsm_state1;
    static const sc_lv<101> ap_ST_fsm_state2;
    static const sc_lv<101> ap_ST_fsm_state3;
    static const sc_lv<101> ap_ST_fsm_state4;
    static const sc_lv<101> ap_ST_fsm_state5;
    static const sc_lv<101> ap_ST_fsm_state6;
    static const sc_lv<101> ap_ST_fsm_state7;
    static const sc_lv<101> ap_ST_fsm_state8;
    static const sc_lv<101> ap_ST_fsm_state9;
    static const sc_lv<101> ap_ST_fsm_state10;
    static const sc_lv<101> ap_ST_fsm_state11;
    static const sc_lv<101> ap_ST_fsm_state12;
    static const sc_lv<101> ap_ST_fsm_state13;
    static const sc_lv<101> ap_ST_fsm_state14;
    static const sc_lv<101> ap_ST_fsm_state15;
    static const sc_lv<101> ap_ST_fsm_state16;
    static const sc_lv<101> ap_ST_fsm_state17;
    static const sc_lv<101> ap_ST_fsm_state18;
    static const sc_lv<101> ap_ST_fsm_state19;
    static const sc_lv<101> ap_ST_fsm_state20;
    static const sc_lv<101> ap_ST_fsm_state21;
    static const sc_lv<101> ap_ST_fsm_state22;
    static const sc_lv<101> ap_ST_fsm_state23;
    static const sc_lv<101> ap_ST_fsm_state24;
    static const sc_lv<101> ap_ST_fsm_state25;
    static const sc_lv<101> ap_ST_fsm_state26;
    static const sc_lv<101> ap_ST_fsm_state27;
    static const sc_lv<101> ap_ST_fsm_state28;
    static const sc_lv<101> ap_ST_fsm_state29;
    static const sc_lv<101> ap_ST_fsm_state30;
    static const sc_lv<101> ap_ST_fsm_state31;
    static const sc_lv<101> ap_ST_fsm_state32;
    static const sc_lv<101> ap_ST_fsm_state33;
    static const sc_lv<101> ap_ST_fsm_state34;
    static const sc_lv<101> ap_ST_fsm_state35;
    static const sc_lv<101> ap_ST_fsm_pp0_stage0;
    static const sc_lv<101> ap_ST_fsm_state39;
    static const sc_lv<101> ap_ST_fsm_state40;
    static const sc_lv<101> ap_ST_fsm_state41;
    static const sc_lv<101> ap_ST_fsm_state42;
    static const sc_lv<101> ap_ST_fsm_state43;
    static const sc_lv<101> ap_ST_fsm_state44;
    static const sc_lv<101> ap_ST_fsm_state45;
    static const sc_lv<101> ap_ST_fsm_state46;
    static const sc_lv<101> ap_ST_fsm_state47;
    static const sc_lv<101> ap_ST_fsm_pp1_stage0;
    static const sc_lv<101> ap_ST_fsm_state51;
    static const sc_lv<101> ap_ST_fsm_state52;
    static const sc_lv<101> ap_ST_fsm_state53;
    static const sc_lv<101> ap_ST_fsm_state54;
    static const sc_lv<101> ap_ST_fsm_state55;
    static const sc_lv<101> ap_ST_fsm_state56;
    static const sc_lv<101> ap_ST_fsm_state57;
    static const sc_lv<101> ap_ST_fsm_state58;
    static const sc_lv<101> ap_ST_fsm_state59;
    static const sc_lv<101> ap_ST_fsm_state60;
    static const sc_lv<101> ap_ST_fsm_state61;
    static const sc_lv<101> ap_ST_fsm_pp3_stage0;
    static const sc_lv<101> ap_ST_fsm_state65;
    static const sc_lv<101> ap_ST_fsm_state66;
    static const sc_lv<101> ap_ST_fsm_state67;
    static const sc_lv<101> ap_ST_fsm_state68;
    static const sc_lv<101> ap_ST_fsm_state69;
    static const sc_lv<101> ap_ST_fsm_state70;
    static const sc_lv<101> ap_ST_fsm_state71;
    static const sc_lv<101> ap_ST_fsm_state72;
    static const sc_lv<101> ap_ST_fsm_state73;
    static const sc_lv<101> ap_ST_fsm_state74;
    static const sc_lv<101> ap_ST_fsm_state75;
    static const sc_lv<101> ap_ST_fsm_state76;
    static const sc_lv<101> ap_ST_fsm_state77;
    static const sc_lv<101> ap_ST_fsm_state78;
    static const sc_lv<101> ap_ST_fsm_state79;
    static const sc_lv<101> ap_ST_fsm_state80;
    static const sc_lv<101> ap_ST_fsm_state81;
    static const sc_lv<101> ap_ST_fsm_state82;
    static const sc_lv<101> ap_ST_fsm_state83;
    static const sc_lv<101> ap_ST_fsm_state84;
    static const sc_lv<101> ap_ST_fsm_state85;
    static const sc_lv<101> ap_ST_fsm_state86;
    static const sc_lv<101> ap_ST_fsm_state87;
    static const sc_lv<101> ap_ST_fsm_state88;
    static const sc_lv<101> ap_ST_fsm_state89;
    static const sc_lv<101> ap_ST_fsm_pp4_stage0;
    static const sc_lv<101> ap_ST_fsm_state93;
    static const sc_lv<101> ap_ST_fsm_state94;
    static const sc_lv<101> ap_ST_fsm_state95;
    static const sc_lv<101> ap_ST_fsm_state96;
    static const sc_lv<101> ap_ST_fsm_state97;
    static const sc_lv<101> ap_ST_fsm_state98;
    static const sc_lv<101> ap_ST_fsm_state99;
    static const sc_lv<101> ap_ST_fsm_state100;
    static const sc_lv<101> ap_ST_fsm_state101;
    static const sc_lv<101> ap_ST_fsm_state102;
    static const sc_lv<101> ap_ST_fsm_state103;
    static const sc_lv<101> ap_ST_fsm_pp5_stage0;
    static const sc_lv<101> ap_ST_fsm_state107;
    static const sc_lv<101> ap_ST_fsm_state108;
    static const sc_lv<101> ap_ST_fsm_state109;
    static const sc_lv<101> ap_ST_fsm_state110;
    static const sc_lv<101> ap_ST_fsm_state111;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_39;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_56;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_62;
    static const sc_lv<32> ap_const_lv32_63;
    static const sc_lv<32> ap_const_lv32_64;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_5E;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<26> ap_const_lv26_0;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_61;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<32> ap_const_lv32_90;
    static const sc_lv<19> ap_const_lv19_3F;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<16> ap_const_lv16_3;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<26> ap_const_lv26_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_FILTER_S1_V_fu_698_p4();
    void thread_LAYER_IN_NUM_HW_V_fu_725_p1();
    void thread_LAYER_IN_NUM_V_fu_763_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state103();
    void thread_ap_CS_fsm_state107();
    void thread_ap_CS_fsm_state108();
    void thread_ap_CS_fsm_state109();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state110();
    void thread_ap_CS_fsm_state111();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state70();
    void thread_ap_CS_fsm_state71();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state79();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state80();
    void thread_ap_CS_fsm_state82();
    void thread_ap_CS_fsm_state83();
    void thread_ap_CS_fsm_state89();
    void thread_ap_CS_fsm_state9();
    void thread_ap_CS_fsm_state95();
    void thread_ap_CS_fsm_state96();
    void thread_ap_CS_fsm_state97();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state104_pp5_stage0_iter0();
    void thread_ap_block_state105_pp5_stage0_iter1();
    void thread_ap_block_state106_pp5_stage0_iter2();
    void thread_ap_block_state109_on_subcall_done();
    void thread_ap_block_state11();
    void thread_ap_block_state12();
    void thread_ap_block_state13();
    void thread_ap_block_state14();
    void thread_ap_block_state15();
    void thread_ap_block_state2();
    void thread_ap_block_state3();
    void thread_ap_block_state36_pp0_stage0_iter0();
    void thread_ap_block_state37_pp0_stage0_iter1();
    void thread_ap_block_state38_pp0_stage0_iter2();
    void thread_ap_block_state4();
    void thread_ap_block_state48_pp1_stage0_iter0();
    void thread_ap_block_state49_pp1_stage0_iter1();
    void thread_ap_block_state5();
    void thread_ap_block_state50_pp1_stage0_iter2();
    void thread_ap_block_state62_pp3_stage0_iter0();
    void thread_ap_block_state63_pp3_stage0_iter1();
    void thread_ap_block_state64_pp3_stage0_iter2();
    void thread_ap_block_state90_pp4_stage0_iter0();
    void thread_ap_block_state91_pp4_stage0_iter1();
    void thread_ap_block_state92_pp4_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state36();
    void thread_ap_condition_pp1_exit_iter0_state48();
    void thread_ap_condition_pp3_exit_iter0_state62();
    void thread_ap_condition_pp4_exit_iter0_state90();
    void thread_ap_condition_pp5_exit_iter0_state104();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_phi_mux_done_i_i_phi_fu_431_p4();
    void thread_ap_phi_mux_indvar1_i_i_phi_fu_455_p4();
    void thread_ap_phi_mux_indvar4_i_i_phi_fu_467_p4();
    void thread_ap_phi_mux_indvar6_i_i_phi_fu_514_p4();
    void thread_ap_phi_mux_indvar8_i_i_phi_fu_502_p4();
    void thread_ap_phi_mux_indvar_i_i_phi_fu_490_p4();
    void thread_ap_phi_mux_layer_start_i_i_phi_fu_419_p4();
    void thread_ap_predicate_op170_read_state11();
    void thread_ap_predicate_op171_write_state11();
    void thread_ap_predicate_op483_call_state109();
    void thread_ap_predicate_op484_call_state109();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_m_axi_global_weight_V_ARREADY();
    void thread_beta_conv_burst_buf_s_address0();
    void thread_beta_conv_burst_buf_s_ce0();
    void thread_beta_conv_burst_buf_s_d0();
    void thread_beta_conv_burst_buf_s_we0();
    void thread_beta_conv_offset_1_i_fu_832_p3();
    void thread_beta_conv_offset_fu_755_p2();
    void thread_bias_en_fu_797_p2();
    void thread_done_be_i_i_fu_1603_p2();
    void thread_exitcond1_i_i_fu_959_p2();
    void thread_exitcond2_i_i_fu_1131_p2();
    void thread_exitcond3_i_i_fu_1008_p2();
    void thread_exitcond4_i_i_fu_1303_p2();
    void thread_exitcond5_i_i_fu_1237_p2();
    void thread_exitcond_i_i_fu_1051_p2();
    void thread_factor_i_i_fu_748_p3();
    void thread_fifo_beta_conv_V_V_din();
    void thread_fifo_beta_conv_V_V_write();
    void thread_fifo_config_in_V_V_blk_n();
    void thread_fifo_config_in_V_V_read();
    void thread_fifo_config_out_V_V_blk_n();
    void thread_fifo_config_out_V_V_din();
    void thread_fifo_config_out_V_V_write();
    void thread_fifo_conv_weight_V_V_din();
    void thread_fifo_conv_weight_V_V_write();
    void thread_fifo_gamma_conv_V_V_din();
    void thread_fifo_gamma_conv_V_V_write();
    void thread_gamma_conv_burst_buf_address0();
    void thread_gamma_conv_burst_buf_ce0();
    void thread_gamma_conv_burst_buf_d0();
    void thread_gamma_conv_burst_buf_we0();
    void thread_gamma_conv_offset_1_fu_813_p2();
    void thread_gamma_conv_offset_1_s_fu_839_p3();
    void thread_gamma_conv_offset_fu_809_p2();
    void thread_global_bias_V_offset_2_fu_1081_p1();
    void thread_global_bias_V_offset_3_fu_909_p1();
    void thread_global_bias_V_offset_blk_n();
    void thread_global_bias_V_offset_read();
    void thread_global_bias_offset_1_fu_891_p2();
    void thread_global_bias_offset_2_fu_975_p2();
    void thread_global_bias_offset_fu_1046_p2();
    void thread_global_weight_V_blk_n_AR();
    void thread_global_weight_V_blk_n_R();
    void thread_global_weight_V_offs_1_fu_1257_p1();
    void thread_global_weight_V_offs_2_fu_1204_p1();
    void thread_global_weight_V_offset_blk_n();
    void thread_global_weight_V_offset_read();
    void thread_global_weight_offset_fu_1158_p2();
    void thread_grp_fu_1032_p1();
    void thread_grp_fu_1032_p10();
    void thread_grp_fu_1609_p0();
    void thread_grp_fu_1609_p1();
    void thread_grp_fu_1615_p0();
    void thread_grp_fu_1615_p1();
    void thread_grp_fu_1621_p0();
    void thread_grp_fu_1621_p00();
    void thread_grp_fu_1621_p1();
    void thread_grp_fu_1621_p10();
    void thread_grp_fu_1621_p2();
    void thread_grp_fu_1621_p3();
    void thread_grp_fu_1630_p0();
    void thread_grp_fu_1630_p00();
    void thread_grp_fu_1630_p1();
    void thread_grp_fu_1630_p10();
    void thread_grp_fu_573_p4();
    void thread_grp_fu_743_p0();
    void thread_grp_weight_load_bias_wri_fu_531_ap_start();
    void thread_grp_weight_load_bias_wri_fu_542_ap_start();
    void thread_grp_weight_load_conv_wei_fu_522_ap_start();
    void thread_i_fu_1057_p2();
    void thread_in_h_iter_fu_1328_p2();
    void thread_in_num_iter_fu_1322_p2();
    void thread_in_w_iter_fu_1333_p2();
    void thread_indvar2_i_i_fu_970_p1();
    void thread_indvar3_i_i_fu_1142_p1();
    void thread_indvar5_i_i_fu_1019_p1();
    void thread_indvar7_i_i_fu_1314_p1();
    void thread_indvar9_i_i_fu_1248_p1();
    void thread_indvar_next1_i_i_fu_964_p2();
    void thread_indvar_next2_i_i_fu_1013_p2();
    void thread_indvar_next3_i_i_fu_1308_p2();
    void thread_indvar_next4_i_i_fu_1242_p2();
    void thread_indvar_next_i_i_fu_1136_p2();
    void thread_internal_ap_ready();
    void thread_layer_iter_fu_1363_p2();
    void thread_layer_start_be_i_i_fu_1575_p2();
    void thread_lhs_V_1_fu_857_p1();
    void thread_lhs_V_fu_870_p1();
    void thread_m_axi_global_weight_V_ARADDR();
    void thread_m_axi_global_weight_V_ARBURST();
    void thread_m_axi_global_weight_V_ARCACHE();
    void thread_m_axi_global_weight_V_ARID();
    void thread_m_axi_global_weight_V_ARLEN();
    void thread_m_axi_global_weight_V_ARLOCK();
    void thread_m_axi_global_weight_V_ARPROT();
    void thread_m_axi_global_weight_V_ARQOS();
    void thread_m_axi_global_weight_V_ARREGION();
    void thread_m_axi_global_weight_V_ARSIZE();
    void thread_m_axi_global_weight_V_ARUSER();
    void thread_m_axi_global_weight_V_ARVALID();
    void thread_m_axi_global_weight_V_AWADDR();
    void thread_m_axi_global_weight_V_AWBURST();
    void thread_m_axi_global_weight_V_AWCACHE();
    void thread_m_axi_global_weight_V_AWID();
    void thread_m_axi_global_weight_V_AWLEN();
    void thread_m_axi_global_weight_V_AWLOCK();
    void thread_m_axi_global_weight_V_AWPROT();
    void thread_m_axi_global_weight_V_AWQOS();
    void thread_m_axi_global_weight_V_AWREGION();
    void thread_m_axi_global_weight_V_AWSIZE();
    void thread_m_axi_global_weight_V_AWUSER();
    void thread_m_axi_global_weight_V_AWVALID();
    void thread_m_axi_global_weight_V_BREADY();
    void thread_m_axi_global_weight_V_RREADY();
    void thread_m_axi_global_weight_V_WDATA();
    void thread_m_axi_global_weight_V_WID();
    void thread_m_axi_global_weight_V_WLAST();
    void thread_m_axi_global_weight_V_WSTRB();
    void thread_m_axi_global_weight_V_WUSER();
    void thread_m_axi_global_weight_V_WVALID();
    void thread_newSel10_i_i_fu_1514_p3();
    void thread_newSel11_i_i_fu_1522_p3();
    void thread_newSel12_i_i_fu_1529_p3();
    void thread_newSel1_i_i_fu_1445_p3();
    void thread_newSel2_i_i_fu_1453_p3();
    void thread_newSel3_i_i_fu_1460_p3();
    void thread_newSel4_i_i_fu_1468_p3();
    void thread_newSel5_i_i_fu_1476_p3();
    void thread_newSel6_i_i_fu_1483_p3();
    void thread_newSel7_i_i_fu_1491_p3();
    void thread_newSel8_i_i_fu_1499_p3();
    void thread_newSel9_i_i_fu_1506_p3();
    void thread_newSel_i_i_fu_1432_p3();
    void thread_norm_conv_en_fu_805_p2();
    void thread_norm_depth_en_fu_801_p2();
    void thread_not_sel_tmp1_i_i_fu_1558_p2();
    void thread_not_sel_tmp2_i_i_fu_1586_p2();
    void thread_not_sel_tmp_i_i_fu_1548_p2();
    void thread_or_cond1_i_i_fu_1421_p2();
    void thread_or_cond2_i_i_fu_1439_p2();
    void thread_or_cond_i_i_fu_1415_p2();
    void thread_out_num_iter_fu_1341_p2();
    void thread_p_0575_0_i_i_fu_817_p3();
    void thread_p_i_i_fu_824_p3();
    void thread_p_shl1_i_i_fu_1183_p3();
    void thread_p_shl_i_i_fu_1172_p3();
    void thread_real_start();
    void thread_ret_V_1_fu_864_p2();
    void thread_ret_V_fu_877_p2();
    void thread_rhs_V_1_fu_861_p1();
    void thread_rhs_V_fu_874_p1();
    void thread_sel_tmp13_demorgan_i_fu_1375_p2();
    void thread_sel_tmp1_i_i_fu_1385_p2();
    void thread_sel_tmp2_i_i_fu_1390_p2();
    void thread_sel_tmp3_i_i_fu_1569_p2();
    void thread_sel_tmp6_demorgan_i_s_fu_1369_p2();
    void thread_sel_tmp6_i_i_fu_1395_p2();
    void thread_sel_tmp7_i_i_fu_1400_p2();
    void thread_sel_tmp8_i_i_fu_1410_p2();
    void thread_sel_tmp9_i_i_fu_1537_p2();
    void thread_sel_tmp_i_i_fu_1405_p2();
    void thread_start_out();
    void thread_start_write();
    void thread_sum1_cast_i_i_fu_945_p1();
    void thread_sum1_i_i_fu_912_p2();
    void thread_sum3_cast_i_i_fu_998_p1();
    void thread_sum3_i_i_fu_993_p2();
    void thread_sum4_cast_i_i_fu_1213_p1();
    void thread_sum4_i_i_fu_1207_p2();
    void thread_sum9_cast_i_i_fu_1117_p1();
    void thread_sum9_i_i_fu_1084_p2();
    void thread_sum_cast_i_i_fu_1289_p1();
    void thread_sum_i_i_fu_1260_p2();
    void thread_tmp6_i_i_fu_1563_p2();
    void thread_tmp7_i_i_fu_1591_p2();
    void thread_tmp9_i_i_fu_1597_p2();
    void thread_tmp_21_fu_739_p1();
    void thread_tmp_21_i_i_fu_718_p1();
    void thread_tmp_22_i_i_fu_1038_p1();
    void thread_tmp_23_fu_1068_p4();
    void thread_tmp_23_i_i_fu_1041_p2();
    void thread_tmp_24_i_i_fu_883_p1();
    void thread_tmp_25_i_i_fu_886_p2();
    void thread_tmp_27_cast_i_i_fu_906_p1();
    void thread_tmp_29_i_i_fu_918_p3();
    void thread_tmp_31_cast_i_i_fu_1077_p1();
    void thread_tmp_32_i_i_fu_1090_p3();
    void thread_tmp_33_i_i_fu_1063_p1();
    void thread_tmp_34_add_i32_shr_c_fu_955_p1();
    void thread_tmp_34_add_i_i_i_fu_929_p2();
    void thread_tmp_34_cast_i_i_fu_925_p1();
    void thread_tmp_35_cast_i_i_fu_990_p1();
    void thread_tmp_36_i_i_fu_1147_p1();
    void thread_tmp_38_i_i_fu_1029_p1();
    void thread_tmp_40_add_i32_shr_c_fu_1127_p1();
    void thread_tmp_40_add_i_i_fu_1101_p2();
    void thread_tmp_40_cast_i_i_fu_1097_p1();
    void thread_tmp_40_i_i_fu_1162_p2();
    void thread_tmp_42_cast_i_i_fu_1253_p1();
    void thread_tmp_46_i_i_fu_1266_p3();
    void thread_tmp_47_i_i_fu_1167_p2();
    void thread_tmp_49_cast_i_i_fu_1200_p1();
    void thread_tmp_52_add_i_i_fu_1273_p2();
    void thread_tmp_52_i_i_fu_1319_p1();
    void thread_tmp_53_i_i_fu_1347_p2();
    void thread_tmp_54_i_i_fu_1351_p2();
    void thread_tmp_55_i_i_fu_1355_p2();
    void thread_tmp_55_not_i_i_fu_1581_p2();
    void thread_tmp_56_i_i_fu_1338_p1();
    void thread_tmp_56_not_i_i_fu_1543_p2();
    void thread_tmp_57_i_i_fu_1359_p2();
    void thread_tmp_58_i_i_fu_1381_p2();
    void thread_tmp_58_not_i_i_fu_1553_p2();
    void thread_tmp_59_add_i32_shr_i_fu_1223_p4();
    void thread_tmp_5_i_i_fu_1426_p2();
    void thread_tmp_64_i_i_fu_1299_p1();
    void thread_tmp_69_i_i_fu_1232_p1();
    void thread_tmp_i_i_fu_1150_p2();
    void thread_weight_burst_buf2_V_address0();
    void thread_weight_burst_buf2_V_ce0();
    void thread_weight_burst_buf2_V_d0();
    void thread_weight_burst_buf2_V_we0();
    void thread_weight_offset2_1_fu_851_p3();
    void thread_weight_offset2_fu_847_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
