Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jan 10 22:24:05 2020
| Host         : test running 64-bit Ubuntu 19.04
| Command      : report_control_sets -verbose -file top_earlgrey_nexysvideo_control_sets_placed.rpt
| Design       : top_earlgrey_nexysvideo
| Device       : xc7a200t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   506 |
| Unused register locations in slices containing registers |   797 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            7 |
|      2 |           10 |
|      3 |            7 |
|      4 |           19 |
|      5 |           24 |
|      6 |           14 |
|      7 |            9 |
|      8 |           33 |
|      9 |           16 |
|     10 |            7 |
|     12 |            9 |
|     13 |            2 |
|     14 |            8 |
|    16+ |          341 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           25 |
| No           | No                    | Yes                    |            1724 |          721 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             447 |          159 |
| Yes          | No                    | Yes                    |            9018 |         4208 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
|                                                Clock Signal                                               |                                                      Enable Signal                                                      |                                     Set/Reset Signal                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
|  spi_device/clk_spi_in                                                                                    |                                                                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                1 |              1 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_sequential_state_q_reg[1]_0[0]                                             | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/IO_DPS4                                    |                1 |              1 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/E[0]                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4_0                                       |                1 |              1 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[4]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |                1 |              1 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[2]_5[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |                1 |              1 |
|  top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/i_tck_inv/gen_scan.i_dft_tck_mux/gen_xilinx.u_impl_xilinx/tck_n |                                                                                                                         | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/IO_DPS4                                    |                1 |              1 |
|  top_earlgrey/spi_device/u_reg/u_cfg_cpol/clk_spi_out                                                     |                                                                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                1 |              1 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[2]_5[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_10                             |                2 |              2 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[2]_4[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_10                             |                2 |              2 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[2]_6[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_10                             |                1 |              2 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_incr_wptr                                                            | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/IO_DPS4                                    |                1 |              2 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[2]_7[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_10                             |                2 |              2 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[2]_7[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_5                              |                2 |              2 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_flash_eflash/bank_sequence_fifo/gen_normal_fifo.fifo_incr_wptr                                           |                                                                                          |                1 |              2 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[7]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_10                             |                2 |              2 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[4]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_8                              |                1 |              2 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[4]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_7                              |                2 |              2 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[4]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_9                              |                3 |              3 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[5]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_10                             |                3 |              3 |
|  spi_device/clk_spi_in                                                                                    |                                                                                                                         | clkgen/dmcontrol_q_reg[ndmreset]_0                                                       |                1 |              3 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_incr_wptr                                                            | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4_0                                       |                1 |              3 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[2]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |                3 |              3 |
|  clkgen/clk_sys                                                                                           |                                                                                                                         | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_13                             |                3 |              3 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[3]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_10                             |                3 |              3 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[1]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |                3 |              4 |
|  top_earlgrey/spi_device/u_reg/u_cfg_cpol/clk_spi_out                                                     |                                                                                                                         | clkgen/dmcontrol_q_reg[ndmreset]_0                                                       |                1 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[5]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |                3 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/intr_enable_classa_we                                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[3]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |                4 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/we084_out                                                        | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                1 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_d47_out                                                         | clkgen/valid_q[2]_i_5_1                                                                  |                2 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[7]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |                4 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_fwmode_arb/u_req_arb/gen_normal_fifo.fifo_incr_wptr                                           |                                                                                          |                1 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/uart_core/uart_rx/baud_div_q[3]_i_1__0_n_0                                                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                1 |              4 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_d                                                                        | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4_0                                       |                1 |              4 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/id_stage_i/controller_i/FSM_sequential_ctrl_fsm_cs[3]_i_1_n_0                                  | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/i___9_n_0                                                                                             | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                1 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/core/fifo_d/reqfifo/E[0]                                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[6]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |                3 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[0]_2[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_11                             |                3 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[0]_2[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_12                             |                4 |              4 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/i___251_n_0                                                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_29/u_devicefifo/reqfifo/intr_enable_esc0_we                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                1 |              4 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/u_packer/gen_normal_fifo.fifo_incr_wptr                                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/E[0]                                                                | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                1 |              5 |
|  top_earlgrey/spi_device/u_txf_ctrl/st_next                                                               |                                                                                                                         |                                                                                          |                2 |              5 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_1_n_0                                                     | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4_0                                       |                1 |              5 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/jtag_ir_q[4]_i_1_n_0                                                           | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4_0                                       |                1 |              5 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_resp/sync_wptr/E[0]                                                           | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4                                         |                2 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_1[0]                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/flash_ctrl/u_reg/u_control_op/st_reg[0]                                                                    | clkgen/valid_q[2]_i_5_1                                                                  |                3 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_rptr_reg[0]_1                                               | clkgen/valid_q[2]_i_5_1                                                                  |                1 |              5 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/dcsr_d9_out                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                1 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/tl_adapter_device_mem/u_reqfifo/gen_normal_fifo.fifo_wptr_reg[1]_1                                | top_earlgrey/u_dm_top/tl_adapter_device_mem/u_reqfifo/gen_normal_fifo.fifo_wptr_reg[1]_0 |                2 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/uart_core/uart_rx/bit_cnt_q[3]_i_1__0_n_0                                                             | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_peri/u_s1n_5/err_resp/err_rsp_pending_reg_1                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_22/u_devicefifo/rspfifo/gen_normal_fifo.fifo_incr_wptr                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_22/u_devicefifo/reqfifo/gen_normal_fifo.fifo_wptr_reg[0]_0[0]                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              5 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/i___250_n_0                                                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/u_reg/u_ctrl_rx/q_reg[0]_0                                                                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/flash_ctrl/u_reg/u_control_op/st_reg_0                                                                     | clkgen/valid_q[2]_i_5_1                                                                  |                3 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[0]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |                5 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/flash_ctrl/u_reg/u_control_fifo_rst/q_reg[0]_2[0]                                                          | clkgen/valid_q[2]_i_5_1                                                                  |                2 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/flash_ctrl/u_reg/u_control_fifo_rst/q_reg[0]_1                                                             | clkgen/valid_q[2]_i_5_1                                                                  |                2 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/u_hmac/gen_normal_fifo.fifo_incr_rptr                                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[2]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_8                              |                5 |              5 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_rptr_reg[0]_0                                               | clkgen/valid_q[2]_i_5_1                                                                  |                2 |              5 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_sequential_state_q_reg[1]_0[0]                                             | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4_0                                       |                2 |              6 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/i___64_n_0                                                                                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              6 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/u_reg/u_fifo_ctrl_txrst/q_reg[0]_2[0]                                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              6 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/u_reg/u_fifo_ctrl_rxrst/q_reg[0]_1                                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              6 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/u_reg/u_fifo_ctrl_rxrst/q_reg[0]_2[0]                                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              6 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/u_reg/u_fifo_ctrl_txrst/q_reg[0]_1                                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              6 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/intr_enable_rxf_we                                                  | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              6 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/load_store_unit_i/ctrl_update                                                                  | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              6 |
|  clkgen/clk_sys                                                                                           |                                                                                                                         | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |                2 |              6 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/instr_rdata_id_o_reg[28]_1[0]                                                       | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |              6 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/ctrl_we__0                                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_12                             |                3 |              6 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/intr_enable_prog_empty_we                                        | clkgen/valid_q[2]_i_5_1                                                                  |                1 |              6 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/fifo_h/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_0[0]                                  | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              6 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/fifo_h/reqfifo/E[0]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              6 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[3]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_8                              |                7 |              7 |
|  top_earlgrey/spi_device/u_reg/u_cfg_cpol/clk_spi_out                                                     | top_earlgrey/spi_device/u_fwmode/tx_bitcount_reg[1]_0[0]                                                                | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_2                              |                2 |              7 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[5]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_8                              |                7 |              7 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[2]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_7                              |                6 |              7 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_rxf_ctrl/st_reg[2]_0[0]                                                                       | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_1                              |                2 |              7 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_txf_ctrl/b_rvalid_sram_reg[0]                                                                 | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_2                              |                1 |              7 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_15[0]                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                5 |              7 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[6]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_8                              |                7 |              7 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[7]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_8                              |                7 |              7 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_reg/u_reg_if/outstanding_reg_1                                                                | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              8 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/prefetch_buffer_i/fifo_i/instr_rdata_id_o_reg[14]                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_rxf_ctrl/sram_wdata[15]_i_1_n_0                                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_rxf_ctrl/cur_timer[7]_i_1_n_0                                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              8 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/id_stage_i/controller_i/FSM_sequential_ctrl_fsm_cs_reg[1]_8[1]                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |              8 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/mcountinhibit_q_reg[5][1]                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              8 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/mcountinhibit_q_reg[6][1]                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              8 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/mcountinhibit_q_reg[8][1]                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/core/fifo_d/reqfifo/err_rsp_pending_reg_0                                                                  | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              8 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/load_store_unit_i/mcountinhibit_q_reg[3][1]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |              8 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/i___182_n_0                                                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              8 |
|  spi_device/clk_spi_in                                                                                    | top_earlgrey/spi_device/u_fwmode/E[0]                                                                                   | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_1                              |                2 |              8 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/id_stage_i/controller_i/mcountinhibit_q_reg[4][1]                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_rxf_ctrl/sram_wdata[23]_i_1_n_0                                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                6 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_rxf_ctrl/sram_wdata[31]_i_1_n_0                                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_rxf_ctrl/sram_wdata[7]_i_1_n_0                                                                | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |              8 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/id_stage_i/controller_i/FSM_sequential_ctrl_fsm_cs_reg[1]_7[1]                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/q_reg[0]_3[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/region_cfg_regwen_region0_we                                     | clkgen/valid_q[2]_i_5_1                                                                  |                3 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/dev_select_outstanding_reg[0]_0                                  | clkgen/valid_q[2]_i_5_1                                                                  |                3 |              8 |
|  top_earlgrey/spi_device/u_reg/u_cfg_cpol/clk_spi_out                                                     |                                                                                                                         | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_2                              |                1 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/err_rsp_pending_reg_0                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/intr_enable_tx_watermark_we                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/fifo_h/rspfifo/gen_normal_fifo.fifo_wptr_reg[1]_1                                     | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_13[0]                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                1 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_15/err_resp/err_req_pending_reg_1                                                        | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              8 |
|  clkgen/clk_sys                                                                                           |                                                                                                                         | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_1                              |                1 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[2]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_4                              |                8 |              8 |
|  clkgen/clk_sys                                                                                           |                                                                                                                         | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_4                              |                5 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/u_reg/u_socket/num_req_outstanding[7]_i_1_n_0                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/rcon_we                                                                           | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_10                             |                4 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/E[0]                                                                              | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_10                             |                5 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[0]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_7                              |                8 |              8 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[3]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_7                              |                7 |              9 |
|  spi_device/clk_spi_in                                                                                    |                                                                                                                         |                                                                                          |                3 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[3]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_9                              |                7 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[5]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_7                              |                8 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[5]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_9                              |                6 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[6]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_7                              |                8 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[7]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_7                              |                8 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/flash_ctrl/u_flash_mp/err_addr_o[7]_i_1_n_0                                                                | clkgen/valid_q[2]_i_5_1                                                                  |                4 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_rxf_ctrl/wptr[10]_i_1_n_0                                                                     | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_5[0]                                     | clkgen/valid_q[2]_i_5_1                                                                  |                3 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[2]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_9                              |                8 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[1]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_8                              |                8 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[1]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_7                              |                8 |              9 |
|  top_earlgrey/spi_device/u_reg/u_cfg_cpol/clk_spi_out                                                     |                                                                                                                         |                                                                                          |                4 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/u_devicefifo/reqfifo/p_2_out                                                          | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                5 |              9 |
|  clkgen/clk_sys                                                                                           |                                                                                                                         | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_12                             |                6 |              9 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[1]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_9                              |                8 |             10 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[7]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_9                              |                5 |             10 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/uart_core/uart_rx/sreg_q[10]_i_1_n_0                                                                  | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                3 |             10 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/instr_new_id_o_reg_9[0]                                                             | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             10 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_txf_ctrl/rptr[11]_i_1_n_0                                                                     | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                2 |             10 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_6[0]                            | clkgen/valid_q[2]_i_5_1                                                                  |                4 |             10 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_4[0]                                     | clkgen/valid_q[2]_i_5_1                                                                  |                4 |             10 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_txf_ctrl/latch_wptr                                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |             12 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/flash_ctrl/u_reg/u_control_op/st_reg_1[0]                                                                  | clkgen/valid_q[2]_i_5_1                                                                  |                3 |             12 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/flash_ctrl/u_flash_prog_ctrl/cnt[11]_i_1__0_n_0                                                            | clkgen/valid_q[2]_i_5_1                                                                  |                2 |             12 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_13[0]                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |             12 |
|  spi_device/clk_spi_in                                                                                    |                                                                                                                         | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_1                              |                3 |             12 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_12[0]                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                5 |             12 |
|  clkgen/clk_sys                                                                                           |                                                                                                                         | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_2                              |                3 |             12 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[6]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_9                              |               11 |             12 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/q[15]_i_3_1[0]                                                      | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             12 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/err_req_pending_reg[0]                                           | clkgen/valid_q[2]_i_5_1                                                                  |                3 |             13 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/err_rsp_pending_reg_1[0]                                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |             13 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/uart_core/uart_tx/sreg_d                                                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |             14 |
|  clkgen/clk_sys                                                                                           |                                                                                                                         | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_10                             |                9 |             14 |
|  cio_jtag_tck_p2d_BUFG                                                                                    |                                                                                                                         | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4                                         |                3 |             14 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_69[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                5 |             14 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_70[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                6 |             14 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_71[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                8 |             14 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_72[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                8 |             14 |
|  clkgen/clk_sys                                                                                           |                                                                                                                         | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_3                              |                6 |             14 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_18[1]                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                5 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_18[0]                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                5 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_2[0]                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/alert_handler/i_reg_wrap/i_reg/u_classa_clr/q_reg[0]_1                                                     | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/alert_handler/i_reg_wrap/i_reg/u_classb_clr/q_reg[0]_1                                                     | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/alert_handler/i_reg_wrap/i_reg/u_classc_clr/q_reg[0]_1                                                     | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/alert_handler/i_reg_wrap/i_reg/u_classd_clr/q_reg[0]_1                                                     | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_48[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                5 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_61[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                5 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_19/u_reqarb/gen_normal_fifo.fifo_wptr_reg[0]                                             | clkgen/valid_q[2]_i_5_1                                                                  |                8 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/u_reg/u_wdata/gen_normal_fifo.fifo_incr_wptr                                                          |                                                                                          |                2 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_6[0]                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                6 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_6[1]                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                5 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/outstanding_reg_0[0]                                                | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_10[0]                           | clkgen/valid_q[2]_i_5_1                                                                  |                7 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_67[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                5 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/uart_core/uart_rx/gen_normal_fifo.fifo_incr_wptr                                                      |                                                                                          |                2 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_txf_ctrl/b_rvalid_sram_reg[0]                                                                 |                                                                                          |                2 |             16 |
|  spi_device/clk_spi_in                                                                                    | top_earlgrey/spi_device/u_fwmode/E[0]                                                                                   |                                                                                          |                2 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/q_reg[0]_1[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/E[0]                                    | clkgen/valid_q[2]_i_5_1                                                                  |               12 |             16 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/u_reg/u_ctrl_rx/q_reg[0]_4[0]                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                5 |             17 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_29/u_devicefifo/reqfifo/outstanding_reg[0]                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                8 |             17 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/i___37_n_0                                                                                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             18 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[0]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_8                              |               18 |             19 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/uart_core/tick_baud_x16                                                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                9 |             20 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]_0[0]                                            | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4                                         |                6 |             20 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_11[0]                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             20 |
|  cio_jtag_tck_p2d_BUFG                                                                                    |                                                                                                                         | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4_0                                       |                7 |             21 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]_0[0]                                            | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4_0                                       |                7 |             21 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/we013_out                                                        | clkgen/valid_q[2]_i_5_1                                                                  |               12 |             22 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/we015_out                                                        | clkgen/valid_q[2]_i_5_1                                                                  |               11 |             22 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/we017_out                                                        | clkgen/valid_q[2]_i_5_1                                                                  |                9 |             22 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/we019_out                                                        | clkgen/valid_q[2]_i_5_1                                                                  |               15 |             22 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/we021_out                                                        | clkgen/valid_q[2]_i_5_1                                                                  |                9 |             22 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/we023_out                                                        | clkgen/valid_q[2]_i_5_1                                                                  |               11 |             22 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/we011_out                                                        | clkgen/valid_q[2]_i_5_1                                                                  |               10 |             22 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/we09_out                                                         | clkgen/valid_q[2]_i_5_1                                                                  |                7 |             22 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_7[0]                                     | clkgen/valid_q[2]_i_5_1                                                                  |                8 |             22 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/load_store_unit_i/rdata_update                                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               11 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/tl_adapter_device_mem/u_reqfifo/gen_normal_fifo.storage_reg_0_1_0_5_i_1__26_n_0                   |                                                                                          |                3 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/u_tlul_adapter/u_reqfifo/gen_normal_fifo.fifo_incr_wptr                                               |                                                                                          |                3 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/key_init_we[4]                                                                    | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_4                              |               17 |             24 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/id_stage_i/controller_i/instr_valid_id_o_reg_2[0]                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                8 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/flash_ctrl/u_to_rd_fifo/u_reqfifo/gen_normal_fifo.storage_reg_0_1_0_5_i_1__21_n_0                          |                                                                                          |                3 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/uart/uart_core/uart_rx/E[0]                                                                                | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                4 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_tlul2sram/u_reqfifo/gen_normal_fifo.fifo_incr_wptr                                            |                                                                                          |                3 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/alert_handler/i_ping_timer/cnt_q[23]_i_1__3_n_0                                                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/flash_ctrl/u_to_prog_fifo/u_reqfifo/gen_normal_fifo.fifo_incr_wptr                                         |                                                                                          |                3 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/tl_adapter_rom/u_reqfifo/gen_normal_fifo.fifo_incr_wptr__0                                                 |                                                                                          |                3 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/tl_adapter_ram_main/u_reqfifo/gen_normal_fifo.storage_reg_0_1_0_5_i_1__22_n_0                              |                                                                                          |                3 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_incr_wptr__0                                              |                                                                                          |                3 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_68[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               13 |             24 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/ctrl_tx_we                                                          | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             25 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[0]_2[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_4                              |               16 |             25 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_14[0]                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                6 |             25 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/dtmcs_d                                                                        | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4                                         |                5 |             28 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[2]_7[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_4                              |                8 |             28 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/E[0]                                                                              | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |               22 |             28 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[2]_5[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_5                              |                5 |             29 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_6[0]                                     | clkgen/valid_q[2]_i_5_1                                                                  |               13 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[2]_6[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_5                              |                6 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[2]_4[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |                4 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_7[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               11 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_9[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                9 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_8[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               12 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_2[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               12 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_6[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                8 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_5[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               12 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_4[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               14 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_0[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               10 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_1[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               11 |             30 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/prefetch_buffer_i/fifo_i/rdata_outstanding_q_reg[1][0]                              |                                                                                          |                8 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_10[0]                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               10 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_11[0]                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               12 |             30 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/prefetch_buffer_i/fifo_i/E[0]                                                       |                                                                                          |               11 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/q_reg[0]_3[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               15 |             30 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_26/u_devicefifo/reqfifo/le1_le32_we                                                      | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               14 |             31 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_26/u_devicefifo/reqfifo/ie01_e32_we                                                      | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               18 |             31 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/E[0]                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4                                         |                5 |             31 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/debug_mode_q_reg_1[0]                                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               16 |             31 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/id_stage_i/controller_i/E[0]                                                                   |                                                                                          |                8 |             31 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/mepc_q[31]_i_2_0[0]                                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               20 |             31 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[0]_2[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_6                              |               14 |             31 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/alert_handler/i_reg_wrap/i_reg/u_intr_enable_classd/FSM_sequential_state_q_reg[2][0]                       | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                8 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/alert_handler/i_reg_wrap/i_reg/u_intr_enable_classb/FSM_sequential_state_q_reg[2][0]                       | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                6 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[7]                                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               21 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[6]                                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               23 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[5]                                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               16 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[3]                                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               16 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/id_stage_i/controller_i/mcountinhibit_q_reg[4][0]                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                8 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/alert_handler/i_reg_wrap/i_reg/u_intr_enable_classc/FSM_sequential_state_q_reg[2][0]                       | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                6 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/alert_handler/i_ping_timer/i_prim_lfsr/lfsr_q[31]_i_1_n_0                                                  | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               11 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_49[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               13 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_50[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               20 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_51[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               29 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_52[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               17 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_53[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               19 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_54[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               17 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_7[0]                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                5 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[13]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               21 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/index_cnt[0]_i_1_n_0                    | clkgen/valid_q[2]_i_5_1                                                                  |                8 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_flash_eflash/gen_flash_banks[1].host_rsp_fifo/gen_normal_fifo.fifo_incr_wptr                             |                                                                                          |               14 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[10]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               16 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/i___183_n_0                                                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/outstanding_reg_1[0]                                                | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               15 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/outstanding_reg[0]                                                  | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               13 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_8[0]                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_0[0]                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                9 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_5[0]                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                8 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_4[0]                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_3[0]                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_17[0]                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               12 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_57[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               19 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/fifo_rptr_reg[1]_10[0]                                              | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                9 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/alert_handler/i_reg_wrap/i_reg/u_intr_enable_classa/FSM_sequential_state_q_reg[2][0]                       | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                6 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_denominator_q                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               24 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/q_reg[0][0]                                                      | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               16 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/q_reg[0]_0[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               18 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/tl_adapter_rom/u_rspfifo/gen_normal_fifo.fifo_incr_wptr                                                    |                                                                                          |               11 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/q_reg[0]_2[0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               20 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/i___78_n_0                                                                                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               15 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/flash_ctrl/u_to_rd_fifo/u_rspfifo/gen_normal_fifo.fifo_incr_wptr                                           |                                                                                          |               18 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/id_stage_i/controller_i/FSM_sequential_ctrl_fsm_cs_reg[1]_7[0]                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                9 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/id_stage_i/controller_i/FSM_sequential_ctrl_fsm_cs_reg[1]_8[0]                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mac_res_q[31]_i_1_n_0                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               21 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/i___33_n_0                                                                                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               16 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/i___32_n_0                                                                                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               16 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_2[0]                                     | clkgen/valid_q[2]_i_5_1                                                                  |               23 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/i___184_n_0                                                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               11 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_3[0]                                     | clkgen/valid_q[2]_i_5_1                                                                  |               15 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/i___217_n_0                                                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               13 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_64[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               20 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_56[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               17 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[12]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               16 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_58[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               19 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_59[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               26 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_60[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               12 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_flash_eflash/gen_flash_banks[0].host_rsp_fifo/gen_normal_fifo.fifo_incr_wptr                             |                                                                                          |               11 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_62[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               20 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_63[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                8 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_55[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               29 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_65[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               25 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_66[0]                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               21 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_0[0]                                     | clkgen/valid_q[2]_i_5_1                                                                  |               14 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0_1[0]                                     | clkgen/valid_q[2]_i_5_1                                                                  |               17 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/tl_adapter_eflash/u_rspfifo/E[0]                                                                           |                                                                                          |                8 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/E[0]                                                                              | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_4                              |               26 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/tl_adapter_ram_main/u_rspfifo/E[0]                                                                         |                                                                                          |               11 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_fwmode_arb/u_req_fifo/fwm_sram_rvalid[0]                                                      | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               17 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/we_a_dec[5]                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               19 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep__0[0]                                       | clkgen/valid_q[2]_i_5_1                                                                  |               17 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/we_a_dec[4]                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               19 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[30]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               20 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/we_a_dec[3]                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               14 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/we_a_dec[2]                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               17 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/we_a_dec[1]                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               18 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/we_a_dec[0]                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               16 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/we_a_dec[6]                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               23 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/mcountinhibit_q_reg[8][0]                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                7 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/mcountinhibit_q_reg[6][0]                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               11 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/q_reg[0]_1[0]                                                       | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                9 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/q_reg[0]_0[0]                                                       | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               11 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/q[31]_i_8_0[0]                                                      | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               16 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/q[15]_i_3_0[0]                                                      | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               13 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[18]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               17 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/time_cnt[0]_i_1__0_n_0                  | clkgen/valid_q[2]_i_5_1                                                                  |                8 |             32 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/idcode_q[31]_i_1_n_0                                                           | top_earlgrey/u_dm_top/dap/i_dmi_jtag_tap/IO_DPS4_0                                       |                9 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/address_q_reg[3]_4[0]                                                     | clkgen/valid_q[2]_i_5_1                                                                  |               17 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/address_q_reg[3]_4[1]                                                     | clkgen/valid_q[2]_i_5_1                                                                  |               17 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep[0]                                          | clkgen/valid_q[2]_i_5_1                                                                  |               13 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/FSM_sequential_state_q_reg[1]_1[0]                                        | clkgen/valid_q[2]_i_5_1                                                                  |               17 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/index_cnt[0]_i_1__0_n_0                 | clkgen/valid_q[2]_i_5_1                                                                  |                8 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/FSM_sequential_state_q_reg[1]_0[0]                                        | clkgen/valid_q[2]_i_5_1                                                                  |               17 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/FSM_sequential_state_q_reg[1][0]                                          | clkgen/valid_q[2]_i_5_1                                                                  |               11 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/prog_pend                               | clkgen/valid_q[2]_i_5_1                                                                  |               14 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_5[0]                            | clkgen/valid_q[2]_i_5_1                                                                  |               18 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/load_store_unit_i/mcountinhibit_q_reg[3][0]                                                    | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               11 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_flash_eflash/gen_flash_banks[1].u_flash/gen_flash.u_impl_generic/time_cnt[0]_i_1_n_0                     | clkgen/valid_q[2]_i_5_1                                                                  |                8 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/tl_adapter_device_mem/u_rspfifo/gen_normal_fifo.fifo_incr_wptr                                    |                                                                                          |                9 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/load_store_unit_i/addr_update                                                                  | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                8 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/we_a_dec[8]                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               14 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/we_a_dec[7]                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               15 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/dmcontrol_q_reg[dmactive]_rep_0[0]                                        | clkgen/valid_q[2]_i_5_1                                                                  |               12 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[31]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               19 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/u_devicefifo/reqfifo/cfg_block_reg[7]                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               16 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/instr_new_id_o_reg_11[0]                                                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               13 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/u_devicefifo/reqfifo/cfg_block_reg[0]                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               17 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/u_devicefifo/reqfifo/cfg_block_reg[1]                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               19 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/u_devicefifo/reqfifo/cfg_block_reg[2]                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               20 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/u_devicefifo/reqfifo/cfg_block_reg[3]                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               18 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/u_devicefifo/reqfifo/cfg_block_reg[4]                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               15 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/u_devicefifo/reqfifo/cfg_block_reg[5]                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               13 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/u_devicefifo/reqfifo/cfg_block_reg[6]                                                 | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               19 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[29]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               17 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[21]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               20 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[19]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               18 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[17]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               17 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/instr_new_id_o_reg_10[0]                                                            | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               18 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[14]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               20 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_26/u_devicefifo/reqfifo/ie00_e0_we                                                       | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               18 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_26/u_devicefifo/reqfifo/le0_le0_we                                                       | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               16 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/instr_new_id_o_reg_7[0]                                                             | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               18 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_9[0]                            | clkgen/valid_q[2]_i_5_1                                                                  |               12 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[28]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               18 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[27]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               17 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/mcountinhibit_q_reg[5][0]                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               12 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[26]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               13 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/instr_rdata_id_o_reg[23]_5[0]                                                       | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               21 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[25]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               17 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[24]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               19 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[23]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               22 |             32 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_flash_eflash/gen_flash_banks[0].u_flash/gen_flash.u_impl_generic/prog_pend                               | clkgen/valid_q[2]_i_5_1                                                                  |               18 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/id_stage_i/registers_i/we_a_dec[22]                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               23 |             32 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/prefetch_buffer_i/fifo_i/entry_en_0                                                 |                                                                                          |               12 |             33 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/prefetch_buffer_i/fifo_i/entry_en_1                                                 |                                                                                          |                8 |             33 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/prefetch_buffer_i/fifo_i/entry_en_2                                                 |                                                                                          |                8 |             33 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_tlul2sram/u_rspfifo/gen_normal_fifo.fifo_incr_wptr                                            |                                                                                          |               22 |             33 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  |                                                                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               23 |             33 |
|  clkgen/clk_sys                                                                                           |                                                                                                                         |                                                                                          |               16 |             34 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_29/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_incr_wptr                    |                                                                                          |                5 |             40 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_29/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                5 |             40 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/outstanding_reg[0]                                               | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               23 |             43 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/spi_device/u_reg/u_socket/E[0]                                                                             | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               24 |             44 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/outstanding_reg                                                  | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               22 |             44 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/u_reg/u_socket/E[0]                                                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               21 |             44 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/outstanding_reg_3[0]                                                | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               22 |             44 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/outstanding_reg_4                                                   | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               26 |             44 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_26/u_devicefifo/reqfifo/p_3_in_9                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               31 |             44 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_asf_21/reqfifo/sync_wptr/outstanding_reg_5[0]                                                | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               28 |             44 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/outstanding_reg                                                  | clkgen/valid_q[2]_i_5_1                                                                  |               24 |             44 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_24/u_devicefifo/reqfifo/outstanding_reg[0]                                               | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_13                             |               20 |             44 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/fifo_h/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23_i_1__27_n_0                      |                                                                                          |                6 |             48 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/flash_ctrl/u_reg/u_control_op/gen_normal_fifo.fifo_incr_wptr                                               |                                                                                          |                6 |             48 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/u_packer/gen_normal_fifo.fifo_incr_wptr                                                               |                                                                                          |                6 |             48 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[0].fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_48_53_i_1__16_n_0         |                                                                                          |                6 |             48 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_29/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                6 |             48 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.fifo_wptr_reg[4]                                 |                                                                                          |                6 |             48 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_rptr_reg[0]_0                                               |                                                                                          |                6 |             48 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_dm_top/i_dm_csrs/i_fifo/gen_normal_fifo.fifo_rptr_reg[0]_1                                               |                                                                                          |                6 |             48 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/q_reg[0]_2[0]                                                                     | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_12                             |               18 |             50 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[2].fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_48_53_i_1__17_n_0         |                                                                                          |                7 |             56 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_17/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_42_47_i_1__11_n_0 |                                                                                          |                7 |             56 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[0]_1[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_12                             |               42 |             56 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/core/i___127_n_0                                                                                           |                                                                                          |                7 |             56 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/core/i___129_n_0                                                                                           |                                                                                          |                7 |             56 |
|  cio_jtag_tck_p2d_BUFG                                                                                    | top_earlgrey/u_dm_top/dap/i_dmi_cdc/i_cdc_req/fifo_incr_wptr                                                            |                                                                                          |                7 |             56 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_29/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_0_5_i_1__18_n_0                  |                                                                                          |                7 |             56 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/i___166_n_0                                                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               24 |             59 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/u_sha2/u_pad/tx_count[63]_i_1_n_0                                                                     | clkgen/dmcontrol_q_reg[ndmreset]                                                         |                9 |             59 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/E[0]                                                                              | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_8                              |               50 |             62 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/E[0]                                                                              | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_9                              |               45 |             63 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/E[0]                                                                              | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_7                              |               41 |             63 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_29/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__23_n_0                 |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[0]_2[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_5                              |               28 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[3].fifo_d/rspfifo/gen_normal_fifo.storage_reg_0_1_18_23_i_1__12_n_0         |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/tl_adapter_rom/u_reqfifo/gen_normal_fifo.fifo_incr_wptr                                                    |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_incr_wptr                    |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_17/u_devicefifo/reqfifo/dmcontrol_q_reg[hartsello][16][0]                                | clkgen/valid_q[2]_i_5_1                                                                  |               32 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/u_packer/E[0]                                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               13 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_22/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_incr_wptr__0                 |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[10].fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__32_n_0         |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[10].fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                       |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_29/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__7_n_0   |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/tl_adapter_ram_main/u_reqfifo/gen_normal_fifo.fifo_incr_wptr                                               |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_24/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_incr_wptr                    |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_24/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/tl_adapter_eflash/u_reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                                             |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_incr_wptr                    |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_incr_wptr                    |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_incr_wptr                    |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_incr_wptr                    |                                                                                          |                8 |             64 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/u_hmac/E[0]                                                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               40 |             68 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_17/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                9 |             72 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/core/i___7_n_0                                                                                             |                                                                                          |                9 |             72 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_17/gen_host_fifo[1].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                9 |             72 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_22/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.fifo_incr_wptr_1                  |                                                                                          |                9 |             72 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                9 |             72 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_24/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                9 |             72 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                9 |             72 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                9 |             72 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                9 |             72 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[0].u_hostfifo/rspfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                |                                                                                          |                9 |             72 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/q_reg[0]_2[0]                                                                     | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_13                             |               32 |             78 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[0]_1[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_10                             |               59 |             79 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_peri/u_s1n_5/err_resp/err_rsp_pending_reg_1                                                         |                                                                                          |               10 |             80 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_17/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_0_5_i_1__27_n_0                  |                                                                                          |               10 |             80 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_0_5_i_1__6_n_0                   |                                                                                          |               10 |             80 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_24/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_0_5_i_1__8_n_0                   |                                                                                          |               10 |             80 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_0_5_i_1__10_n_0                  |                                                                                          |               10 |             80 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_26/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_0_5_i_1__12_n_0                  |                                                                                          |               10 |             80 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_0_5_i_1__16_n_0                  |                                                                                          |               10 |             80 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/rspfifo/gen_normal_fifo.storage_reg_0_1_0_5_i_1__14_n_0                  |                                                                                          |               10 |             80 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_22/u_devicefifo/rspfifo/gen_normal_fifo.fifo_incr_wptr                                   |                                                                                          |               10 |             80 |
|  top_earlgrey/core/u_core/core_clock_gate_i/gen_xilinx.u_impl_xilinx/CLK                                  | top_earlgrey/core/u_core/if_stage_i/prefetch_buffer_i/fifo_i/offset_in_init_q_reg_0                                     | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               47 |             84 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[8].fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                        |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__19_n_0                 |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[8].fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__30_n_0          |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_17/gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_12_17_i_1__10_n_0 |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_17/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_12_17_i_1__8_n_0                 |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[5].fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__27_n_0          |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__5_n_0   |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[5].fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                        |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_23/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__11_n_0                 |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_24/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__4_n_0   |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[4].fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__26_n_0          |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_24/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__13_n_0                 |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[4].fifo_d/reqfifo/gen_normal_fifo.fifo_incr_wptr                            |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_27/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__34_n_0  |                                                                                          |               12 |             96 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_26/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__17_n_0                 |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[6].fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                        |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[6].fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__28_n_0          |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[7].fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                        |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[7].fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__29_n_0          |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[1].fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_12_17_i_1__9_n_0          |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[9].fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__31_n_0          |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_26/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__9_n_0   |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__15_n_0                 |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__21_n_0                 |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_28/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__8_n_0   |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[9].fifo_d/reqfifo/gen_normal_fifo.fifo_rptr_reg[0]_0                        |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_25/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__3_n_0   |                                                                                          |               13 |            104 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/aes/aes_core/aes_control/FSM_sequential_aes_ctrl_cs_reg[0]_1[0]                                            | top_earlgrey/u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_11                             |               90 |            121 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/core/i___80_n_0                                                                                            |                                                                                          |               16 |            128 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_22/u_devicefifo/reqfifo/gen_normal_fifo.fifo_wptr_reg[0]_0[0]                            |                                                                                          |               16 |            128 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/gen_dfifo[3].fifo_d/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__25_n_0          |                                                                                          |               16 |            128 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_22/gen_host_fifo[0].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__33_n_0  |                                                                                          |               16 |            128 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_22/gen_host_fifo[1].u_hostfifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__10_n_0  |                                                                                          |               16 |            128 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_sm1_22/u_devicefifo/reqfifo/gen_normal_fifo.storage_reg_0_1_6_11_i_1__6_n_0                  |                                                                                          |               16 |            128 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/u_xbar_main/u_s1n_30/fifo_h/reqfifo/gen_normal_fifo.storage_reg_0_1_0_5_i_1__28_n_0                        |                                                                                          |               16 |            128 |
|  clkgen/clk_sys                                                                                           |                                                                                                                         | clkgen/valid_q[2]_i_5_1                                                                  |              102 |            173 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/u_sha2/hash                                                                                           | clkgen/dmcontrol_q_reg[ndmreset]                                                         |              115 |            256 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/u_sha2/digest                                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |               95 |            256 |
|  clkgen/clk_sys                                                                                           | top_earlgrey/hmac/u_sha2/u_pad/E[0]                                                                                     | clkgen/dmcontrol_q_reg[ndmreset]                                                         |              151 |            512 |
|  clkgen/clk_sys                                                                                           |                                                                                                                         | clkgen/dmcontrol_q_reg[ndmreset]                                                         |              542 |           1379 |
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+


