
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v' to AST representation.
Generating RTLIL representation for module `\matmul_20x20_systolic'.
Generating RTLIL representation for module `\systolic_pe_matrix'.
Generating RTLIL representation for module `\processing_element'.
Generating RTLIL representation for module `\seq_mac'.
Generating RTLIL representation for module `\fp32_to_fp16'.
Generating RTLIL representation for module `\qadd'.
Generating RTLIL representation for module `\FPAddSub_single'.
Generating RTLIL representation for module `\FPAddSub_d'.
Generating RTLIL representation for module `\FPAddSub_c'.
Generating RTLIL representation for module `\FpAddSub_b'.
Generating RTLIL representation for module `\FPAddSub_a'.
Generating RTLIL representation for module `\qmult'.
Generating RTLIL representation for module `\fp16_to_fp32'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\output_logic'.
Generating RTLIL representation for module `\systolic_data_setup'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: systolic_data_setup 
root of   0 design levels: output_logic        
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   0 design levels: fp16_to_fp32        
root of   2 design levels: qmult               
root of   0 design levels: FPAddSub_a          
root of   0 design levels: FpAddSub_b          
root of   0 design levels: FPAddSub_c          
root of   0 design levels: FPAddSub_d          
root of   1 design levels: FPAddSub_single     
root of   2 design levels: qadd                
root of   0 design levels: fp32_to_fp16        
root of   3 design levels: seq_mac             
root of   4 design levels: processing_element  
root of   5 design levels: systolic_pe_matrix  
root of   6 design levels: matmul_20x20_systolic
Automatically selected matmul_20x20_systolic as design top module.

2.2. Analyzing design hierarchy..
Top module:  \matmul_20x20_systolic
Used module:     \systolic_pe_matrix
Used module:         \processing_element
Used module:             \seq_mac
Used module:                 \fp32_to_fp16
Used module:                 \qadd
Used module:                     \FPAddSub_single
Used module:                         \FPAddSub_d
Used module:                         \FPAddSub_c
Used module:                         \FpAddSub_b
Used module:                         \FPAddSub_a
Used module:                 \qmult
Used module:                     \fp16_to_fp32
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:     \output_logic
Used module:     \systolic_data_setup

2.3. Analyzing design hierarchy..
Top module:  \matmul_20x20_systolic
Used module:     \systolic_pe_matrix
Used module:         \processing_element
Used module:             \seq_mac
Used module:                 \fp32_to_fp16
Used module:                 \qadd
Used module:                     \FPAddSub_single
Used module:                         \FPAddSub_d
Used module:                         \FPAddSub_c
Used module:                         \FpAddSub_b
Used module:                         \FPAddSub_a
Used module:                 \qmult
Used module:                     \fp16_to_fp32
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:     \output_logic
Used module:     \systolic_data_setup
Removed 0 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell FPAddSub_single.M4 (FPAddSub_d).
Mapping positional arguments of cell FPAddSub_single.M3 (FPAddSub_c).
Mapping positional arguments of cell FPAddSub_single.M2 (FpAddSub_b).
Mapping positional arguments of cell FPAddSub_single.M1 (FPAddSub_a).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6392$464 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6367$449 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5720$318 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5695$303 in module systolic_data_setup.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292 in module output_logic.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4275$259 in module FPMult_16.
Marked 13 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4163$236 in module fp16_to_fp32.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4114$235 in module FPAddSub_a.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4114$235 in module FPAddSub_a.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4086$234 in module FPAddSub_a.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4086$234 in module FPAddSub_a.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3856$158 in module FPAddSub_c.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3856$158 in module FPAddSub_c.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3841$157 in module FPAddSub_c.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3841$157 in module FPAddSub_c.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3630$117 in module FPAddSub_single.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3512$107 in module fp32_to_fp16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3494$106 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3482$105 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3469$104 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3440$103 in module processing_element.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:106$14 in module matmul_20x20_systolic.
Removed a total of 4 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 401 redundant assignments.
Promoted 11 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
     1/190: $0\b19_data_delayed_19[15:0]
     2/190: $0\b19_data_delayed_18[15:0]
     3/190: $0\b19_data_delayed_17[15:0]
     4/190: $0\b19_data_delayed_16[15:0]
     5/190: $0\b19_data_delayed_15[15:0]
     6/190: $0\b19_data_delayed_14[15:0]
     7/190: $0\b19_data_delayed_13[15:0]
     8/190: $0\b19_data_delayed_12[15:0]
     9/190: $0\b19_data_delayed_11[15:0]
    10/190: $0\b19_data_delayed_10[15:0]
    11/190: $0\b19_data_delayed_9[15:0]
    12/190: $0\b19_data_delayed_8[15:0]
    13/190: $0\b19_data_delayed_7[15:0]
    14/190: $0\b19_data_delayed_6[15:0]
    15/190: $0\b19_data_delayed_5[15:0]
    16/190: $0\b19_data_delayed_4[15:0]
    17/190: $0\b19_data_delayed_3[15:0]
    18/190: $0\b19_data_delayed_2[15:0]
    19/190: $0\b19_data_delayed_1[15:0]
    20/190: $0\b18_data_delayed_18[15:0]
    21/190: $0\b18_data_delayed_17[15:0]
    22/190: $0\b18_data_delayed_16[15:0]
    23/190: $0\b18_data_delayed_15[15:0]
    24/190: $0\b18_data_delayed_14[15:0]
    25/190: $0\b18_data_delayed_13[15:0]
    26/190: $0\b18_data_delayed_12[15:0]
    27/190: $0\b18_data_delayed_11[15:0]
    28/190: $0\b18_data_delayed_10[15:0]
    29/190: $0\b18_data_delayed_9[15:0]
    30/190: $0\b18_data_delayed_8[15:0]
    31/190: $0\b18_data_delayed_7[15:0]
    32/190: $0\b18_data_delayed_6[15:0]
    33/190: $0\b18_data_delayed_5[15:0]
    34/190: $0\b18_data_delayed_4[15:0]
    35/190: $0\b18_data_delayed_3[15:0]
    36/190: $0\b18_data_delayed_2[15:0]
    37/190: $0\b18_data_delayed_1[15:0]
    38/190: $0\b17_data_delayed_17[15:0]
    39/190: $0\b17_data_delayed_16[15:0]
    40/190: $0\b17_data_delayed_15[15:0]
    41/190: $0\b17_data_delayed_14[15:0]
    42/190: $0\b17_data_delayed_13[15:0]
    43/190: $0\b17_data_delayed_12[15:0]
    44/190: $0\b17_data_delayed_11[15:0]
    45/190: $0\b17_data_delayed_10[15:0]
    46/190: $0\b17_data_delayed_9[15:0]
    47/190: $0\b17_data_delayed_8[15:0]
    48/190: $0\b17_data_delayed_7[15:0]
    49/190: $0\b17_data_delayed_6[15:0]
    50/190: $0\b17_data_delayed_5[15:0]
    51/190: $0\b17_data_delayed_4[15:0]
    52/190: $0\b17_data_delayed_3[15:0]
    53/190: $0\b17_data_delayed_2[15:0]
    54/190: $0\b17_data_delayed_1[15:0]
    55/190: $0\b16_data_delayed_16[15:0]
    56/190: $0\b16_data_delayed_15[15:0]
    57/190: $0\b16_data_delayed_14[15:0]
    58/190: $0\b16_data_delayed_13[15:0]
    59/190: $0\b16_data_delayed_12[15:0]
    60/190: $0\b16_data_delayed_11[15:0]
    61/190: $0\b16_data_delayed_10[15:0]
    62/190: $0\b16_data_delayed_9[15:0]
    63/190: $0\b16_data_delayed_8[15:0]
    64/190: $0\b16_data_delayed_7[15:0]
    65/190: $0\b16_data_delayed_6[15:0]
    66/190: $0\b16_data_delayed_5[15:0]
    67/190: $0\b16_data_delayed_4[15:0]
    68/190: $0\b16_data_delayed_3[15:0]
    69/190: $0\b16_data_delayed_2[15:0]
    70/190: $0\b16_data_delayed_1[15:0]
    71/190: $0\b15_data_delayed_15[15:0]
    72/190: $0\b15_data_delayed_14[15:0]
    73/190: $0\b15_data_delayed_13[15:0]
    74/190: $0\b15_data_delayed_12[15:0]
    75/190: $0\b15_data_delayed_11[15:0]
    76/190: $0\b15_data_delayed_10[15:0]
    77/190: $0\b15_data_delayed_9[15:0]
    78/190: $0\b15_data_delayed_8[15:0]
    79/190: $0\b15_data_delayed_7[15:0]
    80/190: $0\b15_data_delayed_6[15:0]
    81/190: $0\b15_data_delayed_5[15:0]
    82/190: $0\b15_data_delayed_4[15:0]
    83/190: $0\b15_data_delayed_3[15:0]
    84/190: $0\b15_data_delayed_2[15:0]
    85/190: $0\b15_data_delayed_1[15:0]
    86/190: $0\b14_data_delayed_14[15:0]
    87/190: $0\b14_data_delayed_13[15:0]
    88/190: $0\b14_data_delayed_12[15:0]
    89/190: $0\b14_data_delayed_11[15:0]
    90/190: $0\b14_data_delayed_10[15:0]
    91/190: $0\b14_data_delayed_9[15:0]
    92/190: $0\b14_data_delayed_8[15:0]
    93/190: $0\b14_data_delayed_7[15:0]
    94/190: $0\b14_data_delayed_6[15:0]
    95/190: $0\b14_data_delayed_5[15:0]
    96/190: $0\b14_data_delayed_4[15:0]
    97/190: $0\b14_data_delayed_3[15:0]
    98/190: $0\b14_data_delayed_2[15:0]
    99/190: $0\b14_data_delayed_1[15:0]
   100/190: $0\b13_data_delayed_13[15:0]
   101/190: $0\b13_data_delayed_12[15:0]
   102/190: $0\b13_data_delayed_11[15:0]
   103/190: $0\b13_data_delayed_10[15:0]
   104/190: $0\b13_data_delayed_9[15:0]
   105/190: $0\b13_data_delayed_8[15:0]
   106/190: $0\b13_data_delayed_7[15:0]
   107/190: $0\b13_data_delayed_6[15:0]
   108/190: $0\b13_data_delayed_5[15:0]
   109/190: $0\b13_data_delayed_4[15:0]
   110/190: $0\b13_data_delayed_3[15:0]
   111/190: $0\b13_data_delayed_2[15:0]
   112/190: $0\b13_data_delayed_1[15:0]
   113/190: $0\b12_data_delayed_12[15:0]
   114/190: $0\b12_data_delayed_11[15:0]
   115/190: $0\b12_data_delayed_10[15:0]
   116/190: $0\b12_data_delayed_9[15:0]
   117/190: $0\b12_data_delayed_8[15:0]
   118/190: $0\b12_data_delayed_7[15:0]
   119/190: $0\b12_data_delayed_6[15:0]
   120/190: $0\b12_data_delayed_5[15:0]
   121/190: $0\b12_data_delayed_4[15:0]
   122/190: $0\b12_data_delayed_3[15:0]
   123/190: $0\b12_data_delayed_2[15:0]
   124/190: $0\b12_data_delayed_1[15:0]
   125/190: $0\b11_data_delayed_11[15:0]
   126/190: $0\b11_data_delayed_10[15:0]
   127/190: $0\b11_data_delayed_9[15:0]
   128/190: $0\b11_data_delayed_8[15:0]
   129/190: $0\b11_data_delayed_7[15:0]
   130/190: $0\b11_data_delayed_6[15:0]
   131/190: $0\b11_data_delayed_5[15:0]
   132/190: $0\b11_data_delayed_4[15:0]
   133/190: $0\b11_data_delayed_3[15:0]
   134/190: $0\b11_data_delayed_2[15:0]
   135/190: $0\b11_data_delayed_1[15:0]
   136/190: $0\b10_data_delayed_10[15:0]
   137/190: $0\b10_data_delayed_9[15:0]
   138/190: $0\b10_data_delayed_8[15:0]
   139/190: $0\b10_data_delayed_7[15:0]
   140/190: $0\b10_data_delayed_6[15:0]
   141/190: $0\b10_data_delayed_5[15:0]
   142/190: $0\b10_data_delayed_4[15:0]
   143/190: $0\b10_data_delayed_3[15:0]
   144/190: $0\b10_data_delayed_2[15:0]
   145/190: $0\b10_data_delayed_1[15:0]
   146/190: $0\b9_data_delayed_9[15:0]
   147/190: $0\b9_data_delayed_8[15:0]
   148/190: $0\b9_data_delayed_7[15:0]
   149/190: $0\b9_data_delayed_6[15:0]
   150/190: $0\b9_data_delayed_5[15:0]
   151/190: $0\b9_data_delayed_4[15:0]
   152/190: $0\b9_data_delayed_3[15:0]
   153/190: $0\b9_data_delayed_2[15:0]
   154/190: $0\b9_data_delayed_1[15:0]
   155/190: $0\b8_data_delayed_8[15:0]
   156/190: $0\b8_data_delayed_7[15:0]
   157/190: $0\b8_data_delayed_6[15:0]
   158/190: $0\b8_data_delayed_5[15:0]
   159/190: $0\b8_data_delayed_4[15:0]
   160/190: $0\b8_data_delayed_3[15:0]
   161/190: $0\b8_data_delayed_2[15:0]
   162/190: $0\b8_data_delayed_1[15:0]
   163/190: $0\b7_data_delayed_7[15:0]
   164/190: $0\b7_data_delayed_6[15:0]
   165/190: $0\b7_data_delayed_5[15:0]
   166/190: $0\b7_data_delayed_4[15:0]
   167/190: $0\b7_data_delayed_3[15:0]
   168/190: $0\b7_data_delayed_2[15:0]
   169/190: $0\b7_data_delayed_1[15:0]
   170/190: $0\b6_data_delayed_6[15:0]
   171/190: $0\b6_data_delayed_5[15:0]
   172/190: $0\b6_data_delayed_4[15:0]
   173/190: $0\b6_data_delayed_3[15:0]
   174/190: $0\b6_data_delayed_2[15:0]
   175/190: $0\b6_data_delayed_1[15:0]
   176/190: $0\b5_data_delayed_5[15:0]
   177/190: $0\b5_data_delayed_4[15:0]
   178/190: $0\b5_data_delayed_3[15:0]
   179/190: $0\b5_data_delayed_2[15:0]
   180/190: $0\b5_data_delayed_1[15:0]
   181/190: $0\b4_data_delayed_4[15:0]
   182/190: $0\b4_data_delayed_3[15:0]
   183/190: $0\b4_data_delayed_2[15:0]
   184/190: $0\b4_data_delayed_1[15:0]
   185/190: $0\b3_data_delayed_3[15:0]
   186/190: $0\b3_data_delayed_2[15:0]
   187/190: $0\b3_data_delayed_1[15:0]
   188/190: $0\b2_data_delayed_2[15:0]
   189/190: $0\b2_data_delayed_1[15:0]
   190/190: $0\b1_data_delayed_1[15:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6392$464'.
     1/1: $0\b_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6367$449'.
     1/2: $0\b_mem_access[0:0]
     2/2: $0\b_addr[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
     1/190: $0\a19_data_delayed_19[15:0]
     2/190: $0\a19_data_delayed_18[15:0]
     3/190: $0\a19_data_delayed_17[15:0]
     4/190: $0\a19_data_delayed_16[15:0]
     5/190: $0\a19_data_delayed_15[15:0]
     6/190: $0\a19_data_delayed_14[15:0]
     7/190: $0\a19_data_delayed_13[15:0]
     8/190: $0\a19_data_delayed_12[15:0]
     9/190: $0\a19_data_delayed_11[15:0]
    10/190: $0\a19_data_delayed_10[15:0]
    11/190: $0\a19_data_delayed_9[15:0]
    12/190: $0\a19_data_delayed_8[15:0]
    13/190: $0\a19_data_delayed_7[15:0]
    14/190: $0\a19_data_delayed_6[15:0]
    15/190: $0\a19_data_delayed_5[15:0]
    16/190: $0\a19_data_delayed_4[15:0]
    17/190: $0\a19_data_delayed_3[15:0]
    18/190: $0\a19_data_delayed_2[15:0]
    19/190: $0\a19_data_delayed_1[15:0]
    20/190: $0\a18_data_delayed_18[15:0]
    21/190: $0\a18_data_delayed_17[15:0]
    22/190: $0\a18_data_delayed_16[15:0]
    23/190: $0\a18_data_delayed_15[15:0]
    24/190: $0\a18_data_delayed_14[15:0]
    25/190: $0\a18_data_delayed_13[15:0]
    26/190: $0\a18_data_delayed_12[15:0]
    27/190: $0\a18_data_delayed_11[15:0]
    28/190: $0\a18_data_delayed_10[15:0]
    29/190: $0\a18_data_delayed_9[15:0]
    30/190: $0\a18_data_delayed_8[15:0]
    31/190: $0\a18_data_delayed_7[15:0]
    32/190: $0\a18_data_delayed_6[15:0]
    33/190: $0\a18_data_delayed_5[15:0]
    34/190: $0\a18_data_delayed_4[15:0]
    35/190: $0\a18_data_delayed_3[15:0]
    36/190: $0\a18_data_delayed_2[15:0]
    37/190: $0\a18_data_delayed_1[15:0]
    38/190: $0\a17_data_delayed_17[15:0]
    39/190: $0\a17_data_delayed_16[15:0]
    40/190: $0\a17_data_delayed_15[15:0]
    41/190: $0\a17_data_delayed_14[15:0]
    42/190: $0\a17_data_delayed_13[15:0]
    43/190: $0\a17_data_delayed_12[15:0]
    44/190: $0\a17_data_delayed_11[15:0]
    45/190: $0\a17_data_delayed_10[15:0]
    46/190: $0\a17_data_delayed_9[15:0]
    47/190: $0\a17_data_delayed_8[15:0]
    48/190: $0\a17_data_delayed_7[15:0]
    49/190: $0\a17_data_delayed_6[15:0]
    50/190: $0\a17_data_delayed_5[15:0]
    51/190: $0\a17_data_delayed_4[15:0]
    52/190: $0\a17_data_delayed_3[15:0]
    53/190: $0\a17_data_delayed_2[15:0]
    54/190: $0\a17_data_delayed_1[15:0]
    55/190: $0\a16_data_delayed_16[15:0]
    56/190: $0\a16_data_delayed_15[15:0]
    57/190: $0\a16_data_delayed_14[15:0]
    58/190: $0\a16_data_delayed_13[15:0]
    59/190: $0\a16_data_delayed_12[15:0]
    60/190: $0\a16_data_delayed_11[15:0]
    61/190: $0\a16_data_delayed_10[15:0]
    62/190: $0\a16_data_delayed_9[15:0]
    63/190: $0\a16_data_delayed_8[15:0]
    64/190: $0\a16_data_delayed_7[15:0]
    65/190: $0\a16_data_delayed_6[15:0]
    66/190: $0\a16_data_delayed_5[15:0]
    67/190: $0\a16_data_delayed_4[15:0]
    68/190: $0\a16_data_delayed_3[15:0]
    69/190: $0\a16_data_delayed_2[15:0]
    70/190: $0\a16_data_delayed_1[15:0]
    71/190: $0\a15_data_delayed_15[15:0]
    72/190: $0\a15_data_delayed_14[15:0]
    73/190: $0\a15_data_delayed_13[15:0]
    74/190: $0\a15_data_delayed_12[15:0]
    75/190: $0\a15_data_delayed_11[15:0]
    76/190: $0\a15_data_delayed_10[15:0]
    77/190: $0\a15_data_delayed_9[15:0]
    78/190: $0\a15_data_delayed_8[15:0]
    79/190: $0\a15_data_delayed_7[15:0]
    80/190: $0\a15_data_delayed_6[15:0]
    81/190: $0\a15_data_delayed_5[15:0]
    82/190: $0\a15_data_delayed_4[15:0]
    83/190: $0\a15_data_delayed_3[15:0]
    84/190: $0\a15_data_delayed_2[15:0]
    85/190: $0\a15_data_delayed_1[15:0]
    86/190: $0\a14_data_delayed_14[15:0]
    87/190: $0\a14_data_delayed_13[15:0]
    88/190: $0\a14_data_delayed_12[15:0]
    89/190: $0\a14_data_delayed_11[15:0]
    90/190: $0\a14_data_delayed_10[15:0]
    91/190: $0\a14_data_delayed_9[15:0]
    92/190: $0\a14_data_delayed_8[15:0]
    93/190: $0\a14_data_delayed_7[15:0]
    94/190: $0\a14_data_delayed_6[15:0]
    95/190: $0\a14_data_delayed_5[15:0]
    96/190: $0\a14_data_delayed_4[15:0]
    97/190: $0\a14_data_delayed_3[15:0]
    98/190: $0\a14_data_delayed_2[15:0]
    99/190: $0\a14_data_delayed_1[15:0]
   100/190: $0\a13_data_delayed_13[15:0]
   101/190: $0\a13_data_delayed_12[15:0]
   102/190: $0\a13_data_delayed_11[15:0]
   103/190: $0\a13_data_delayed_10[15:0]
   104/190: $0\a13_data_delayed_9[15:0]
   105/190: $0\a13_data_delayed_8[15:0]
   106/190: $0\a13_data_delayed_7[15:0]
   107/190: $0\a13_data_delayed_6[15:0]
   108/190: $0\a13_data_delayed_5[15:0]
   109/190: $0\a13_data_delayed_4[15:0]
   110/190: $0\a13_data_delayed_3[15:0]
   111/190: $0\a13_data_delayed_2[15:0]
   112/190: $0\a13_data_delayed_1[15:0]
   113/190: $0\a12_data_delayed_12[15:0]
   114/190: $0\a12_data_delayed_11[15:0]
   115/190: $0\a12_data_delayed_10[15:0]
   116/190: $0\a12_data_delayed_9[15:0]
   117/190: $0\a12_data_delayed_8[15:0]
   118/190: $0\a12_data_delayed_7[15:0]
   119/190: $0\a12_data_delayed_6[15:0]
   120/190: $0\a12_data_delayed_5[15:0]
   121/190: $0\a12_data_delayed_4[15:0]
   122/190: $0\a12_data_delayed_3[15:0]
   123/190: $0\a12_data_delayed_2[15:0]
   124/190: $0\a12_data_delayed_1[15:0]
   125/190: $0\a11_data_delayed_11[15:0]
   126/190: $0\a11_data_delayed_10[15:0]
   127/190: $0\a11_data_delayed_9[15:0]
   128/190: $0\a11_data_delayed_8[15:0]
   129/190: $0\a11_data_delayed_7[15:0]
   130/190: $0\a11_data_delayed_6[15:0]
   131/190: $0\a11_data_delayed_5[15:0]
   132/190: $0\a11_data_delayed_4[15:0]
   133/190: $0\a11_data_delayed_3[15:0]
   134/190: $0\a11_data_delayed_2[15:0]
   135/190: $0\a11_data_delayed_1[15:0]
   136/190: $0\a10_data_delayed_10[15:0]
   137/190: $0\a10_data_delayed_9[15:0]
   138/190: $0\a10_data_delayed_8[15:0]
   139/190: $0\a10_data_delayed_7[15:0]
   140/190: $0\a10_data_delayed_6[15:0]
   141/190: $0\a10_data_delayed_5[15:0]
   142/190: $0\a10_data_delayed_4[15:0]
   143/190: $0\a10_data_delayed_3[15:0]
   144/190: $0\a10_data_delayed_2[15:0]
   145/190: $0\a10_data_delayed_1[15:0]
   146/190: $0\a9_data_delayed_9[15:0]
   147/190: $0\a9_data_delayed_8[15:0]
   148/190: $0\a9_data_delayed_7[15:0]
   149/190: $0\a9_data_delayed_6[15:0]
   150/190: $0\a9_data_delayed_5[15:0]
   151/190: $0\a9_data_delayed_4[15:0]
   152/190: $0\a9_data_delayed_3[15:0]
   153/190: $0\a9_data_delayed_2[15:0]
   154/190: $0\a9_data_delayed_1[15:0]
   155/190: $0\a8_data_delayed_8[15:0]
   156/190: $0\a8_data_delayed_7[15:0]
   157/190: $0\a8_data_delayed_6[15:0]
   158/190: $0\a8_data_delayed_5[15:0]
   159/190: $0\a8_data_delayed_4[15:0]
   160/190: $0\a8_data_delayed_3[15:0]
   161/190: $0\a8_data_delayed_2[15:0]
   162/190: $0\a8_data_delayed_1[15:0]
   163/190: $0\a7_data_delayed_7[15:0]
   164/190: $0\a7_data_delayed_6[15:0]
   165/190: $0\a7_data_delayed_5[15:0]
   166/190: $0\a7_data_delayed_4[15:0]
   167/190: $0\a7_data_delayed_3[15:0]
   168/190: $0\a7_data_delayed_2[15:0]
   169/190: $0\a7_data_delayed_1[15:0]
   170/190: $0\a6_data_delayed_6[15:0]
   171/190: $0\a6_data_delayed_5[15:0]
   172/190: $0\a6_data_delayed_4[15:0]
   173/190: $0\a6_data_delayed_3[15:0]
   174/190: $0\a6_data_delayed_2[15:0]
   175/190: $0\a6_data_delayed_1[15:0]
   176/190: $0\a5_data_delayed_5[15:0]
   177/190: $0\a5_data_delayed_4[15:0]
   178/190: $0\a5_data_delayed_3[15:0]
   179/190: $0\a5_data_delayed_2[15:0]
   180/190: $0\a5_data_delayed_1[15:0]
   181/190: $0\a4_data_delayed_4[15:0]
   182/190: $0\a4_data_delayed_3[15:0]
   183/190: $0\a4_data_delayed_2[15:0]
   184/190: $0\a4_data_delayed_1[15:0]
   185/190: $0\a3_data_delayed_3[15:0]
   186/190: $0\a3_data_delayed_2[15:0]
   187/190: $0\a3_data_delayed_1[15:0]
   188/190: $0\a2_data_delayed_2[15:0]
   189/190: $0\a2_data_delayed_1[15:0]
   190/190: $0\a1_data_delayed_1[15:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5720$318'.
     1/1: $0\a_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5695$303'.
     1/2: $0\a_mem_access[0:0]
     2/2: $0\a_addr[7:0]
Creating decoders for process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
     1/24: $0\c_data_out_19[319:0]
     2/24: $0\c_data_out_18[319:0]
     3/24: $0\c_data_out_17[319:0]
     4/24: $0\c_data_out_16[319:0]
     5/24: $0\c_data_out_15[319:0]
     6/24: $0\c_data_out_14[319:0]
     7/24: $0\c_data_out_13[319:0]
     8/24: $0\c_data_out_12[319:0]
     9/24: $0\c_data_out_11[319:0]
    10/24: $0\c_data_out_10[319:0]
    11/24: $0\c_data_out_9[319:0]
    12/24: $0\c_data_out_8[319:0]
    13/24: $0\c_data_out_7[319:0]
    14/24: $0\c_data_out_6[319:0]
    15/24: $0\c_data_out_5[319:0]
    16/24: $0\c_data_out_4[319:0]
    17/24: $0\c_data_out_3[319:0]
    18/24: $0\c_data_out_2[319:0]
    19/24: $0\c_data_out_1[319:0]
    20/24: $0\counter[31:0]
    21/24: $0\start_capturing_c_data[0:0]
    22/24: $0\c_data_available[0:0]
    23/24: $0\c_addr[7:0]
    24/24: $0\c_data_out[319:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4275$259'.
     1/5: $0\pipe_4[20:0]
     2/5: $0\pipe_3[40:0]
     3/5: $0\pipe_2[22:0]
     4/5: $0\pipe_1[58:0]
     5/5: $0\pipe_0[31:0]
Creating decoders for process `\fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4163$236'.
     1/24: $3\b_temp[31:0] [31]
     2/24: $3\b_temp[31:0] [30:23]
     3/24: $3\b_temp[31:0] [22:0]
     4/24: $2\b_temp[31:0] [31]
     5/24: $11\k_temp[3:0]
     6/24: $10\k_temp[3:0]
     7/24: $9\k_temp[3:0]
     8/24: $8\k_temp[3:0]
     9/24: $7\k_temp[3:0]
    10/24: $6\k_temp[3:0]
    11/24: $5\k_temp[3:0]
    12/24: $4\k_temp[3:0]
    13/24: $3\k_temp[3:0]
    14/24: $2\b_temp[31:0] [30:23]
    15/24: $2\b_temp[31:0] [22:0]
    16/24: $12\k_temp[3:0]
    17/24: $2\k[3:0]
    18/24: $2\j[3:0]
    19/24: $2\k_temp[3:0]
    20/24: $1\b_temp[31:0] [31]
    21/24: $1\b_temp[31:0] [30:0]
    22/24: $1\k_temp[3:0]
    23/24: $1\k[3:0]
    24/24: $1\j[3:0]
Creating decoders for process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4114$235'.
     1/25: $0\Lvl3[23:0] [23]
     2/25: $0\Lvl3[23:0] [21]
     3/25: $0\Lvl3[23:0] [22]
     4/25: $0\Lvl3[23:0] [20]
     5/25: $0\Lvl3[23:0] [19]
     6/25: $0\Lvl3[23:0] [18]
     7/25: $0\Lvl3[23:0] [17]
     8/25: $0\Lvl3[23:0] [16]
     9/25: $0\Lvl3[23:0] [15]
    10/25: $0\Lvl3[23:0] [14]
    11/25: $0\Lvl3[23:0] [13]
    12/25: $0\Lvl3[23:0] [12]
    13/25: $0\Lvl3[23:0] [11]
    14/25: $0\Lvl3[23:0] [10]
    15/25: $0\Lvl3[23:0] [9]
    16/25: $0\Lvl3[23:0] [8]
    17/25: $0\Lvl3[23:0] [7]
    18/25: $0\Lvl3[23:0] [6]
    19/25: $0\Lvl3[23:0] [5]
    20/25: $0\Lvl3[23:0] [4]
    21/25: $0\Lvl3[23:0] [3]
    22/25: $0\Lvl3[23:0] [2]
    23/25: $0\Lvl3[23:0] [1]
    24/25: $0\Lvl3[23:0] [0]
    25/25: $1\j[31:0]
Creating decoders for process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4086$234'.
     1/21: $0\Lvl2[23:0] [23:19]
     2/21: $0\Lvl2[23:0] [16]
     3/21: $0\Lvl2[23:0] [15]
     4/21: $0\Lvl2[23:0] [14]
     5/21: $0\Lvl2[23:0] [17]
     6/21: $0\Lvl2[23:0] [13]
     7/21: $0\Lvl2[23:0] [12]
     8/21: $0\Lvl2[23:0] [11]
     9/21: $0\Lvl2[23:0] [18]
    10/21: $0\Lvl2[23:0] [10]
    11/21: $0\Lvl2[23:0] [9]
    12/21: $0\Lvl2[23:0] [8]
    13/21: $0\Lvl2[23:0] [7]
    14/21: $0\Lvl2[23:0] [6]
    15/21: $0\Lvl2[23:0] [5]
    16/21: $0\Lvl2[23:0] [4]
    17/21: $0\Lvl2[23:0] [3]
    18/21: $0\Lvl2[23:0] [2]
    19/21: $0\Lvl2[23:0] [1]
    20/21: $0\Lvl2[23:0] [0]
    21/21: $1\i[31:0]
Creating decoders for process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4079$232'.
Creating decoders for process `\FpAddSub_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3963$200'.
Creating decoders for process `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3856$158'.
     1/34: $0\Lvl3[32:0] [2]
     2/34: $0\Lvl3[32:0] [0]
     3/34: $0\Lvl3[32:0] [1]
     4/34: $0\Lvl3[32:0] [3]
     5/34: $0\Lvl3[32:0] [4]
     6/34: $0\Lvl3[32:0] [5]
     7/34: $0\Lvl3[32:0] [6]
     8/34: $0\Lvl3[32:0] [7]
     9/34: $0\Lvl3[32:0] [8]
    10/34: $0\Lvl3[32:0] [9]
    11/34: $0\Lvl3[32:0] [10]
    12/34: $0\Lvl3[32:0] [11]
    13/34: $0\Lvl3[32:0] [12]
    14/34: $0\Lvl3[32:0] [13]
    15/34: $0\Lvl3[32:0] [14]
    16/34: $0\Lvl3[32:0] [15]
    17/34: $0\Lvl3[32:0] [16]
    18/34: $0\Lvl3[32:0] [17]
    19/34: $0\Lvl3[32:0] [18]
    20/34: $0\Lvl3[32:0] [19]
    21/34: $0\Lvl3[32:0] [20]
    22/34: $0\Lvl3[32:0] [21]
    23/34: $0\Lvl3[32:0] [22]
    24/34: $0\Lvl3[32:0] [23]
    25/34: $0\Lvl3[32:0] [24]
    26/34: $0\Lvl3[32:0] [25]
    27/34: $0\Lvl3[32:0] [26]
    28/34: $0\Lvl3[32:0] [27]
    29/34: $0\Lvl3[32:0] [28]
    30/34: $0\Lvl3[32:0] [29]
    31/34: $0\Lvl3[32:0] [30]
    32/34: $0\Lvl3[32:0] [31]
    33/34: $0\Lvl3[32:0] [32]
    34/34: $3\i[31:0]
Creating decoders for process `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3841$157'.
     1/31: $0\Lvl2[32:0] [11]
     2/31: $0\Lvl2[32:0] [6]
     3/31: $0\Lvl2[32:0] [3:0]
     4/31: $0\Lvl2[32:0] [4]
     5/31: $0\Lvl2[32:0] [5]
     6/31: $0\Lvl2[32:0] [7]
     7/31: $0\Lvl2[32:0] [8]
     8/31: $0\Lvl2[32:0] [9]
     9/31: $0\Lvl2[32:0] [10]
    10/31: $0\Lvl2[32:0] [12]
    11/31: $0\Lvl2[32:0] [13]
    12/31: $0\Lvl2[32:0] [14]
    13/31: $0\Lvl2[32:0] [15]
    14/31: $0\Lvl2[32:0] [16]
    15/31: $0\Lvl2[32:0] [17]
    16/31: $0\Lvl2[32:0] [18]
    17/31: $0\Lvl2[32:0] [19]
    18/31: $0\Lvl2[32:0] [20]
    19/31: $0\Lvl2[32:0] [21]
    20/31: $0\Lvl2[32:0] [22]
    21/31: $0\Lvl2[32:0] [23]
    22/31: $0\Lvl2[32:0] [24]
    23/31: $0\Lvl2[32:0] [25]
    24/31: $0\Lvl2[32:0] [26]
    25/31: $0\Lvl2[32:0] [27]
    26/31: $0\Lvl2[32:0] [28]
    27/31: $0\Lvl2[32:0] [29]
    28/31: $0\Lvl2[32:0] [30]
    29/31: $0\Lvl2[32:0] [31]
    30/31: $0\Lvl2[32:0] [32]
    31/31: $1\i[31:0]
Creating decoders for process `\FPAddSub_single.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3630$117'.
     1/3: $0\pipe_3[45:0]
     2/3: $0\pipe_2[54:0]
     3/3: $0\pipe_1[68:0]
Creating decoders for process `\fp32_to_fp16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3512$107'.
     1/8: $3\b_temp[15:0] [15]
     2/8: $3\b_temp[15:0] [14:10]
     3/8: $3\b_temp[15:0] [9:0]
     4/8: $2\b_temp[15:0] [15]
     5/8: $2\b_temp[15:0] [9:0]
     6/8: $2\b_temp[15:0] [14:10]
     7/8: $1\b_temp[15:0] [15]
     8/8: $1\b_temp[15:0] [14:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3494$106'.
     1/1: $0\out_temp[31:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3482$105'.
     1/1: $0\mul_out_temp_reg[31:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3469$104'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3440$103'.
     1/2: $0\out_b[15:0]
     2/2: $0\out_a[15:0]
Creating decoders for process `\matmul_20x20_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:106$14'.
     1/2: $0\clk_cnt[7:0]
     2/2: $0\done_mat_mul[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp16_to_fp32.\b_temp' from process `\fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4163$236'.
Latch inferred for signal `\fp16_to_fp32.\j' from process `\fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4163$236': $auto$proc_dlatch.cc:427:proc_dlatch$2959
Latch inferred for signal `\fp16_to_fp32.\k' from process `\fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4163$236': $auto$proc_dlatch.cc:427:proc_dlatch$2962
Latch inferred for signal `\fp16_to_fp32.\k_temp' from process `\fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4163$236': $auto$proc_dlatch.cc:427:proc_dlatch$3207
No latch inferred for signal `\FPAddSub_a.\Lvl3' from process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4114$235'.
Latch inferred for signal `\FPAddSub_a.\j' from process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4114$235': $auto$proc_dlatch.cc:427:proc_dlatch$3216
No latch inferred for signal `\FPAddSub_a.\Lvl2' from process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4086$234'.
Latch inferred for signal `\FPAddSub_a.\i' from process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4086$234': $auto$proc_dlatch.cc:427:proc_dlatch$3225
No latch inferred for signal `\FPAddSub_a.\Lvl1' from process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4079$232'.
No latch inferred for signal `\FpAddSub_b.\Lvl1' from process `\FpAddSub_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3963$200'.
No latch inferred for signal `\FPAddSub_c.\Lvl3' from process `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3856$158'.
Latch inferred for signal `\FPAddSub_c.\i' from process `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3856$158': $auto$proc_dlatch.cc:427:proc_dlatch$3234
No latch inferred for signal `\FPAddSub_c.\Lvl2' from process `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3841$157'.
Latch inferred for signal `\FPAddSub_c.\i' from process `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3841$157': $auto$proc_dlatch.cc:427:proc_dlatch$3243
No latch inferred for signal `\fp32_to_fp16.\b_temp' from process `\fp32_to_fp16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3512$107'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\systolic_data_setup.\b1_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3244' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3245' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3246' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3247' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3248' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3249' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3250' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3251' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3252' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3253' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3254' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3255' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3256' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3257' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3258' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3259' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3260' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3261' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3262' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3263' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3264' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3265' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3266' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3267' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3268' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3269' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3270' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3271' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3272' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3273' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3274' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3275' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3276' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3277' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3278' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3279' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3280' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3281' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3282' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3283' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3284' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3285' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3286' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3287' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3288' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3289' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3290' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3291' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3292' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3293' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3294' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3295' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3296' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3297' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3298' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3299' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3300' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3301' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3302' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3303' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3304' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3305' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3306' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3307' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3308' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3309' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3310' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3311' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3312' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3313' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3314' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3315' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3316' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3317' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3318' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3319' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3320' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3321' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3322' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3323' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3324' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3325' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3326' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3327' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3328' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3329' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3330' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3331' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3332' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3333' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3334' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3335' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3336' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3337' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3338' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3339' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3340' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3341' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3342' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3343' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3344' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3345' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3346' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3347' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3348' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3349' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3350' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3351' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3352' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3353' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3354' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3355' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3356' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3357' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3358' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3359' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3360' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3361' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3362' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3363' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3364' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3365' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3366' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3367' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3368' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3369' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3370' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3371' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3372' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3373' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3374' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3375' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3376' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3377' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3378' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3379' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3380' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3381' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3382' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3383' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3384' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3385' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3386' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3387' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3388' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3389' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3390' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3391' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3392' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3393' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3394' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3395' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_17' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3396' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3397' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3398' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3399' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3400' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3401' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3402' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3403' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3404' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3405' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3406' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3407' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3408' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3409' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3410' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3411' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3412' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_17' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3413' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_18' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3414' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3415' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3416' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3417' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3418' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3419' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3420' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3421' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3422' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3423' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3424' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3425' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3426' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3427' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3428' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3429' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3430' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_17' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3431' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_18' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3432' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_19' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
  created $dff cell `$procdff$3433' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6392$464'.
  created $dff cell `$procdff$3434' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_addr' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6367$449'.
  created $dff cell `$procdff$3435' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6367$449'.
  created $dff cell `$procdff$3436' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a1_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3437' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3438' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3439' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3440' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3441' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3442' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3443' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3444' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3445' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3446' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3447' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3448' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3449' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3450' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3451' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3452' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3453' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3454' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3455' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3456' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3457' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3458' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3459' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3460' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3461' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3462' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3463' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3464' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3465' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3466' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3467' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3468' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3469' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3470' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3471' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3472' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3473' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3474' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3475' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3476' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3477' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3478' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3479' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3480' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3481' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3482' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3483' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3484' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3485' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3486' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3487' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3488' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3489' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3490' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3491' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3492' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3493' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3494' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3495' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3496' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3497' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3498' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3499' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3500' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3501' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3502' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3503' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3504' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3505' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3506' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3507' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3508' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3509' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3510' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3511' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3512' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3513' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3514' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3515' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3516' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3517' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3518' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3519' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3520' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3521' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3522' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3523' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3524' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3525' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3526' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3527' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3528' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3529' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3530' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3531' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3532' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3533' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3534' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3535' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3536' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3537' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3538' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3539' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3540' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3541' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3542' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3543' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3544' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3545' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3546' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3547' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3548' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3549' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3550' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3551' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3552' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3553' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3554' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3555' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3556' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3557' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3558' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3559' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3560' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3561' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3562' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3563' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3564' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3565' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3566' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3567' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3568' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3569' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3570' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3571' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3572' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3573' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3574' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3575' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3576' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3577' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3578' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3579' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3580' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3581' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3582' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3583' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3584' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3585' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3586' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3587' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3588' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_17' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3589' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3590' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3591' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3592' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3593' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3594' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3595' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3596' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3597' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3598' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3599' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3600' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3601' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3602' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3603' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3604' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3605' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_17' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3606' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_18' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3607' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3608' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3609' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3610' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3611' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3612' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3613' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3614' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3615' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3616' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3617' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3618' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3619' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3620' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3621' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3622' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3623' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_17' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3624' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_18' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3625' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_19' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
  created $dff cell `$procdff$3626' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5720$318'.
  created $dff cell `$procdff$3627' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_addr' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5695$303'.
  created $dff cell `$procdff$3628' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5695$303'.
  created $dff cell `$procdff$3629' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3630' with positive edge clock.
Creating register for signal `\output_logic.\c_addr' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3631' with positive edge clock.
Creating register for signal `\output_logic.\c_data_available' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3632' with positive edge clock.
Creating register for signal `\output_logic.\start_capturing_c_data' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3633' with positive edge clock.
Creating register for signal `\output_logic.\counter' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3634' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_1' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3635' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_2' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3636' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_3' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3637' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_4' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3638' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_5' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3639' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_6' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3640' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_7' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3641' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_8' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3642' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_9' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3643' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_10' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3644' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_11' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3645' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_12' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3646' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_13' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3647' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_14' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3648' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_15' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3649' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_16' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3650' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_17' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3651' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_18' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3652' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_19' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
  created $dff cell `$procdff$3653' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_1' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4275$259'.
  created $dff cell `$procdff$3654' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_2' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4275$259'.
  created $dff cell `$procdff$3655' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_3' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4275$259'.
  created $dff cell `$procdff$3656' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_0' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4275$259'.
  created $dff cell `$procdff$3657' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_4' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4275$259'.
  created $dff cell `$procdff$3658' with positive edge clock.
Creating register for signal `\FPAddSub_single.\pipe_1' using process `\FPAddSub_single.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3630$117'.
  created $dff cell `$procdff$3659' with positive edge clock.
Creating register for signal `\FPAddSub_single.\pipe_2' using process `\FPAddSub_single.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3630$117'.
  created $dff cell `$procdff$3660' with positive edge clock.
Creating register for signal `\FPAddSub_single.\pipe_3' using process `\FPAddSub_single.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3630$117'.
  created $dff cell `$procdff$3661' with positive edge clock.
Creating register for signal `\seq_mac.\out_temp' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3494$106'.
  created $dff cell `$procdff$3662' with positive edge clock.
Creating register for signal `\seq_mac.\mul_out_temp_reg' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3482$105'.
  created $dff cell `$procdff$3663' with positive edge clock.
Creating register for signal `\seq_mac.\a_flopped' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3469$104'.
  created $dff cell `$procdff$3664' with positive edge clock.
Creating register for signal `\seq_mac.\b_flopped' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3469$104'.
  created $dff cell `$procdff$3665' with positive edge clock.
Creating register for signal `\processing_element.\out_a' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3440$103'.
  created $dff cell `$procdff$3666' with positive edge clock.
Creating register for signal `\processing_element.\out_b' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3440$103'.
  created $dff cell `$procdff$3667' with positive edge clock.
Creating register for signal `\matmul_20x20_systolic.\done_mat_mul' using process `\matmul_20x20_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:106$14'.
  created $dff cell `$procdff$3668' with positive edge clock.
Creating register for signal `\matmul_20x20_systolic.\clk_cnt' using process `\matmul_20x20_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:106$14'.
  created $dff cell `$procdff$3669' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6645$590'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6392$464'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6392$464'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6367$449'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6367$449'.
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5973$444'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5720$318'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5720$318'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5695$303'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5695$303'.
Found and cleaned up 5 empty switches in `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
Removing empty process `output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5393$292'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4275$259'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4275$259'.
Found and cleaned up 13 empty switches in `\fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4163$236'.
Removing empty process `fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4163$236'.
Found and cleaned up 1 empty switch in `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4114$235'.
Removing empty process `FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4114$235'.
Found and cleaned up 1 empty switch in `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4086$234'.
Removing empty process `FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4086$234'.
Removing empty process `FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4079$232'.
Removing empty process `FpAddSub_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3963$200'.
Found and cleaned up 1 empty switch in `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3856$158'.
Removing empty process `FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3856$158'.
Found and cleaned up 1 empty switch in `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3841$157'.
Removing empty process `FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3841$157'.
Found and cleaned up 1 empty switch in `\FPAddSub_single.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3630$117'.
Removing empty process `FPAddSub_single.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3630$117'.
Found and cleaned up 3 empty switches in `\fp32_to_fp16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3512$107'.
Removing empty process `fp32_to_fp16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3512$107'.
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3494$106'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3494$106'.
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3482$105'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3482$105'.
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3469$104'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3469$104'.
Found and cleaned up 1 empty switch in `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3440$103'.
Removing empty process `processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:3440$103'.
Found and cleaned up 3 empty switches in `\matmul_20x20_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:106$14'.
Removing empty process `matmul_20x20_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:106$14'.
Cleaned up 44 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module systolic_data_setup.
<suppressed ~50 debug messages>
Optimizing module output_logic.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module fp16_to_fp32.
<suppressed ~121 debug messages>
Optimizing module qmult.
Optimizing module FPAddSub_a.
<suppressed ~54 debug messages>
Optimizing module FpAddSub_b.
Optimizing module FPAddSub_c.
<suppressed ~73 debug messages>
Optimizing module FPAddSub_d.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_single.
Optimizing module qadd.
Optimizing module fp32_to_fp16.
<suppressed ~1 debug messages>
Optimizing module seq_mac.
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
Optimizing module matmul_20x20_systolic.
<suppressed ~43 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module systolic_data_setup.
Optimizing module output_logic.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module fp16_to_fp32.
Optimizing module qmult.
Optimizing module FPAddSub_a.
Optimizing module FpAddSub_b.
Optimizing module FPAddSub_c.
Optimizing module FPAddSub_d.
Optimizing module FPAddSub_single.
Optimizing module qadd.
Optimizing module fp32_to_fp16.
Optimizing module seq_mac.
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
Optimizing module matmul_20x20_systolic.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\systolic_data_setup'.
<suppressed ~42 debug messages>
Finding identical cells in module `\output_logic'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\fp16_to_fp32'.
<suppressed ~42 debug messages>
Finding identical cells in module `\qmult'.
Finding identical cells in module `\FPAddSub_a'.
<suppressed ~540 debug messages>
Finding identical cells in module `\FpAddSub_b'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_c'.
<suppressed ~759 debug messages>
Finding identical cells in module `\FPAddSub_d'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_single'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\fp32_to_fp16'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\matmul_20x20_systolic'.
<suppressed ~120 debug messages>
Removed a total of 512 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4364$261: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:4364$261: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp16_to_fp32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2236.
    dead port 1/2 on $mux $procmux$2230.
    dead port 1/2 on $mux $procmux$2143.
    dead port 1/2 on $mux $procmux$2137.
    dead port 1/2 on $mux $procmux$2134.
    dead port 1/2 on $mux $procmux$2128.
    dead port 1/2 on $mux $procmux$2125.
    dead port 1/2 on $mux $procmux$2119.
    dead port 1/2 on $mux $procmux$2116.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FpAddSub_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_single..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp32_to_fp16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2885.
    dead port 1/2 on $mux $procmux$2879.
    dead port 1/2 on $mux $procmux$2873.
    dead port 1/2 on $mux $procmux$2867.
    dead port 1/2 on $mux $procmux$2864.
    dead port 1/2 on $mux $procmux$2859.
    dead port 1/2 on $mux $procmux$2856.
    dead port 1/2 on $mux $procmux$2850.
    dead port 1/2 on $mux $procmux$2847.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \matmul_20x20_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$2921: \done_mat_mul -> 1'0
  Analyzing evaluation results.
Removed 18 multiplexer ports.
<suppressed ~599 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \fp16_to_fp32.
    New ctrl vector for $mux cell $procmux$2140: { }
    New ctrl vector for $mux cell $procmux$2266: { }
  Optimizing cells in module \fp16_to_fp32.
  Optimizing cells in module \qmult.
  Optimizing cells in module \FPAddSub_a.
    New ctrl vector for $pmux cell $procmux$2505: { }
    New ctrl vector for $pmux cell $procmux$2415: { $procmux$2509_CMP $procmux$2508_CMP $auto$opt_reduce.cc:134:opt_mux$3671 }
    New ctrl vector for $pmux cell $procmux$2410: { $procmux$2509_CMP $procmux$2508_CMP $auto$opt_reduce.cc:134:opt_mux$3673 }
    New ctrl vector for $pmux cell $procmux$2405: { $procmux$2509_CMP $auto$opt_reduce.cc:134:opt_mux$3675 }
    New ctrl vector for $pmux cell $procmux$2400: { }
    New ctrl vector for $pmux cell $procmux$2290: { $procmux$2404_CMP $procmux$2403_CMP $auto$opt_reduce.cc:134:opt_mux$3677 }
    New ctrl vector for $pmux cell $procmux$2425: { $procmux$2509_CMP $procmux$2508_CMP $auto$opt_reduce.cc:134:opt_mux$3679 }
    New ctrl vector for $pmux cell $procmux$2280: { $procmux$2404_CMP $auto$opt_reduce.cc:134:opt_mux$3681 }
    New ctrl vector for $pmux cell $procmux$2445: { $procmux$2509_CMP $procmux$2508_CMP $auto$opt_reduce.cc:134:opt_mux$3683 }
  Optimizing cells in module \FPAddSub_a.
  Optimizing cells in module \FpAddSub_b.
  Optimizing cells in module \FPAddSub_c.
    New ctrl vector for $pmux cell $procmux$2695: { $procmux$2834_CMP $procmux$2833_CMP $auto$opt_reduce.cc:134:opt_mux$3685 }
    New ctrl vector for $pmux cell $procmux$2690: { $procmux$2834_CMP $auto$opt_reduce.cc:134:opt_mux$3687 }
    New ctrl vector for $pmux cell $procmux$2685: { $procmux$2834_CMP $procmux$2833_CMP $auto$opt_reduce.cc:134:opt_mux$3689 }
    New ctrl vector for $pmux cell $procmux$2675: { }
    New ctrl vector for $pmux cell $procmux$2830: { }
    New ctrl vector for $pmux cell $procmux$2705: { $procmux$2834_CMP $procmux$2833_CMP $auto$opt_reduce.cc:134:opt_mux$3691 }
    New ctrl vector for $pmux cell $procmux$2520: { $procmux$2679_CMP $procmux$2678_CMP $auto$opt_reduce.cc:134:opt_mux$3693 }
    New ctrl vector for $pmux cell $procmux$2700: { $procmux$2834_CMP $procmux$2833_CMP $auto$opt_reduce.cc:134:opt_mux$3695 }
    New ctrl vector for $pmux cell $procmux$2515: { $procmux$2679_CMP $auto$opt_reduce.cc:134:opt_mux$3697 }
  Optimizing cells in module \FPAddSub_c.
  Optimizing cells in module \FPAddSub_d.
  Optimizing cells in module \FPAddSub_single.
  Optimizing cells in module \qadd.
  Optimizing cells in module \fp32_to_fp16.
    New ctrl vector for $mux cell $procmux$2870: { }
  Optimizing cells in module \fp32_to_fp16.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \systolic_pe_matrix.
  Optimizing cells in module \matmul_20x20_systolic.
    New ctrl vector for $mux cell $procmux$2921: { }
    New ctrl vector for $mux cell $procmux$2912: { }
    New ctrl vector for $mux cell $procmux$2915: { }
  Optimizing cells in module \matmul_20x20_systolic.
Performed a total of 24 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\fp16_to_fp32'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\FPAddSub_a'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FpAddSub_b'.
Finding identical cells in module `\FPAddSub_c'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPAddSub_d'.
Finding identical cells in module `\FPAddSub_single'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\fp32_to_fp16'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\matmul_20x20_systolic'.
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$3614 ($dff) from module systolic_data_setup (D = \a19_data_delayed_6, Q = \a19_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3609 ($dff) from module systolic_data_setup (D = \a19_data_delayed_1, Q = \a19_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3629 ($dff) from module systolic_data_setup (D = $procmux$1757_Y, Q = \a_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3700 ($sdff) from module systolic_data_setup (D = 1'1, Q = \a_mem_access).
Adding SRST signal on $procdff$3615 ($dff) from module systolic_data_setup (D = \a19_data_delayed_7, Q = \a19_data_delayed_8, rval = 16'0000000000000000).
Adding EN signal on $procdff$3628 ($dff) from module systolic_data_setup (D = $procmux$1765_Y, Q = \a_addr).
Adding SRST signal on $procdff$3627 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5725$322_Y [7:0], Q = \a_mem_access_counter, rval = 8'00000000).
Adding SRST signal on $procdff$3616 ($dff) from module systolic_data_setup (D = \a19_data_delayed_8, Q = \a19_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3610 ($dff) from module systolic_data_setup (D = \a19_data_delayed_2, Q = \a19_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3626 ($dff) from module systolic_data_setup (D = \a19_data_delayed_18, Q = \a19_data_delayed_19, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3617 ($dff) from module systolic_data_setup (D = \a19_data_delayed_9, Q = \a19_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3611 ($dff) from module systolic_data_setup (D = \a19_data_delayed_3, Q = \a19_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3618 ($dff) from module systolic_data_setup (D = \a19_data_delayed_10, Q = \a19_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3608 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5779$443_Y, Q = \a19_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3619 ($dff) from module systolic_data_setup (D = \a19_data_delayed_11, Q = \a19_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3612 ($dff) from module systolic_data_setup (D = \a19_data_delayed_4, Q = \a19_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3625 ($dff) from module systolic_data_setup (D = \a19_data_delayed_17, Q = \a19_data_delayed_18, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3620 ($dff) from module systolic_data_setup (D = \a19_data_delayed_12, Q = \a19_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3624 ($dff) from module systolic_data_setup (D = \a19_data_delayed_16, Q = \a19_data_delayed_17, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3623 ($dff) from module systolic_data_setup (D = \a19_data_delayed_15, Q = \a19_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3621 ($dff) from module systolic_data_setup (D = \a19_data_delayed_13, Q = \a19_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3613 ($dff) from module systolic_data_setup (D = \a19_data_delayed_5, Q = \a19_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3622 ($dff) from module systolic_data_setup (D = \a19_data_delayed_14, Q = \a19_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3244 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6433$553_Y, Q = \b1_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3245 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6434$555_Y, Q = \b2_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3246 ($dff) from module systolic_data_setup (D = \b2_data_delayed_1, Q = \b2_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3247 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6435$557_Y, Q = \b3_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3248 ($dff) from module systolic_data_setup (D = \b3_data_delayed_1, Q = \b3_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3249 ($dff) from module systolic_data_setup (D = \b3_data_delayed_2, Q = \b3_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3250 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6436$559_Y, Q = \b4_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3251 ($dff) from module systolic_data_setup (D = \b4_data_delayed_1, Q = \b4_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3252 ($dff) from module systolic_data_setup (D = \b4_data_delayed_2, Q = \b4_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3253 ($dff) from module systolic_data_setup (D = \b4_data_delayed_3, Q = \b4_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3254 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6437$561_Y, Q = \b5_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3255 ($dff) from module systolic_data_setup (D = \b5_data_delayed_1, Q = \b5_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3256 ($dff) from module systolic_data_setup (D = \b5_data_delayed_2, Q = \b5_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3257 ($dff) from module systolic_data_setup (D = \b5_data_delayed_3, Q = \b5_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3258 ($dff) from module systolic_data_setup (D = \b5_data_delayed_4, Q = \b5_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3259 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6438$563_Y, Q = \b6_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3260 ($dff) from module systolic_data_setup (D = \b6_data_delayed_1, Q = \b6_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3261 ($dff) from module systolic_data_setup (D = \b6_data_delayed_2, Q = \b6_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3262 ($dff) from module systolic_data_setup (D = \b6_data_delayed_3, Q = \b6_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3263 ($dff) from module systolic_data_setup (D = \b6_data_delayed_4, Q = \b6_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3264 ($dff) from module systolic_data_setup (D = \b6_data_delayed_5, Q = \b6_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3265 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6439$565_Y, Q = \b7_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3266 ($dff) from module systolic_data_setup (D = \b7_data_delayed_1, Q = \b7_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3267 ($dff) from module systolic_data_setup (D = \b7_data_delayed_2, Q = \b7_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3268 ($dff) from module systolic_data_setup (D = \b7_data_delayed_3, Q = \b7_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3269 ($dff) from module systolic_data_setup (D = \b7_data_delayed_4, Q = \b7_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3270 ($dff) from module systolic_data_setup (D = \b7_data_delayed_5, Q = \b7_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3271 ($dff) from module systolic_data_setup (D = \b7_data_delayed_6, Q = \b7_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3272 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6440$567_Y, Q = \b8_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3273 ($dff) from module systolic_data_setup (D = \b8_data_delayed_1, Q = \b8_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3274 ($dff) from module systolic_data_setup (D = \b8_data_delayed_2, Q = \b8_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3275 ($dff) from module systolic_data_setup (D = \b8_data_delayed_3, Q = \b8_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3276 ($dff) from module systolic_data_setup (D = \b8_data_delayed_4, Q = \b8_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3277 ($dff) from module systolic_data_setup (D = \b8_data_delayed_5, Q = \b8_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3278 ($dff) from module systolic_data_setup (D = \b8_data_delayed_6, Q = \b8_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3279 ($dff) from module systolic_data_setup (D = \b8_data_delayed_7, Q = \b8_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3280 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6441$569_Y, Q = \b9_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3281 ($dff) from module systolic_data_setup (D = \b9_data_delayed_1, Q = \b9_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3282 ($dff) from module systolic_data_setup (D = \b9_data_delayed_2, Q = \b9_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3283 ($dff) from module systolic_data_setup (D = \b9_data_delayed_3, Q = \b9_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3284 ($dff) from module systolic_data_setup (D = \b9_data_delayed_4, Q = \b9_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3285 ($dff) from module systolic_data_setup (D = \b9_data_delayed_5, Q = \b9_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3286 ($dff) from module systolic_data_setup (D = \b9_data_delayed_6, Q = \b9_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3287 ($dff) from module systolic_data_setup (D = \b9_data_delayed_7, Q = \b9_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3288 ($dff) from module systolic_data_setup (D = \b9_data_delayed_8, Q = \b9_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3289 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6442$571_Y, Q = \b10_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3290 ($dff) from module systolic_data_setup (D = \b10_data_delayed_1, Q = \b10_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3291 ($dff) from module systolic_data_setup (D = \b10_data_delayed_2, Q = \b10_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3292 ($dff) from module systolic_data_setup (D = \b10_data_delayed_3, Q = \b10_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3293 ($dff) from module systolic_data_setup (D = \b10_data_delayed_4, Q = \b10_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3294 ($dff) from module systolic_data_setup (D = \b10_data_delayed_5, Q = \b10_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3295 ($dff) from module systolic_data_setup (D = \b10_data_delayed_6, Q = \b10_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3296 ($dff) from module systolic_data_setup (D = \b10_data_delayed_7, Q = \b10_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3297 ($dff) from module systolic_data_setup (D = \b10_data_delayed_8, Q = \b10_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3298 ($dff) from module systolic_data_setup (D = \b10_data_delayed_9, Q = \b10_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3299 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6443$573_Y, Q = \b11_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3300 ($dff) from module systolic_data_setup (D = \b11_data_delayed_1, Q = \b11_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3301 ($dff) from module systolic_data_setup (D = \b11_data_delayed_2, Q = \b11_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3302 ($dff) from module systolic_data_setup (D = \b11_data_delayed_3, Q = \b11_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3303 ($dff) from module systolic_data_setup (D = \b11_data_delayed_4, Q = \b11_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3304 ($dff) from module systolic_data_setup (D = \b11_data_delayed_5, Q = \b11_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3305 ($dff) from module systolic_data_setup (D = \b11_data_delayed_6, Q = \b11_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3306 ($dff) from module systolic_data_setup (D = \b11_data_delayed_7, Q = \b11_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3307 ($dff) from module systolic_data_setup (D = \b11_data_delayed_8, Q = \b11_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3308 ($dff) from module systolic_data_setup (D = \b11_data_delayed_9, Q = \b11_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3309 ($dff) from module systolic_data_setup (D = \b11_data_delayed_10, Q = \b11_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3310 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6444$575_Y, Q = \b12_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3311 ($dff) from module systolic_data_setup (D = \b12_data_delayed_1, Q = \b12_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3312 ($dff) from module systolic_data_setup (D = \b12_data_delayed_2, Q = \b12_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3313 ($dff) from module systolic_data_setup (D = \b12_data_delayed_3, Q = \b12_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3314 ($dff) from module systolic_data_setup (D = \b12_data_delayed_4, Q = \b12_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3315 ($dff) from module systolic_data_setup (D = \b12_data_delayed_5, Q = \b12_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3316 ($dff) from module systolic_data_setup (D = \b12_data_delayed_6, Q = \b12_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3317 ($dff) from module systolic_data_setup (D = \b12_data_delayed_7, Q = \b12_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3318 ($dff) from module systolic_data_setup (D = \b12_data_delayed_8, Q = \b12_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3319 ($dff) from module systolic_data_setup (D = \b12_data_delayed_9, Q = \b12_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3320 ($dff) from module systolic_data_setup (D = \b12_data_delayed_10, Q = \b12_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3321 ($dff) from module systolic_data_setup (D = \b12_data_delayed_11, Q = \b12_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3322 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6445$577_Y, Q = \b13_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3323 ($dff) from module systolic_data_setup (D = \b13_data_delayed_1, Q = \b13_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3324 ($dff) from module systolic_data_setup (D = \b13_data_delayed_2, Q = \b13_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3325 ($dff) from module systolic_data_setup (D = \b13_data_delayed_3, Q = \b13_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3326 ($dff) from module systolic_data_setup (D = \b13_data_delayed_4, Q = \b13_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3327 ($dff) from module systolic_data_setup (D = \b13_data_delayed_5, Q = \b13_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3328 ($dff) from module systolic_data_setup (D = \b13_data_delayed_6, Q = \b13_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3329 ($dff) from module systolic_data_setup (D = \b13_data_delayed_7, Q = \b13_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3330 ($dff) from module systolic_data_setup (D = \b13_data_delayed_8, Q = \b13_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3331 ($dff) from module systolic_data_setup (D = \b13_data_delayed_9, Q = \b13_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3332 ($dff) from module systolic_data_setup (D = \b13_data_delayed_10, Q = \b13_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3333 ($dff) from module systolic_data_setup (D = \b13_data_delayed_11, Q = \b13_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3334 ($dff) from module systolic_data_setup (D = \b13_data_delayed_12, Q = \b13_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3335 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6446$579_Y, Q = \b14_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3336 ($dff) from module systolic_data_setup (D = \b14_data_delayed_1, Q = \b14_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3337 ($dff) from module systolic_data_setup (D = \b14_data_delayed_2, Q = \b14_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3338 ($dff) from module systolic_data_setup (D = \b14_data_delayed_3, Q = \b14_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3339 ($dff) from module systolic_data_setup (D = \b14_data_delayed_4, Q = \b14_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3340 ($dff) from module systolic_data_setup (D = \b14_data_delayed_5, Q = \b14_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3341 ($dff) from module systolic_data_setup (D = \b14_data_delayed_6, Q = \b14_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3342 ($dff) from module systolic_data_setup (D = \b14_data_delayed_7, Q = \b14_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3343 ($dff) from module systolic_data_setup (D = \b14_data_delayed_8, Q = \b14_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3344 ($dff) from module systolic_data_setup (D = \b14_data_delayed_9, Q = \b14_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3345 ($dff) from module systolic_data_setup (D = \b14_data_delayed_10, Q = \b14_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3346 ($dff) from module systolic_data_setup (D = \b14_data_delayed_11, Q = \b14_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3347 ($dff) from module systolic_data_setup (D = \b14_data_delayed_12, Q = \b14_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3348 ($dff) from module systolic_data_setup (D = \b14_data_delayed_13, Q = \b14_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3349 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6447$581_Y, Q = \b15_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3350 ($dff) from module systolic_data_setup (D = \b15_data_delayed_1, Q = \b15_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3351 ($dff) from module systolic_data_setup (D = \b15_data_delayed_2, Q = \b15_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3352 ($dff) from module systolic_data_setup (D = \b15_data_delayed_3, Q = \b15_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3353 ($dff) from module systolic_data_setup (D = \b15_data_delayed_4, Q = \b15_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3354 ($dff) from module systolic_data_setup (D = \b15_data_delayed_5, Q = \b15_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3355 ($dff) from module systolic_data_setup (D = \b15_data_delayed_6, Q = \b15_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3356 ($dff) from module systolic_data_setup (D = \b15_data_delayed_7, Q = \b15_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3357 ($dff) from module systolic_data_setup (D = \b15_data_delayed_8, Q = \b15_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3358 ($dff) from module systolic_data_setup (D = \b15_data_delayed_9, Q = \b15_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3359 ($dff) from module systolic_data_setup (D = \b15_data_delayed_10, Q = \b15_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3360 ($dff) from module systolic_data_setup (D = \b15_data_delayed_11, Q = \b15_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3361 ($dff) from module systolic_data_setup (D = \b15_data_delayed_12, Q = \b15_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3362 ($dff) from module systolic_data_setup (D = \b15_data_delayed_13, Q = \b15_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3363 ($dff) from module systolic_data_setup (D = \b15_data_delayed_14, Q = \b15_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3364 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6448$583_Y, Q = \b16_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3365 ($dff) from module systolic_data_setup (D = \b16_data_delayed_1, Q = \b16_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3366 ($dff) from module systolic_data_setup (D = \b16_data_delayed_2, Q = \b16_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3367 ($dff) from module systolic_data_setup (D = \b16_data_delayed_3, Q = \b16_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3368 ($dff) from module systolic_data_setup (D = \b16_data_delayed_4, Q = \b16_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3369 ($dff) from module systolic_data_setup (D = \b16_data_delayed_5, Q = \b16_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3370 ($dff) from module systolic_data_setup (D = \b16_data_delayed_6, Q = \b16_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3371 ($dff) from module systolic_data_setup (D = \b16_data_delayed_7, Q = \b16_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3372 ($dff) from module systolic_data_setup (D = \b16_data_delayed_8, Q = \b16_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3373 ($dff) from module systolic_data_setup (D = \b16_data_delayed_9, Q = \b16_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3374 ($dff) from module systolic_data_setup (D = \b16_data_delayed_10, Q = \b16_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3375 ($dff) from module systolic_data_setup (D = \b16_data_delayed_11, Q = \b16_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3376 ($dff) from module systolic_data_setup (D = \b16_data_delayed_12, Q = \b16_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3377 ($dff) from module systolic_data_setup (D = \b16_data_delayed_13, Q = \b16_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3378 ($dff) from module systolic_data_setup (D = \b16_data_delayed_14, Q = \b16_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3379 ($dff) from module systolic_data_setup (D = \b16_data_delayed_15, Q = \b16_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3380 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6449$585_Y, Q = \b17_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3381 ($dff) from module systolic_data_setup (D = \b17_data_delayed_1, Q = \b17_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3382 ($dff) from module systolic_data_setup (D = \b17_data_delayed_2, Q = \b17_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3383 ($dff) from module systolic_data_setup (D = \b17_data_delayed_3, Q = \b17_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3384 ($dff) from module systolic_data_setup (D = \b17_data_delayed_4, Q = \b17_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3385 ($dff) from module systolic_data_setup (D = \b17_data_delayed_5, Q = \b17_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3386 ($dff) from module systolic_data_setup (D = \b17_data_delayed_6, Q = \b17_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3387 ($dff) from module systolic_data_setup (D = \b17_data_delayed_7, Q = \b17_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3388 ($dff) from module systolic_data_setup (D = \b17_data_delayed_8, Q = \b17_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3389 ($dff) from module systolic_data_setup (D = \b17_data_delayed_9, Q = \b17_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3390 ($dff) from module systolic_data_setup (D = \b17_data_delayed_10, Q = \b17_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3391 ($dff) from module systolic_data_setup (D = \b17_data_delayed_11, Q = \b17_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3392 ($dff) from module systolic_data_setup (D = \b17_data_delayed_12, Q = \b17_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3393 ($dff) from module systolic_data_setup (D = \b17_data_delayed_13, Q = \b17_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3394 ($dff) from module systolic_data_setup (D = \b17_data_delayed_14, Q = \b17_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3395 ($dff) from module systolic_data_setup (D = \b17_data_delayed_15, Q = \b17_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3396 ($dff) from module systolic_data_setup (D = \b17_data_delayed_16, Q = \b17_data_delayed_17, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3397 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6450$587_Y, Q = \b18_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3398 ($dff) from module systolic_data_setup (D = \b18_data_delayed_1, Q = \b18_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3399 ($dff) from module systolic_data_setup (D = \b18_data_delayed_2, Q = \b18_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3400 ($dff) from module systolic_data_setup (D = \b18_data_delayed_3, Q = \b18_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3401 ($dff) from module systolic_data_setup (D = \b18_data_delayed_4, Q = \b18_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3402 ($dff) from module systolic_data_setup (D = \b18_data_delayed_5, Q = \b18_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3403 ($dff) from module systolic_data_setup (D = \b18_data_delayed_6, Q = \b18_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3404 ($dff) from module systolic_data_setup (D = \b18_data_delayed_7, Q = \b18_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3405 ($dff) from module systolic_data_setup (D = \b18_data_delayed_8, Q = \b18_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3406 ($dff) from module systolic_data_setup (D = \b18_data_delayed_9, Q = \b18_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3407 ($dff) from module systolic_data_setup (D = \b18_data_delayed_10, Q = \b18_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3408 ($dff) from module systolic_data_setup (D = \b18_data_delayed_11, Q = \b18_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3409 ($dff) from module systolic_data_setup (D = \b18_data_delayed_12, Q = \b18_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3410 ($dff) from module systolic_data_setup (D = \b18_data_delayed_13, Q = \b18_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3411 ($dff) from module systolic_data_setup (D = \b18_data_delayed_14, Q = \b18_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3412 ($dff) from module systolic_data_setup (D = \b18_data_delayed_15, Q = \b18_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3413 ($dff) from module systolic_data_setup (D = \b18_data_delayed_16, Q = \b18_data_delayed_17, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3414 ($dff) from module systolic_data_setup (D = \b18_data_delayed_17, Q = \b18_data_delayed_18, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3415 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6451$589_Y, Q = \b19_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3416 ($dff) from module systolic_data_setup (D = \b19_data_delayed_1, Q = \b19_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3417 ($dff) from module systolic_data_setup (D = \b19_data_delayed_2, Q = \b19_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3418 ($dff) from module systolic_data_setup (D = \b19_data_delayed_3, Q = \b19_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3419 ($dff) from module systolic_data_setup (D = \b19_data_delayed_4, Q = \b19_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3420 ($dff) from module systolic_data_setup (D = \b19_data_delayed_5, Q = \b19_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3421 ($dff) from module systolic_data_setup (D = \b19_data_delayed_6, Q = \b19_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3422 ($dff) from module systolic_data_setup (D = \b19_data_delayed_7, Q = \b19_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3423 ($dff) from module systolic_data_setup (D = \b19_data_delayed_8, Q = \b19_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3424 ($dff) from module systolic_data_setup (D = \b19_data_delayed_9, Q = \b19_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3425 ($dff) from module systolic_data_setup (D = \b19_data_delayed_10, Q = \b19_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3426 ($dff) from module systolic_data_setup (D = \b19_data_delayed_11, Q = \b19_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3427 ($dff) from module systolic_data_setup (D = \b19_data_delayed_12, Q = \b19_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3428 ($dff) from module systolic_data_setup (D = \b19_data_delayed_13, Q = \b19_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3429 ($dff) from module systolic_data_setup (D = \b19_data_delayed_14, Q = \b19_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3430 ($dff) from module systolic_data_setup (D = \b19_data_delayed_15, Q = \b19_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3431 ($dff) from module systolic_data_setup (D = \b19_data_delayed_16, Q = \b19_data_delayed_17, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3432 ($dff) from module systolic_data_setup (D = \b19_data_delayed_17, Q = \b19_data_delayed_18, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3433 ($dff) from module systolic_data_setup (D = \b19_data_delayed_18, Q = \b19_data_delayed_19, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3434 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:6397$468_Y [7:0], Q = \b_mem_access_counter, rval = 8'00000000).
Adding EN signal on $procdff$3435 ($dff) from module systolic_data_setup (D = $procmux$1179_Y, Q = \b_addr).
Adding SRST signal on $procdff$3436 ($dff) from module systolic_data_setup (D = $procmux$1171_Y, Q = \b_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3925 ($sdff) from module systolic_data_setup (D = 1'1, Q = \b_mem_access).
Adding SRST signal on $procdff$3437 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5761$407_Y, Q = \a1_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3438 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5762$409_Y, Q = \a2_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3439 ($dff) from module systolic_data_setup (D = \a2_data_delayed_1, Q = \a2_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3440 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5763$411_Y, Q = \a3_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3441 ($dff) from module systolic_data_setup (D = \a3_data_delayed_1, Q = \a3_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3442 ($dff) from module systolic_data_setup (D = \a3_data_delayed_2, Q = \a3_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3443 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5764$413_Y, Q = \a4_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3444 ($dff) from module systolic_data_setup (D = \a4_data_delayed_1, Q = \a4_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3445 ($dff) from module systolic_data_setup (D = \a4_data_delayed_2, Q = \a4_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3446 ($dff) from module systolic_data_setup (D = \a4_data_delayed_3, Q = \a4_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3447 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5765$415_Y, Q = \a5_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3448 ($dff) from module systolic_data_setup (D = \a5_data_delayed_1, Q = \a5_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3449 ($dff) from module systolic_data_setup (D = \a5_data_delayed_2, Q = \a5_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3450 ($dff) from module systolic_data_setup (D = \a5_data_delayed_3, Q = \a5_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3451 ($dff) from module systolic_data_setup (D = \a5_data_delayed_4, Q = \a5_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3452 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5766$417_Y, Q = \a6_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3453 ($dff) from module systolic_data_setup (D = \a6_data_delayed_1, Q = \a6_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3454 ($dff) from module systolic_data_setup (D = \a6_data_delayed_2, Q = \a6_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3455 ($dff) from module systolic_data_setup (D = \a6_data_delayed_3, Q = \a6_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3456 ($dff) from module systolic_data_setup (D = \a6_data_delayed_4, Q = \a6_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3457 ($dff) from module systolic_data_setup (D = \a6_data_delayed_5, Q = \a6_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3458 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5767$419_Y, Q = \a7_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3459 ($dff) from module systolic_data_setup (D = \a7_data_delayed_1, Q = \a7_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3460 ($dff) from module systolic_data_setup (D = \a7_data_delayed_2, Q = \a7_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3461 ($dff) from module systolic_data_setup (D = \a7_data_delayed_3, Q = \a7_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3462 ($dff) from module systolic_data_setup (D = \a7_data_delayed_4, Q = \a7_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3463 ($dff) from module systolic_data_setup (D = \a7_data_delayed_5, Q = \a7_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3464 ($dff) from module systolic_data_setup (D = \a7_data_delayed_6, Q = \a7_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3465 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5768$421_Y, Q = \a8_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3466 ($dff) from module systolic_data_setup (D = \a8_data_delayed_1, Q = \a8_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3467 ($dff) from module systolic_data_setup (D = \a8_data_delayed_2, Q = \a8_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3468 ($dff) from module systolic_data_setup (D = \a8_data_delayed_3, Q = \a8_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3469 ($dff) from module systolic_data_setup (D = \a8_data_delayed_4, Q = \a8_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3470 ($dff) from module systolic_data_setup (D = \a8_data_delayed_5, Q = \a8_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3471 ($dff) from module systolic_data_setup (D = \a8_data_delayed_6, Q = \a8_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3472 ($dff) from module systolic_data_setup (D = \a8_data_delayed_7, Q = \a8_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3473 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5769$423_Y, Q = \a9_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3474 ($dff) from module systolic_data_setup (D = \a9_data_delayed_1, Q = \a9_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3475 ($dff) from module systolic_data_setup (D = \a9_data_delayed_2, Q = \a9_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3476 ($dff) from module systolic_data_setup (D = \a9_data_delayed_3, Q = \a9_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3477 ($dff) from module systolic_data_setup (D = \a9_data_delayed_4, Q = \a9_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3478 ($dff) from module systolic_data_setup (D = \a9_data_delayed_5, Q = \a9_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3479 ($dff) from module systolic_data_setup (D = \a9_data_delayed_6, Q = \a9_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3480 ($dff) from module systolic_data_setup (D = \a9_data_delayed_7, Q = \a9_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3481 ($dff) from module systolic_data_setup (D = \a9_data_delayed_8, Q = \a9_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3482 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5770$425_Y, Q = \a10_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3483 ($dff) from module systolic_data_setup (D = \a10_data_delayed_1, Q = \a10_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3484 ($dff) from module systolic_data_setup (D = \a10_data_delayed_2, Q = \a10_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3485 ($dff) from module systolic_data_setup (D = \a10_data_delayed_3, Q = \a10_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3486 ($dff) from module systolic_data_setup (D = \a10_data_delayed_4, Q = \a10_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3487 ($dff) from module systolic_data_setup (D = \a10_data_delayed_5, Q = \a10_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3488 ($dff) from module systolic_data_setup (D = \a10_data_delayed_6, Q = \a10_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3489 ($dff) from module systolic_data_setup (D = \a10_data_delayed_7, Q = \a10_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3490 ($dff) from module systolic_data_setup (D = \a10_data_delayed_8, Q = \a10_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3491 ($dff) from module systolic_data_setup (D = \a10_data_delayed_9, Q = \a10_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3492 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5771$427_Y, Q = \a11_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3493 ($dff) from module systolic_data_setup (D = \a11_data_delayed_1, Q = \a11_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3494 ($dff) from module systolic_data_setup (D = \a11_data_delayed_2, Q = \a11_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3495 ($dff) from module systolic_data_setup (D = \a11_data_delayed_3, Q = \a11_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3496 ($dff) from module systolic_data_setup (D = \a11_data_delayed_4, Q = \a11_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3497 ($dff) from module systolic_data_setup (D = \a11_data_delayed_5, Q = \a11_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3498 ($dff) from module systolic_data_setup (D = \a11_data_delayed_6, Q = \a11_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3499 ($dff) from module systolic_data_setup (D = \a11_data_delayed_7, Q = \a11_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3500 ($dff) from module systolic_data_setup (D = \a11_data_delayed_8, Q = \a11_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3501 ($dff) from module systolic_data_setup (D = \a11_data_delayed_9, Q = \a11_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3502 ($dff) from module systolic_data_setup (D = \a11_data_delayed_10, Q = \a11_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3503 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5772$429_Y, Q = \a12_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3504 ($dff) from module systolic_data_setup (D = \a12_data_delayed_1, Q = \a12_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3505 ($dff) from module systolic_data_setup (D = \a12_data_delayed_2, Q = \a12_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3506 ($dff) from module systolic_data_setup (D = \a12_data_delayed_3, Q = \a12_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3507 ($dff) from module systolic_data_setup (D = \a12_data_delayed_4, Q = \a12_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3508 ($dff) from module systolic_data_setup (D = \a12_data_delayed_5, Q = \a12_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3509 ($dff) from module systolic_data_setup (D = \a12_data_delayed_6, Q = \a12_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3510 ($dff) from module systolic_data_setup (D = \a12_data_delayed_7, Q = \a12_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3511 ($dff) from module systolic_data_setup (D = \a12_data_delayed_8, Q = \a12_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3512 ($dff) from module systolic_data_setup (D = \a12_data_delayed_9, Q = \a12_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3513 ($dff) from module systolic_data_setup (D = \a12_data_delayed_10, Q = \a12_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3514 ($dff) from module systolic_data_setup (D = \a12_data_delayed_11, Q = \a12_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3515 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5773$431_Y, Q = \a13_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3516 ($dff) from module systolic_data_setup (D = \a13_data_delayed_1, Q = \a13_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3517 ($dff) from module systolic_data_setup (D = \a13_data_delayed_2, Q = \a13_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3518 ($dff) from module systolic_data_setup (D = \a13_data_delayed_3, Q = \a13_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3519 ($dff) from module systolic_data_setup (D = \a13_data_delayed_4, Q = \a13_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3520 ($dff) from module systolic_data_setup (D = \a13_data_delayed_5, Q = \a13_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3521 ($dff) from module systolic_data_setup (D = \a13_data_delayed_6, Q = \a13_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3522 ($dff) from module systolic_data_setup (D = \a13_data_delayed_7, Q = \a13_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3523 ($dff) from module systolic_data_setup (D = \a13_data_delayed_8, Q = \a13_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3524 ($dff) from module systolic_data_setup (D = \a13_data_delayed_9, Q = \a13_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3525 ($dff) from module systolic_data_setup (D = \a13_data_delayed_10, Q = \a13_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3526 ($dff) from module systolic_data_setup (D = \a13_data_delayed_11, Q = \a13_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3527 ($dff) from module systolic_data_setup (D = \a13_data_delayed_12, Q = \a13_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3528 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5774$433_Y, Q = \a14_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3529 ($dff) from module systolic_data_setup (D = \a14_data_delayed_1, Q = \a14_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3530 ($dff) from module systolic_data_setup (D = \a14_data_delayed_2, Q = \a14_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3531 ($dff) from module systolic_data_setup (D = \a14_data_delayed_3, Q = \a14_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3532 ($dff) from module systolic_data_setup (D = \a14_data_delayed_4, Q = \a14_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3533 ($dff) from module systolic_data_setup (D = \a14_data_delayed_5, Q = \a14_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3534 ($dff) from module systolic_data_setup (D = \a14_data_delayed_6, Q = \a14_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3535 ($dff) from module systolic_data_setup (D = \a14_data_delayed_7, Q = \a14_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3536 ($dff) from module systolic_data_setup (D = \a14_data_delayed_8, Q = \a14_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3537 ($dff) from module systolic_data_setup (D = \a14_data_delayed_9, Q = \a14_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3538 ($dff) from module systolic_data_setup (D = \a14_data_delayed_10, Q = \a14_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3539 ($dff) from module systolic_data_setup (D = \a14_data_delayed_11, Q = \a14_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3540 ($dff) from module systolic_data_setup (D = \a14_data_delayed_12, Q = \a14_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3541 ($dff) from module systolic_data_setup (D = \a14_data_delayed_13, Q = \a14_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3542 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5775$435_Y, Q = \a15_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3543 ($dff) from module systolic_data_setup (D = \a15_data_delayed_1, Q = \a15_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3544 ($dff) from module systolic_data_setup (D = \a15_data_delayed_2, Q = \a15_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3545 ($dff) from module systolic_data_setup (D = \a15_data_delayed_3, Q = \a15_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3546 ($dff) from module systolic_data_setup (D = \a15_data_delayed_4, Q = \a15_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3547 ($dff) from module systolic_data_setup (D = \a15_data_delayed_5, Q = \a15_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3548 ($dff) from module systolic_data_setup (D = \a15_data_delayed_6, Q = \a15_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3549 ($dff) from module systolic_data_setup (D = \a15_data_delayed_7, Q = \a15_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3550 ($dff) from module systolic_data_setup (D = \a15_data_delayed_8, Q = \a15_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3551 ($dff) from module systolic_data_setup (D = \a15_data_delayed_9, Q = \a15_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3552 ($dff) from module systolic_data_setup (D = \a15_data_delayed_10, Q = \a15_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3553 ($dff) from module systolic_data_setup (D = \a15_data_delayed_11, Q = \a15_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3554 ($dff) from module systolic_data_setup (D = \a15_data_delayed_12, Q = \a15_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3555 ($dff) from module systolic_data_setup (D = \a15_data_delayed_13, Q = \a15_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3556 ($dff) from module systolic_data_setup (D = \a15_data_delayed_14, Q = \a15_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3557 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5776$437_Y, Q = \a16_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3558 ($dff) from module systolic_data_setup (D = \a16_data_delayed_1, Q = \a16_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3559 ($dff) from module systolic_data_setup (D = \a16_data_delayed_2, Q = \a16_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3560 ($dff) from module systolic_data_setup (D = \a16_data_delayed_3, Q = \a16_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3561 ($dff) from module systolic_data_setup (D = \a16_data_delayed_4, Q = \a16_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3562 ($dff) from module systolic_data_setup (D = \a16_data_delayed_5, Q = \a16_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3563 ($dff) from module systolic_data_setup (D = \a16_data_delayed_6, Q = \a16_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3564 ($dff) from module systolic_data_setup (D = \a16_data_delayed_7, Q = \a16_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3565 ($dff) from module systolic_data_setup (D = \a16_data_delayed_8, Q = \a16_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3566 ($dff) from module systolic_data_setup (D = \a16_data_delayed_9, Q = \a16_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3567 ($dff) from module systolic_data_setup (D = \a16_data_delayed_10, Q = \a16_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3568 ($dff) from module systolic_data_setup (D = \a16_data_delayed_11, Q = \a16_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3569 ($dff) from module systolic_data_setup (D = \a16_data_delayed_12, Q = \a16_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3570 ($dff) from module systolic_data_setup (D = \a16_data_delayed_13, Q = \a16_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3571 ($dff) from module systolic_data_setup (D = \a16_data_delayed_14, Q = \a16_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3572 ($dff) from module systolic_data_setup (D = \a16_data_delayed_15, Q = \a16_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3573 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5777$439_Y, Q = \a17_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3574 ($dff) from module systolic_data_setup (D = \a17_data_delayed_1, Q = \a17_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3575 ($dff) from module systolic_data_setup (D = \a17_data_delayed_2, Q = \a17_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3576 ($dff) from module systolic_data_setup (D = \a17_data_delayed_3, Q = \a17_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3577 ($dff) from module systolic_data_setup (D = \a17_data_delayed_4, Q = \a17_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3578 ($dff) from module systolic_data_setup (D = \a17_data_delayed_5, Q = \a17_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3579 ($dff) from module systolic_data_setup (D = \a17_data_delayed_6, Q = \a17_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3580 ($dff) from module systolic_data_setup (D = \a17_data_delayed_7, Q = \a17_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3581 ($dff) from module systolic_data_setup (D = \a17_data_delayed_8, Q = \a17_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3582 ($dff) from module systolic_data_setup (D = \a17_data_delayed_9, Q = \a17_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3583 ($dff) from module systolic_data_setup (D = \a17_data_delayed_10, Q = \a17_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3584 ($dff) from module systolic_data_setup (D = \a17_data_delayed_11, Q = \a17_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3585 ($dff) from module systolic_data_setup (D = \a17_data_delayed_12, Q = \a17_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3586 ($dff) from module systolic_data_setup (D = \a17_data_delayed_13, Q = \a17_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3587 ($dff) from module systolic_data_setup (D = \a17_data_delayed_14, Q = \a17_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3588 ($dff) from module systolic_data_setup (D = \a17_data_delayed_15, Q = \a17_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3589 ($dff) from module systolic_data_setup (D = \a17_data_delayed_16, Q = \a17_data_delayed_17, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3590 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v:5778$441_Y, Q = \a18_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3591 ($dff) from module systolic_data_setup (D = \a18_data_delayed_1, Q = \a18_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3592 ($dff) from module systolic_data_setup (D = \a18_data_delayed_2, Q = \a18_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3593 ($dff) from module systolic_data_setup (D = \a18_data_delayed_3, Q = \a18_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3594 ($dff) from module systolic_data_setup (D = \a18_data_delayed_4, Q = \a18_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3595 ($dff) from module systolic_data_setup (D = \a18_data_delayed_5, Q = \a18_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3596 ($dff) from module systolic_data_setup (D = \a18_data_delayed_6, Q = \a18_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3597 ($dff) from module systolic_data_setup (D = \a18_data_delayed_7, Q = \a18_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3598 ($dff) from module systolic_data_setup (D = \a18_data_delayed_8, Q = \a18_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3599 ($dff) from module systolic_data_setup (D = \a18_data_delayed_9, Q = \a18_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3600 ($dff) from module systolic_data_setup (D = \a18_data_delayed_10, Q = \a18_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3601 ($dff) from module systolic_data_setup (D = \a18_data_delayed_11, Q = \a18_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3602 ($dff) from module systolic_data_setup (D = \a18_data_delayed_12, Q = \a18_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3603 ($dff) from module systolic_data_setup (D = \a18_data_delayed_13, Q = \a18_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3604 ($dff) from module systolic_data_setup (D = \a18_data_delayed_14, Q = \a18_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3605 ($dff) from module systolic_data_setup (D = \a18_data_delayed_15, Q = \a18_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3606 ($dff) from module systolic_data_setup (D = \a18_data_delayed_16, Q = \a18_data_delayed_17, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3607 ($dff) from module systolic_data_setup (D = \a18_data_delayed_17, Q = \a18_data_delayed_18, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3650 ($dff) from module output_logic (D = $procmux$1818_Y, Q = \c_data_out_16, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4098 ($sdff) from module output_logic (D = $procmux$1818_Y, Q = \c_data_out_16).
Adding SRST signal on $procdff$3651 ($dff) from module output_logic (D = $procmux$1804_Y, Q = \c_data_out_17, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4102 ($sdff) from module output_logic (D = $procmux$1804_Y, Q = \c_data_out_17).
Adding SRST signal on $procdff$3652 ($dff) from module output_logic (D = $procmux$1790_Y, Q = \c_data_out_18, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4106 ($sdff) from module output_logic (D = $procmux$1790_Y, Q = \c_data_out_18).
Adding SRST signal on $procdff$3653 ($dff) from module output_logic (D = $procmux$1776_Y, Q = \c_data_out_19, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4110 ($sdff) from module output_logic (D = $procmux$1776_Y, Q = \c_data_out_19).
Adding SRST signal on $procdff$3630 ($dff) from module output_logic (D = $procmux$2093_Y, Q = \c_data_out, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4114 ($sdff) from module output_logic (D = $procmux$2093_Y, Q = \c_data_out).
Adding EN signal on $procdff$3631 ($dff) from module output_logic (D = $procmux$2082_Y, Q = \c_addr).
Adding SRST signal on $procdff$3632 ($dff) from module output_logic (D = $procmux$2065_Y, Q = \c_data_available, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4121 ($sdff) from module output_logic (D = $procmux$2065_Y, Q = \c_data_available).
Adding SRST signal on $procdff$3633 ($dff) from module output_logic (D = $procmux$2051_Y, Q = \start_capturing_c_data, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4129 ($sdff) from module output_logic (D = $procmux$2051_Y, Q = \start_capturing_c_data).
Adding SRST signal on $procdff$3634 ($dff) from module output_logic (D = $procmux$2042_Y, Q = \counter, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$4133 ($sdff) from module output_logic (D = $procmux$2042_Y, Q = \counter).
Adding SRST signal on $procdff$3635 ($dff) from module output_logic (D = $procmux$2028_Y, Q = \c_data_out_1, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4143 ($sdff) from module output_logic (D = $procmux$2028_Y, Q = \c_data_out_1).
Adding SRST signal on $procdff$3636 ($dff) from module output_logic (D = $procmux$2014_Y, Q = \c_data_out_2, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4147 ($sdff) from module output_logic (D = $procmux$2014_Y, Q = \c_data_out_2).
Adding SRST signal on $procdff$3637 ($dff) from module output_logic (D = $procmux$2000_Y, Q = \c_data_out_3, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4151 ($sdff) from module output_logic (D = $procmux$2000_Y, Q = \c_data_out_3).
Adding SRST signal on $procdff$3638 ($dff) from module output_logic (D = $procmux$1986_Y, Q = \c_data_out_4, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4155 ($sdff) from module output_logic (D = $procmux$1986_Y, Q = \c_data_out_4).
Adding SRST signal on $procdff$3639 ($dff) from module output_logic (D = $procmux$1972_Y, Q = \c_data_out_5, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4159 ($sdff) from module output_logic (D = $procmux$1972_Y, Q = \c_data_out_5).
Adding SRST signal on $procdff$3640 ($dff) from module output_logic (D = $procmux$1958_Y, Q = \c_data_out_6, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4163 ($sdff) from module output_logic (D = $procmux$1958_Y, Q = \c_data_out_6).
Adding SRST signal on $procdff$3641 ($dff) from module output_logic (D = $procmux$1944_Y, Q = \c_data_out_7, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4167 ($sdff) from module output_logic (D = $procmux$1944_Y, Q = \c_data_out_7).
Adding SRST signal on $procdff$3642 ($dff) from module output_logic (D = $procmux$1930_Y, Q = \c_data_out_8, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4171 ($sdff) from module output_logic (D = $procmux$1930_Y, Q = \c_data_out_8).
Adding SRST signal on $procdff$3643 ($dff) from module output_logic (D = $procmux$1916_Y, Q = \c_data_out_9, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4175 ($sdff) from module output_logic (D = $procmux$1916_Y, Q = \c_data_out_9).
Adding SRST signal on $procdff$3644 ($dff) from module output_logic (D = $procmux$1902_Y, Q = \c_data_out_10, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4179 ($sdff) from module output_logic (D = $procmux$1902_Y, Q = \c_data_out_10).
Adding SRST signal on $procdff$3645 ($dff) from module output_logic (D = $procmux$1888_Y, Q = \c_data_out_11, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4183 ($sdff) from module output_logic (D = $procmux$1888_Y, Q = \c_data_out_11).
Adding SRST signal on $procdff$3646 ($dff) from module output_logic (D = $procmux$1874_Y, Q = \c_data_out_12, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4187 ($sdff) from module output_logic (D = $procmux$1874_Y, Q = \c_data_out_12).
Adding SRST signal on $procdff$3647 ($dff) from module output_logic (D = $procmux$1860_Y, Q = \c_data_out_13, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4191 ($sdff) from module output_logic (D = $procmux$1860_Y, Q = \c_data_out_13).
Adding SRST signal on $procdff$3648 ($dff) from module output_logic (D = $procmux$1846_Y, Q = \c_data_out_14, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4195 ($sdff) from module output_logic (D = $procmux$1846_Y, Q = \c_data_out_14).
Adding SRST signal on $procdff$3649 ($dff) from module output_logic (D = $procmux$1832_Y, Q = \c_data_out_15, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4199 ($sdff) from module output_logic (D = $procmux$1832_Y, Q = \c_data_out_15).
Adding SRST signal on $procdff$3654 ($dff) from module FPMult_16 (D = { \pipe_0 [25:16] \pipe_0 [8:0] \Sa \Sb \Ea \Eb \Mp \InputExc }, Q = \pipe_1 [57:0], rval = 58'0000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$3655 ($dff) from module FPMult_16 (D = { \pipe_1 [4:0] \GRS \Sp \NormE \NormM }, Q = \pipe_2, rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$3656 ($dff) from module FPMult_16 (D = { \pipe_2 [22:16] \RoundE \RoundEP \RoundM \RoundMP }, Q = \pipe_3, rval = 41'00000000000000000000000000000000000000000).
Adding SRST signal on $procdff$3657 ($dff) from module FPMult_16 (D = { \a \b }, Q = \pipe_0, rval = 0).
Adding SRST signal on $procdff$3658 ($dff) from module FPMult_16 (D = { \Z_int \Flags_int }, Q = \pipe_4, rval = 21'000000000000000000000).
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$2959 ($dlatch) from module fp16_to_fp32.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$2959 ($dlatch) from module fp16_to_fp32.
Setting constant 0-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$2959 ($dlatch) from module fp16_to_fp32.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$2959 ($dlatch) from module fp16_to_fp32.
Adding SRST signal on $procdff$3659 ($dff) from module FPAddSub_single (D = { \Opout \Sa \Sb \MaxAB \CExp \Shift \Mmax \InputExc \Mmin_3 }, Q = \pipe_1, rval = 69'000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$3660 ($dff) from module FPAddSub_single (D = { \SumS_5 \Shift_1 \pipe_1 [64:57] \pipe_1 [67:66] \pipe_1 [68] \pipe_1 [65] \pipe_1 [28:24] }, Q = \pipe_2, rval = 55'0000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$3661 ($dff) from module FPAddSub_single (D = { \NormM \NormE \ZeroSum \NegE \R \S \FG \pipe_2 [8:0] }, Q = \pipe_3, rval = 46'0000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$3662 ($dff) from module seq_mac (D = \add_out, Q = \out_temp, rval = 0).
Adding SRST signal on $procdff$3663 ($dff) from module seq_mac (D = \mul_out_temp, Q = \mul_out_temp_reg, rval = 0).
Adding SRST signal on $procdff$3664 ($dff) from module seq_mac (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3665 ($dff) from module seq_mac (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3666 ($dff) from module processing_element (D = \in_a, Q = \out_a, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3667 ($dff) from module processing_element (D = \in_b, Q = \out_b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$3669 ($dff) from module matmul_20x20_systolic (D = $procmux$2915_Y, Q = \clk_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$3668 ($dff) from module matmul_20x20_systolic (D = $procmux$2924_Y, Q = \done_mat_mul, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \fp16_to_fp32..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \FPAddSub_a..
Finding unused cells or wires in module \FpAddSub_b..
Finding unused cells or wires in module \FPAddSub_c..
Finding unused cells or wires in module \FPAddSub_d..
Finding unused cells or wires in module \FPAddSub_single..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \fp32_to_fp16..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \systolic_pe_matrix..
Finding unused cells or wires in module \matmul_20x20_systolic..
Removed 443 unused cells and 2821 unused wires.
<suppressed ~854 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_a.
Optimizing module FPAddSub_c.
Optimizing module FPAddSub_d.
Optimizing module FPAddSub_single.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module FpAddSub_b.
Optimizing module fp16_to_fp32.
Optimizing module fp32_to_fp16.
Optimizing module matmul_20x20_systolic.
Optimizing module output_logic.
<suppressed ~24 debug messages>
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
<suppressed ~2 debug messages>
Optimizing module systolic_pe_matrix.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_single..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FpAddSub_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp16_to_fp32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp32_to_fp16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_20x20_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~195 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_a.
  Optimizing cells in module \FPAddSub_c.
  Optimizing cells in module \FPAddSub_d.
  Optimizing cells in module \FPAddSub_single.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FpAddSub_b.
  Optimizing cells in module \fp16_to_fp32.
  Optimizing cells in module \fp32_to_fp16.
  Optimizing cells in module \matmul_20x20_systolic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_a'.
Finding identical cells in module `\FPAddSub_c'.
Finding identical cells in module `\FPAddSub_d'.
Finding identical cells in module `\FPAddSub_single'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FpAddSub_b'.
Finding identical cells in module `\fp16_to_fp32'.
Finding identical cells in module `\fp32_to_fp16'.
Finding identical cells in module `\matmul_20x20_systolic'.
Finding identical cells in module `\output_logic'.
<suppressed ~66 debug messages>
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Removed a total of 22 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_a..
Finding unused cells or wires in module \FPAddSub_c..
Finding unused cells or wires in module \FPAddSub_d..
Finding unused cells or wires in module \FPAddSub_single..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FpAddSub_b..
Finding unused cells or wires in module \fp16_to_fp32..
Finding unused cells or wires in module \fp32_to_fp16..
Finding unused cells or wires in module \matmul_20x20_systolic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_a.
Optimizing module FPAddSub_c.
Optimizing module FPAddSub_d.
Optimizing module FPAddSub_single.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module FpAddSub_b.
Optimizing module fp16_to_fp32.
Optimizing module fp32_to_fp16.
Optimizing module matmul_20x20_systolic.
Optimizing module output_logic.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_single..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FpAddSub_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp16_to_fp32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp32_to_fp16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_20x20_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~195 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_a.
  Optimizing cells in module \FPAddSub_c.
  Optimizing cells in module \FPAddSub_d.
  Optimizing cells in module \FPAddSub_single.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FpAddSub_b.
  Optimizing cells in module \fp16_to_fp32.
  Optimizing cells in module \fp32_to_fp16.
  Optimizing cells in module \matmul_20x20_systolic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_a'.
Finding identical cells in module `\FPAddSub_c'.
Finding identical cells in module `\FPAddSub_d'.
Finding identical cells in module `\FPAddSub_single'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FpAddSub_b'.
Finding identical cells in module `\fp16_to_fp32'.
Finding identical cells in module `\fp32_to_fp16'.
Finding identical cells in module `\matmul_20x20_systolic'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_a..
Finding unused cells or wires in module \FPAddSub_c..
Finding unused cells or wires in module \FPAddSub_d..
Finding unused cells or wires in module \FPAddSub_single..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FpAddSub_b..
Finding unused cells or wires in module \fp16_to_fp32..
Finding unused cells or wires in module \fp32_to_fp16..
Finding unused cells or wires in module \matmul_20x20_systolic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_a.
Optimizing module FPAddSub_c.
Optimizing module FPAddSub_d.
Optimizing module FPAddSub_single.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module FpAddSub_b.
Optimizing module fp16_to_fp32.
Optimizing module fp32_to_fp16.
Optimizing module matmul_20x20_systolic.
Optimizing module output_logic.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== FPAddSub_a ===

   Number of wires:                 56
   Number of wire bits:            658
   Number of public wires:          30
   Number of public wire bits:     446
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $add                          128
     $and                            4
     $eq                            12
     $logic_not                      6
     $lt                            31
     $mux                           83
     $not                           64
     $or                             3
     $pmux                          48
     $reduce_and                    16
     $reduce_or                     56

=== FPAddSub_c ===

   Number of wires:                 32
   Number of wire bits:            350
   Number of public wires:          19
   Number of public wire bits:     337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $add                            9
     $eq                            12
     $logic_not                      5
     $mux                            9
     $pmux                          66
     $reduce_or                     50
     $sub                            9

=== FPAddSub_d ===

   Number of wires:                 53
   Number of wire bits:            245
   Number of public wires:          28
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                           41
     $and                           11
     $logic_not                      1
     $mux                           34
     $not                            4
     $or                             9
     $reduce_and                     8
     $reduce_or                     11
     $xor                            2

=== FPAddSub_single ===

   Number of wires:                 30
   Number of wire bits:            420
   Number of public wires:          30
   Number of public wire bits:     420
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdff                         170

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            343
   Number of public wires:          27
   Number of public wire bits:     343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff                         175

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            119
   Number of public wires:           7
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub                           70

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== FpAddSub_b ===

   Number of wires:                 40
   Number of wire bits:            349
   Number of public wires:          12
   Number of public wire bits:     157
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                           33
     $mux                          197
     $sub                           33
     $xor                            2

=== fp16_to_fp32 ===

   Number of wires:                 73
   Number of wire bits:            343
   Number of public wires:           5
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $add                           12
     $and                           55
     $dlatch                         4
     $eq                             5
     $logic_not                     20
     $mux                          110
     $not                           12
     $reduce_or                      4
     $shl                           23
     $sub                           40

=== fp32_to_fp16 ===

   Number of wires:                 14
   Number of wire bits:            136
   Number of public wires:           3
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                           16
     $eq                             8
     $ge                             8
     $le                             8
     $logic_and                      1
     $logic_not                     31
     $mux                           36
     $shr                           11
     $sub                            8

=== matmul_20x20_systolic ===

   Number of wires:                559
   Number of wire bits:          11109
   Number of public wires:         552
   Number of public wire bits:   11071
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                           32
     $eq                             8
     $logic_not                     16
     $logic_or                       1
     $mux                          641
     $not                            1
     $sdff                           9

=== output_logic ===

   Number of wires:                542
   Number of wire bits:          39024
   Number of public wires:         434
   Number of public wire bits:   13192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $add                           40
     $dffe                           8
     $eq                             8
     $ge                            32
     $mux                        25774
     $ne                             5
     $not                            1
     $or                             1
     $reduce_and                     5
     $reduce_bool                   11
     $sdffe                       6434
     $sub                            8

=== processing_element ===

   Number of wires:                  8
   Number of wire bits:             98
   Number of public wires:           8
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdff                          32

=== qadd ===

   Number of wires:                  6
   Number of wire bits:            103
   Number of public wires:           6
   Number of public wire bits:     103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== qmult ===

   Number of wires:                  7
   Number of wire bits:             87
   Number of public wires:           7
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== seq_mac ===

   Number of wires:                 12
   Number of wire bits:            242
   Number of public wires:          12
   Number of public wire bits:     242
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdff                          96

=== systolic_data_setup ===

   Number of wires:                676
   Number of wire bits:           8547
   Number of public wires:         444
   Number of public wire bits:    7535
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                660
     $add                          144
     $and                         1280
     $dffe                          16
     $eq                           320
     $ge                           144
     $logic_and                     42
     $logic_not                      8
     $logic_or                      42
     $lt                            64
     $mux                           34
     $not                           43
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                        6096
     $sdffe                          2
     $sub                           16

=== systolic_pe_matrix ===

   Number of wires:               1246
   Number of wire bits:          20484
   Number of public wires:        1246
   Number of public wire bits:   20484
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                401
     $or                             1

=== design hierarchy ===

   matmul_20x20_systolic             1
     output_logic                    0
     systolic_data_setup             0
     systolic_pe_matrix              0
       processing_element            0
         seq_mac                     0
           fp32_to_fp16              0
           qadd                      0
             FPAddSub_single         0
               FPAddSub_a            0
               FPAddSub_c            0
               FPAddSub_d            0
               FpAddSub_b            0
           qmult                     0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
             fp16_to_fp32            0

   Number of wires:                559
   Number of wire bits:          11109
   Number of public wires:         552
   Number of public wire bits:   11071
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                           32
     $eq                             8
     $logic_not                     16
     $logic_or                       1
     $mux                          641
     $not                            1
     $sdff                           9

End of script. Logfile hash: f2841b2083, CPU: user 4.77s system 0.03s, MEM: 81.90 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 36% 3x opt_dff (1 sec), 20% 3x opt_clean (0 sec), ...
