INFO: [VRFC 10-163] Analyzing VHDL file "D:/vhdl/bit/bit.sim/sim_1/synth/func/xsim/One_Bit_Adder_Test_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'One_Bit_Adder_Arch'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vhdl/bit/bit.srcs/sim_1/new/One_Bit_Adder_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'One_Bit_Adder_Test'
