<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p77" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_77{left:110px;bottom:946px;letter-spacing:-0.24px;word-spacing:3.95px;}
#t2_77{left:110px;bottom:852px;letter-spacing:-0.24px;}
#t3_77{left:110px;bottom:765px;letter-spacing:-0.17px;word-spacing:0.94px;}
#t4_77{left:388px;bottom:765px;}
#t5_77{left:401px;bottom:765px;letter-spacing:-0.15px;word-spacing:0.9px;}
#t6_77{left:110px;bottom:744px;letter-spacing:-0.15px;word-spacing:1.15px;}
#t7_77{left:462px;bottom:744px;letter-spacing:-0.18px;}
#t8_77{left:506px;bottom:744px;}
#t9_77{left:514px;bottom:744px;letter-spacing:-0.18px;}
#ta_77{left:563px;bottom:744px;letter-spacing:-0.13px;word-spacing:1.12px;}
#tb_77{left:110px;bottom:723px;letter-spacing:-0.15px;word-spacing:2.05px;}
#tc_77{left:216px;bottom:723px;letter-spacing:-0.17px;}
#td_77{left:260px;bottom:723px;}
#te_77{left:269px;bottom:723px;letter-spacing:-0.17px;}
#tf_77{left:319px;bottom:723px;letter-spacing:-0.22px;word-spacing:2.47px;}
#tg_77{left:110px;bottom:703px;letter-spacing:-0.16px;word-spacing:1.15px;}
#th_77{left:110px;bottom:682px;letter-spacing:-0.2px;word-spacing:1.48px;}
#ti_77{left:110px;bottom:612px;letter-spacing:-0.04px;}
#tj_77{left:178px;bottom:612px;letter-spacing:-0.08px;word-spacing:2.82px;}
#tk_77{left:161px;bottom:570px;letter-spacing:0.09px;}
#tl_77{left:385px;bottom:570px;letter-spacing:0.09px;word-spacing:2.51px;}
#tm_77{left:484px;bottom:570px;letter-spacing:0.09px;word-spacing:2.51px;}
#tn_77{left:543px;bottom:570px;letter-spacing:0.09px;}
#to_77{left:567px;bottom:570px;letter-spacing:0.09px;}
#tp_77{left:654px;bottom:570px;letter-spacing:5.69px;}
#tq_77{left:773px;bottom:570px;}
#tr_77{left:262px;bottom:547px;letter-spacing:-0.14px;}
#ts_77{left:436px;bottom:547px;letter-spacing:-0.14px;}
#tt_77{left:506px;bottom:547px;letter-spacing:-0.15px;}
#tu_77{left:603px;bottom:547px;letter-spacing:-0.16px;}
#tv_77{left:699px;bottom:547px;letter-spacing:0.02px;}
#tw_77{left:268px;bottom:525px;letter-spacing:-0.17px;}
#tx_77{left:443px;bottom:525px;}
#ty_77{left:522px;bottom:525px;}
#tz_77{left:607px;bottom:525px;}
#t10_77{left:716px;bottom:525px;}
#t11_77{left:224px;bottom:505px;letter-spacing:-0.21px;}
#t12_77{left:443px;bottom:505px;}
#t13_77{left:499px;bottom:505px;letter-spacing:-0.22px;}
#t14_77{left:596px;bottom:505px;letter-spacing:-0.15px;}
#t15_77{left:685px;bottom:505px;letter-spacing:-0.23px;}
#t16_77{left:231px;bottom:484px;letter-spacing:-0.2px;}
#t17_77{left:443px;bottom:484px;}
#t18_77{left:499px;bottom:484px;letter-spacing:-0.22px;}
#t19_77{left:596px;bottom:484px;letter-spacing:-0.15px;}
#t1a_77{left:685px;bottom:484px;letter-spacing:-0.23px;}
#t1b_77{left:216px;bottom:463px;letter-spacing:-0.2px;}
#t1c_77{left:443px;bottom:463px;}
#t1d_77{left:499px;bottom:463px;letter-spacing:-0.22px;}
#t1e_77{left:596px;bottom:463px;letter-spacing:-0.15px;}
#t1f_77{left:685px;bottom:463px;letter-spacing:-0.23px;}
#t1g_77{left:110px;bottom:412px;letter-spacing:-0.22px;word-spacing:2.56px;}
#t1h_77{left:110px;bottom:391px;letter-spacing:-0.16px;word-spacing:3.28px;}
#t1i_77{left:721px;bottom:391px;letter-spacing:-0.39px;word-spacing:3.74px;}
#t1j_77{left:110px;bottom:371px;letter-spacing:-0.16px;word-spacing:4.08px;}
#t1k_77{left:480px;bottom:371px;letter-spacing:-0.18px;word-spacing:4.21px;}
#t1l_77{left:110px;bottom:350px;letter-spacing:-0.16px;word-spacing:1.9px;}
#t1m_77{left:559px;bottom:350px;letter-spacing:-0.18px;}
#t1n_77{left:603px;bottom:350px;}
#t1o_77{left:614px;bottom:350px;letter-spacing:-0.18px;}
#t1p_77{left:649px;bottom:350px;letter-spacing:-0.15px;word-spacing:2.02px;}
#t1q_77{left:692px;bottom:350px;letter-spacing:-0.18px;}
#t1r_77{left:760px;bottom:350px;letter-spacing:-0.2px;}
#t1s_77{left:110px;bottom:329px;letter-spacing:-0.2px;word-spacing:1.39px;}
#t1t_77{left:152px;bottom:285px;letter-spacing:0.01px;word-spacing:2.61px;}
#t1u_77{left:152px;bottom:267px;letter-spacing:0.09px;}
#t1v_77{left:110px;bottom:230px;letter-spacing:-0.17px;word-spacing:0.65px;}
#t1w_77{left:595px;bottom:230px;letter-spacing:-0.18px;}
#t1x_77{left:643px;bottom:230px;letter-spacing:-0.22px;word-spacing:0.75px;}
#t1y_77{left:110px;bottom:209px;letter-spacing:-0.16px;word-spacing:1.26px;}
#t1z_77{left:110px;bottom:189px;letter-spacing:-0.18px;word-spacing:1.36px;}
#t20_77{left:110px;bottom:168px;letter-spacing:-0.19px;word-spacing:2.18px;}
#t21_77{left:110px;bottom:147px;letter-spacing:-0.19px;word-spacing:1.92px;}
#t22_77{left:110px;bottom:126px;letter-spacing:-0.18px;word-spacing:1.63px;}
#t23_77{left:110px;bottom:106px;letter-spacing:-0.19px;word-spacing:1.48px;}
#t24_77{left:459px;bottom:67px;letter-spacing:-0.17px;}

.s1_77{font-size:32px;font-family:CMBX12_26j;color:#000;}
.s2_77{font-size:38px;font-family:CMBX12_26j;color:#000;}
.s3_77{font-size:17px;font-family:CMR10_270;color:#000;}
.s4_77{font-size:17px;font-family:CMSY10_27j;color:#000;}
.s5_77{font-size:17px;font-family:CMTT10_27z;color:#000;}
.s6_77{font-size:22px;font-family:CMBX12_26j;color:#000;}
.s7_77{font-size:12px;font-family:CMR8_278;color:#000;}
.s8_77{font-size:15px;font-family:CMTI10_27t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts77" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMR8_278;
	src: url("fonts/CMR8_278.woff") format("woff");
}

@font-face {
	font-family: CMSY10_27j;
	src: url("fonts/CMSY10_27j.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg77Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg77" style="-webkit-user-select: none;"><object width="935" height="1210" data="77/77.svg" type="image/svg+xml" id="pdf77" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_77" class="t s1_77">Chapter 10 </span>
<span id="t2_77" class="t s2_77">Counters </span>
<span id="t3_77" class="t s3_77">RISC-V ISAs provide a set of up to 32</span><span id="t4_77" class="t s4_77">×</span><span id="t5_77" class="t s3_77">64-bit performance counters and timers that are accessible </span>
<span id="t6_77" class="t s3_77">via unprivileged XLEN read-only CSR registers </span><span id="t7_77" class="t s5_77">0xC00</span><span id="t8_77" class="t s3_77">–</span><span id="t9_77" class="t s5_77">0xC1F </span><span id="ta_77" class="t s3_77">(with the upper 32 bits accessed via </span>
<span id="tb_77" class="t s3_77">CSR registers </span><span id="tc_77" class="t s5_77">0xC80</span><span id="td_77" class="t s3_77">–</span><span id="te_77" class="t s5_77">0xC9F </span><span id="tf_77" class="t s3_77" data-mappings='[[14,"fi"]]'>on RV32). The ﬁrst three of these (CYCLE, TIME, and INSTRET) </span>
<span id="tg_77" class="t s3_77">have dedicated functions (cycle count, real-time clock, and instructions-retired respectively), while </span>
<span id="th_77" class="t s3_77">the remaining counters, if implemented, provide programmable event counting. </span>
<span id="ti_77" class="t s6_77">10.1 </span><span id="tj_77" class="t s6_77">Base Counters and Timers </span>
<span id="tk_77" class="t s7_77">31 </span><span id="tl_77" class="t s7_77">20 19 </span><span id="tm_77" class="t s7_77">15 14 </span><span id="tn_77" class="t s7_77">12 </span><span id="to_77" class="t s7_77">11 </span><span id="tp_77" class="t s7_77">76 </span><span id="tq_77" class="t s7_77">0 </span>
<span id="tr_77" class="t s3_77">csr </span><span id="ts_77" class="t s3_77">rs1 </span><span id="tt_77" class="t s3_77">funct3 </span><span id="tu_77" class="t s3_77">rd </span><span id="tv_77" class="t s3_77">opcode </span>
<span id="tw_77" class="t s3_77">12 </span><span id="tx_77" class="t s3_77">5 </span><span id="ty_77" class="t s3_77">3 </span><span id="tz_77" class="t s3_77">5 </span><span id="t10_77" class="t s3_77">7 </span>
<span id="t11_77" class="t s3_77">RDCYCLE[H] </span><span id="t12_77" class="t s3_77">0 </span><span id="t13_77" class="t s3_77">CSRRS </span><span id="t14_77" class="t s3_77">dest </span><span id="t15_77" class="t s3_77">SYSTEM </span>
<span id="t16_77" class="t s3_77">RDTIME[H] </span><span id="t17_77" class="t s3_77">0 </span><span id="t18_77" class="t s3_77">CSRRS </span><span id="t19_77" class="t s3_77">dest </span><span id="t1a_77" class="t s3_77">SYSTEM </span>
<span id="t1b_77" class="t s3_77">RDINSTRET[H] </span><span id="t1c_77" class="t s3_77">0 </span><span id="t1d_77" class="t s3_77">CSRRS </span><span id="t1e_77" class="t s3_77">dest </span><span id="t1f_77" class="t s3_77">SYSTEM </span>
<span id="t1g_77" class="t s3_77">RV32I provides a number of 64-bit read-only user-level counters, which are mapped into the 12- </span>
<span id="t1h_77" class="t s3_77">bit CSR address space and accessed in 32-bit pieces using CSRRS instructions. </span><span id="t1i_77" class="t s3_77">In RV64I, the </span>
<span id="t1j_77" class="t s3_77">CSR instructions can manipulate 64-bit CSRs. </span><span id="t1k_77" class="t s3_77">In particular, the RDCYCLE, RDTIME, and </span>
<span id="t1l_77" class="t s3_77">RDINSTRET pseudoinstructions read the full 64 bits of the </span><span id="t1m_77" class="t s5_77">cycle</span><span id="t1n_77" class="t s3_77">, </span><span id="t1o_77" class="t s5_77">time</span><span id="t1p_77" class="t s3_77">, and </span><span id="t1q_77" class="t s5_77">instret </span><span id="t1r_77" class="t s3_77">counters. </span>
<span id="t1s_77" class="t s3_77">Hence, the RDCYCLEH, RDTIMEH, and RDINSTRETH instructions are not required in RV64I. </span>
<span id="t1t_77" class="t s8_77">Some execution environments might prohibit access to counters to impede timing side-channel </span>
<span id="t1u_77" class="t s8_77">attacks. </span>
<span id="t1v_77" class="t s3_77">The RDCYCLE pseudoinstruction reads the low XLEN bits of the </span><span id="t1w_77" class="t s5_77">cycle </span><span id="t1x_77" class="t s3_77">CSR which holds a count </span>
<span id="t1y_77" class="t s3_77">of the number of clock cycles executed by the processor core on which the hart is running from an </span>
<span id="t1z_77" class="t s3_77">arbitrary start time in the past. RDCYCLEH is an RV32I instruction that reads bits 63–32 of the </span>
<span id="t20_77" class="t s3_77" data-mappings='[[67,"fl"]]'>same cycle counter. The underlying 64-bit counter should never overﬂow in practice. The rate at </span>
<span id="t21_77" class="t s3_77">which the cycle counter advances will depend on the implementation and operating environment. </span>
<span id="t22_77" class="t s3_77">The execution environment should provide a means to determine the current rate (cycles/second) </span>
<span id="t23_77" class="t s3_77">at which the cycle counter is incrementing. </span>
<span id="t24_77" class="t s3_77">59 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
