FREQUENCY NET "clock_c" 25.000000 MHz ;
FREQUENCY PORT "clock" 25.000000 MHz ;
RVL_ALIAS "clock" "clock"; 
RVL_ALIAS "clock" "clock"; 
RVL_ALIAS "clock" "clock"; 
RVL_ALIAS "clock" "clock"; 
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
BANK 0 VCCIO 3.3 V;
BANK 1 VCCIO 3.3 V;
BANK 2 VCCIO 1.8 V;
BANK 3 VCCIO 3.3 V;
BANK 4 VCCIO 3.3 V;
BANK 5 VCCIO 3.3 V;
VOLTAGE 2.375 V;
BLOCK JTAGPATHS ;
