digraph G {
ranksep="1.3";
subgraph cluster_root {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="root \n: Root";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;full_system&#61;true&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000";
subgraph cluster_system {
color="#000000";
fillcolor="#e4e7eb";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="system \n: LinuxArmSystem";
shape=Mrecord;
style="rounded, filled";
tooltip="atags_addr&#61;134217728&#10;boot_loader&#61;/users/hadi/gem5/binaries/boot_emm.arm&#10;boot_osflags&#61;earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=2048MB root=/dev/sda1&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;dtb_filename&#61;/home/hadi/apps/ece511/gem5/binaries/vexpress.aarch32.ll_20131205.0-gem5.4cpu.dtb&#10;early_kernel_symbols&#61;false&#10;enable_context_switch_stats_dump&#61;false&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;flags_addr&#61;469827632&#10;gic_cpu_addr&#61;738205696&#10;have_large_asid_64&#61;false&#10;have_lpae&#61;true&#10;have_security&#61;false&#10;have_virtualization&#61;false&#10;highest_el_is_64&#61;false&#10;init_param&#61;0&#10;kernel&#61;/home/hadi/apps/ece511/gem5/binaries/vmlinux.aarch32.ll_20131205.0-gem5&#10;kernel_addr_check&#61;true&#10;load_addr_mask&#61;268435455&#10;load_offset&#61;2147483648&#10;machine_type&#61;VExpress_EMM&#10;mem_mode&#61;atomic&#10;mem_ranges&#61;2147483648:4294967295:0:0:0:0&#10;memories&#61;system.mem_ctrls system.realview.nvmem system.realview.vram&#10;mmap_using_noreserve&#61;false&#10;multi_proc&#61;true&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;panic_on_oops&#61;false&#10;panic_on_panic&#61;false&#10;phys_addr_range_64&#61;40&#10;power_model&#61;Null&#10;readfile&#61;/home/hadi/apps/ece511/gem5/mcf.rcS&#10;reset_addr_64&#61;0&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;-1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;-1";
system_system_port [color="#000000", fillcolor="#b6b8bc", fontcolor="#000000", fontname=Arial, fontsize=14, label=system_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_tol2bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tol2bus \n: L2XBar";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;power_model&#61;Null&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32";
system_tol2bus_master [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=master, shape=Mrecord, style="rounded, filled"];
system_tol2bus_slave [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=slave, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_tol2bus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;lookup_latency&#61;0&#10;max_capacity&#61;8388608&#10;system&#61;system";
}

}

subgraph cluster_system_bridge {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="bridge \n: Bridge";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;delay&#61;50000&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;ranges&#61;788529152:805306367:0:0:0:0 721420288:725614591:0:0:0:0 805306368:1073741823:0:0:0:0 1073741824:1610612735:0:0:0:0 402653184:469762047:0:0:0:0 469762048:536870911:0:0:0:0&#10;req_size&#61;16&#10;resp_size&#61;16";
system_bridge_master [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=master, shape=Mrecord, style="rounded, filled"];
system_bridge_slave [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=slave, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_voltage_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;voltage&#61;1.000000";
}

subgraph cluster_system_vncserver {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="vncserver \n: VncServer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;frame_capture&#61;false&#10;number&#61;0&#10;port&#61;5900";
}

subgraph cluster_system_membus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membus \n: MemBus";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;power_model&#61;Null&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16";
system_membus_default [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=default, shape=Mrecord, style="rounded, filled"];
system_membus_master [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=master, shape=Mrecord, style="rounded, filled"];
system_membus_slave [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=slave, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_membus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;lookup_latency&#61;1&#10;max_capacity&#61;8388608&#10;system&#61;system";
}

subgraph cluster_system_membus_badaddr_responder {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="badaddr_responder \n: BadAddr";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;fake_mem&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;0&#10;pio_latency&#61;100000&#10;pio_size&#61;8&#10;power_model&#61;Null&#10;ret_bad_addr&#61;true&#10;ret_data16&#61;65535&#10;ret_data32&#61;4294967295&#10;ret_data64&#61;18446744073709551615&#10;ret_data8&#61;255&#10;system&#61;system&#10;update_data&#61;false&#10;warn_access&#61;warn";
system_membus_badaddr_responder_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_switch_cpus0 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="switch_cpus0 \n: DerivO3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.switch_cpus0.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;0&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;8&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;8&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.switch_cpus0.dstage2_mmu&#10;dtb&#61;system.switch_cpus0.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;8&#10;forwardComSize&#61;5&#10;fuPool&#61;system.switch_cpus0.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;&#10;isa&#61;system.switch_cpus0.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;8&#10;istage2_mmu&#61;system.switch_cpus0.istage2_mmu&#10;itb&#61;system.switch_cpus0.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;true&#10;system&#61;system&#10;tracer&#61;system.switch_cpus0.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;";
subgraph cluster_system_switch_cpus0_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: DefaultFUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;system.switch_cpus0.fuPool.FUList0 system.switch_cpus0.fuPool.FUList1 system.switch_cpus0.fuPool.FUList2 system.switch_cpus0.fuPool.FUList3 system.switch_cpus0.fuPool.FUList4 system.switch_cpus0.fuPool.FUList5 system.switch_cpus0.fuPool.FUList6 system.switch_cpus0.fuPool.FUList7 system.switch_cpus0.fuPool.FUList8&#10;eventq_index&#61;0";
subgraph cluster_system_switch_cpus0_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;6&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus0.fuPool.FUList0.opList";
subgraph cluster_system_switch_cpus0_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus0_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus0.fuPool.FUList1.opList0 system.switch_cpus0.fuPool.FUList1.opList1";
subgraph cluster_system_switch_cpus0_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntMult&#10;opLat&#61;3&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntDiv&#10;opLat&#61;20&#10;pipelined&#61;false";
}

}

subgraph cluster_system_switch_cpus0_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: FP_ALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus0.fuPool.FUList2.opList0 system.switch_cpus0.fuPool.FUList2.opList1 system.switch_cpus0.fuPool.FUList2.opList2";
subgraph cluster_system_switch_cpus0_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatAdd&#10;opLat&#61;2&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatCmp&#10;opLat&#61;2&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList2_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatCvt&#10;opLat&#61;2&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus0_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: FP_MultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus0.fuPool.FUList3.opList0 system.switch_cpus0.fuPool.FUList3.opList1 system.switch_cpus0.fuPool.FUList3.opList2";
subgraph cluster_system_switch_cpus0_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatMult&#10;opLat&#61;4&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatDiv&#10;opLat&#61;12&#10;pipelined&#61;false";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList3_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatSqrt&#10;opLat&#61;24&#10;pipelined&#61;false";
}

}

subgraph cluster_system_switch_cpus0_fuPool_FUList4 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList4 \n: ReadPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus0.fuPool.FUList4.opList";
subgraph cluster_system_switch_cpus0_fuPool_FUList4_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus0_fuPool_FUList5 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList5 \n: SIMD_Unit";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus0.fuPool.FUList5.opList00 system.switch_cpus0.fuPool.FUList5.opList01 system.switch_cpus0.fuPool.FUList5.opList02 system.switch_cpus0.fuPool.FUList5.opList03 system.switch_cpus0.fuPool.FUList5.opList04 system.switch_cpus0.fuPool.FUList5.opList05 system.switch_cpus0.fuPool.FUList5.opList06 system.switch_cpus0.fuPool.FUList5.opList07 system.switch_cpus0.fuPool.FUList5.opList08 system.switch_cpus0.fuPool.FUList5.opList09 system.switch_cpus0.fuPool.FUList5.opList10 system.switch_cpus0.fuPool.FUList5.opList11 system.switch_cpus0.fuPool.FUList5.opList12 system.switch_cpus0.fuPool.FUList5.opList13 system.switch_cpus0.fuPool.FUList5.opList14 system.switch_cpus0.fuPool.FUList5.opList15 system.switch_cpus0.fuPool.FUList5.opList16 system.switch_cpus0.fuPool.FUList5.opList17 system.switch_cpus0.fuPool.FUList5.opList18 system.switch_cpus0.fuPool.FUList5.opList19";
subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdAdd&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdAddAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdCmp&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdCvt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdMisc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdMult&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdMultAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdShift&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdShiftAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdSqrt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatAdd&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatCmp&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatCvt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList15 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatDiv&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList16 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatMisc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList17 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatMult&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList18 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatMultAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList5_opList19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList19 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatSqrt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus0_fuPool_FUList6 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList6 \n: WritePort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus0.fuPool.FUList6.opList";
subgraph cluster_system_switch_cpus0_fuPool_FUList6_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus0_fuPool_FUList7 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList7 \n: RdWrPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus0.fuPool.FUList7.opList0 system.switch_cpus0.fuPool.FUList7.opList1";
subgraph cluster_system_switch_cpus0_fuPool_FUList7_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus0_fuPool_FUList7_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus0_fuPool_FUList8 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList8 \n: IprPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus0.fuPool.FUList8.opList";
subgraph cluster_system_switch_cpus0_fuPool_FUList8_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IprAccess&#10;opLat&#61;3&#10;pipelined&#61;false";
}

}

}

subgraph cluster_system_switch_cpus0_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.switch_cpus0.dtb.walker";
subgraph cluster_system_switch_cpus0_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

subgraph cluster_system_switch_cpus0_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.switch_cpus0.itb.walker";
subgraph cluster_system_switch_cpus0_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

subgraph cluster_system_switch_cpus0_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.switch_cpus0.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.switch_cpus0.itb";
subgraph cluster_system_switch_cpus0_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.switch_cpus0.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_switch_cpus0_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_switch_cpus0_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.switch_cpus0.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.switch_cpus0.dtb";
subgraph cluster_system_switch_cpus0_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.switch_cpus0.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_switch_cpus0_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_switch_cpus0_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;BTBTagSize&#61;16&#10;RASSize&#61;16&#10;choiceCtrBits&#61;2&#10;choicePredictorSize&#61;8192&#10;eventq_index&#61;0&#10;globalCtrBits&#61;2&#10;globalPredictorSize&#61;8192&#10;indirectHashGHR&#61;true&#10;indirectHashTargets&#61;true&#10;indirectPathLength&#61;3&#10;indirectSets&#61;256&#10;indirectTagSize&#61;16&#10;indirectWays&#61;2&#10;instShiftAmt&#61;2&#10;localCtrBits&#61;2&#10;localHistoryTableSize&#61;2048&#10;localPredictorSize&#61;2048&#10;numThreads&#61;1&#10;useIndirect&#61;true";
}

subgraph cluster_system_switch_cpus0_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_aa64pfr0_el1&#61;34&#10;id_aa64pfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;id_pfr0&#61;49&#10;id_pfr1&#61;4113&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_switch_cpus0_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_switch_cpus1 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="switch_cpus1 \n: DerivO3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.switch_cpus1.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;8&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;8&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.switch_cpus1.dstage2_mmu&#10;dtb&#61;system.switch_cpus1.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;8&#10;forwardComSize&#61;5&#10;fuPool&#61;system.switch_cpus1.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;&#10;isa&#61;system.switch_cpus1.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;8&#10;istage2_mmu&#61;system.switch_cpus1.istage2_mmu&#10;itb&#61;system.switch_cpus1.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;true&#10;system&#61;system&#10;tracer&#61;system.switch_cpus1.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;";
subgraph cluster_system_switch_cpus1_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: DefaultFUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;system.switch_cpus1.fuPool.FUList0 system.switch_cpus1.fuPool.FUList1 system.switch_cpus1.fuPool.FUList2 system.switch_cpus1.fuPool.FUList3 system.switch_cpus1.fuPool.FUList4 system.switch_cpus1.fuPool.FUList5 system.switch_cpus1.fuPool.FUList6 system.switch_cpus1.fuPool.FUList7 system.switch_cpus1.fuPool.FUList8&#10;eventq_index&#61;0";
subgraph cluster_system_switch_cpus1_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;6&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus1.fuPool.FUList0.opList";
subgraph cluster_system_switch_cpus1_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus1_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus1.fuPool.FUList1.opList0 system.switch_cpus1.fuPool.FUList1.opList1";
subgraph cluster_system_switch_cpus1_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntMult&#10;opLat&#61;3&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntDiv&#10;opLat&#61;20&#10;pipelined&#61;false";
}

}

subgraph cluster_system_switch_cpus1_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: FP_ALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus1.fuPool.FUList2.opList0 system.switch_cpus1.fuPool.FUList2.opList1 system.switch_cpus1.fuPool.FUList2.opList2";
subgraph cluster_system_switch_cpus1_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatAdd&#10;opLat&#61;2&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatCmp&#10;opLat&#61;2&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList2_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatCvt&#10;opLat&#61;2&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus1_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: FP_MultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus1.fuPool.FUList3.opList0 system.switch_cpus1.fuPool.FUList3.opList1 system.switch_cpus1.fuPool.FUList3.opList2";
subgraph cluster_system_switch_cpus1_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatMult&#10;opLat&#61;4&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatDiv&#10;opLat&#61;12&#10;pipelined&#61;false";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList3_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatSqrt&#10;opLat&#61;24&#10;pipelined&#61;false";
}

}

subgraph cluster_system_switch_cpus1_fuPool_FUList4 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList4 \n: ReadPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus1.fuPool.FUList4.opList";
subgraph cluster_system_switch_cpus1_fuPool_FUList4_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus1_fuPool_FUList5 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList5 \n: SIMD_Unit";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus1.fuPool.FUList5.opList00 system.switch_cpus1.fuPool.FUList5.opList01 system.switch_cpus1.fuPool.FUList5.opList02 system.switch_cpus1.fuPool.FUList5.opList03 system.switch_cpus1.fuPool.FUList5.opList04 system.switch_cpus1.fuPool.FUList5.opList05 system.switch_cpus1.fuPool.FUList5.opList06 system.switch_cpus1.fuPool.FUList5.opList07 system.switch_cpus1.fuPool.FUList5.opList08 system.switch_cpus1.fuPool.FUList5.opList09 system.switch_cpus1.fuPool.FUList5.opList10 system.switch_cpus1.fuPool.FUList5.opList11 system.switch_cpus1.fuPool.FUList5.opList12 system.switch_cpus1.fuPool.FUList5.opList13 system.switch_cpus1.fuPool.FUList5.opList14 system.switch_cpus1.fuPool.FUList5.opList15 system.switch_cpus1.fuPool.FUList5.opList16 system.switch_cpus1.fuPool.FUList5.opList17 system.switch_cpus1.fuPool.FUList5.opList18 system.switch_cpus1.fuPool.FUList5.opList19";
subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdAdd&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdAddAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdCmp&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdCvt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdMisc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdMult&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdMultAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdShift&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdShiftAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdSqrt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatAdd&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatCmp&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatCvt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList15 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatDiv&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList16 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatMisc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList17 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatMult&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList18 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatMultAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList5_opList19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList19 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatSqrt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus1_fuPool_FUList6 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList6 \n: WritePort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus1.fuPool.FUList6.opList";
subgraph cluster_system_switch_cpus1_fuPool_FUList6_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus1_fuPool_FUList7 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList7 \n: RdWrPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus1.fuPool.FUList7.opList0 system.switch_cpus1.fuPool.FUList7.opList1";
subgraph cluster_system_switch_cpus1_fuPool_FUList7_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus1_fuPool_FUList7_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus1_fuPool_FUList8 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList8 \n: IprPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus1.fuPool.FUList8.opList";
subgraph cluster_system_switch_cpus1_fuPool_FUList8_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IprAccess&#10;opLat&#61;3&#10;pipelined&#61;false";
}

}

}

subgraph cluster_system_switch_cpus1_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.switch_cpus1.dtb.walker";
subgraph cluster_system_switch_cpus1_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

subgraph cluster_system_switch_cpus1_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.switch_cpus1.itb.walker";
subgraph cluster_system_switch_cpus1_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

subgraph cluster_system_switch_cpus1_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.switch_cpus1.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.switch_cpus1.itb";
subgraph cluster_system_switch_cpus1_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.switch_cpus1.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_switch_cpus1_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_switch_cpus1_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.switch_cpus1.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.switch_cpus1.dtb";
subgraph cluster_system_switch_cpus1_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.switch_cpus1.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_switch_cpus1_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_switch_cpus1_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;BTBTagSize&#61;16&#10;RASSize&#61;16&#10;choiceCtrBits&#61;2&#10;choicePredictorSize&#61;8192&#10;eventq_index&#61;0&#10;globalCtrBits&#61;2&#10;globalPredictorSize&#61;8192&#10;indirectHashGHR&#61;true&#10;indirectHashTargets&#61;true&#10;indirectPathLength&#61;3&#10;indirectSets&#61;256&#10;indirectTagSize&#61;16&#10;indirectWays&#61;2&#10;instShiftAmt&#61;2&#10;localCtrBits&#61;2&#10;localHistoryTableSize&#61;2048&#10;localPredictorSize&#61;2048&#10;numThreads&#61;1&#10;useIndirect&#61;true";
}

subgraph cluster_system_switch_cpus1_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_aa64pfr0_el1&#61;34&#10;id_aa64pfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;id_pfr0&#61;49&#10;id_pfr1&#61;4113&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_switch_cpus1_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_switch_cpus2 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="switch_cpus2 \n: DerivO3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.switch_cpus2.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;2&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;8&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;8&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.switch_cpus2.dstage2_mmu&#10;dtb&#61;system.switch_cpus2.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;8&#10;forwardComSize&#61;5&#10;fuPool&#61;system.switch_cpus2.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;&#10;isa&#61;system.switch_cpus2.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;8&#10;istage2_mmu&#61;system.switch_cpus2.istage2_mmu&#10;itb&#61;system.switch_cpus2.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;true&#10;system&#61;system&#10;tracer&#61;system.switch_cpus2.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;";
subgraph cluster_system_switch_cpus2_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: DefaultFUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;system.switch_cpus2.fuPool.FUList0 system.switch_cpus2.fuPool.FUList1 system.switch_cpus2.fuPool.FUList2 system.switch_cpus2.fuPool.FUList3 system.switch_cpus2.fuPool.FUList4 system.switch_cpus2.fuPool.FUList5 system.switch_cpus2.fuPool.FUList6 system.switch_cpus2.fuPool.FUList7 system.switch_cpus2.fuPool.FUList8&#10;eventq_index&#61;0";
subgraph cluster_system_switch_cpus2_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;6&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus2.fuPool.FUList0.opList";
subgraph cluster_system_switch_cpus2_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus2_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus2.fuPool.FUList1.opList0 system.switch_cpus2.fuPool.FUList1.opList1";
subgraph cluster_system_switch_cpus2_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntMult&#10;opLat&#61;3&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntDiv&#10;opLat&#61;20&#10;pipelined&#61;false";
}

}

subgraph cluster_system_switch_cpus2_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: FP_ALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus2.fuPool.FUList2.opList0 system.switch_cpus2.fuPool.FUList2.opList1 system.switch_cpus2.fuPool.FUList2.opList2";
subgraph cluster_system_switch_cpus2_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatAdd&#10;opLat&#61;2&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatCmp&#10;opLat&#61;2&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList2_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatCvt&#10;opLat&#61;2&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus2_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: FP_MultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus2.fuPool.FUList3.opList0 system.switch_cpus2.fuPool.FUList3.opList1 system.switch_cpus2.fuPool.FUList3.opList2";
subgraph cluster_system_switch_cpus2_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatMult&#10;opLat&#61;4&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatDiv&#10;opLat&#61;12&#10;pipelined&#61;false";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList3_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatSqrt&#10;opLat&#61;24&#10;pipelined&#61;false";
}

}

subgraph cluster_system_switch_cpus2_fuPool_FUList4 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList4 \n: ReadPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus2.fuPool.FUList4.opList";
subgraph cluster_system_switch_cpus2_fuPool_FUList4_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus2_fuPool_FUList5 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList5 \n: SIMD_Unit";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus2.fuPool.FUList5.opList00 system.switch_cpus2.fuPool.FUList5.opList01 system.switch_cpus2.fuPool.FUList5.opList02 system.switch_cpus2.fuPool.FUList5.opList03 system.switch_cpus2.fuPool.FUList5.opList04 system.switch_cpus2.fuPool.FUList5.opList05 system.switch_cpus2.fuPool.FUList5.opList06 system.switch_cpus2.fuPool.FUList5.opList07 system.switch_cpus2.fuPool.FUList5.opList08 system.switch_cpus2.fuPool.FUList5.opList09 system.switch_cpus2.fuPool.FUList5.opList10 system.switch_cpus2.fuPool.FUList5.opList11 system.switch_cpus2.fuPool.FUList5.opList12 system.switch_cpus2.fuPool.FUList5.opList13 system.switch_cpus2.fuPool.FUList5.opList14 system.switch_cpus2.fuPool.FUList5.opList15 system.switch_cpus2.fuPool.FUList5.opList16 system.switch_cpus2.fuPool.FUList5.opList17 system.switch_cpus2.fuPool.FUList5.opList18 system.switch_cpus2.fuPool.FUList5.opList19";
subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdAdd&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdAddAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdCmp&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdCvt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdMisc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdMult&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdMultAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdShift&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdShiftAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdSqrt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatAdd&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatCmp&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatCvt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList15 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatDiv&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList16 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatMisc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList17 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatMult&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList18 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatMultAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList5_opList19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList19 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatSqrt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus2_fuPool_FUList6 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList6 \n: WritePort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus2.fuPool.FUList6.opList";
subgraph cluster_system_switch_cpus2_fuPool_FUList6_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus2_fuPool_FUList7 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList7 \n: RdWrPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus2.fuPool.FUList7.opList0 system.switch_cpus2.fuPool.FUList7.opList1";
subgraph cluster_system_switch_cpus2_fuPool_FUList7_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus2_fuPool_FUList7_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus2_fuPool_FUList8 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList8 \n: IprPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus2.fuPool.FUList8.opList";
subgraph cluster_system_switch_cpus2_fuPool_FUList8_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IprAccess&#10;opLat&#61;3&#10;pipelined&#61;false";
}

}

}

subgraph cluster_system_switch_cpus2_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.switch_cpus2.dtb.walker";
subgraph cluster_system_switch_cpus2_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

subgraph cluster_system_switch_cpus2_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.switch_cpus2.itb.walker";
subgraph cluster_system_switch_cpus2_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

subgraph cluster_system_switch_cpus2_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.switch_cpus2.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.switch_cpus2.itb";
subgraph cluster_system_switch_cpus2_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.switch_cpus2.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_switch_cpus2_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_switch_cpus2_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.switch_cpus2.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.switch_cpus2.dtb";
subgraph cluster_system_switch_cpus2_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.switch_cpus2.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_switch_cpus2_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_switch_cpus2_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;BTBTagSize&#61;16&#10;RASSize&#61;16&#10;choiceCtrBits&#61;2&#10;choicePredictorSize&#61;8192&#10;eventq_index&#61;0&#10;globalCtrBits&#61;2&#10;globalPredictorSize&#61;8192&#10;indirectHashGHR&#61;true&#10;indirectHashTargets&#61;true&#10;indirectPathLength&#61;3&#10;indirectSets&#61;256&#10;indirectTagSize&#61;16&#10;indirectWays&#61;2&#10;instShiftAmt&#61;2&#10;localCtrBits&#61;2&#10;localHistoryTableSize&#61;2048&#10;localPredictorSize&#61;2048&#10;numThreads&#61;1&#10;useIndirect&#61;true";
}

subgraph cluster_system_switch_cpus2_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_aa64pfr0_el1&#61;34&#10;id_aa64pfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;id_pfr0&#61;49&#10;id_pfr1&#61;4113&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_switch_cpus2_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_switch_cpus3 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="switch_cpus3 \n: DerivO3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.switch_cpus3.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;3&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;8&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;8&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.switch_cpus3.dstage2_mmu&#10;dtb&#61;system.switch_cpus3.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;8&#10;forwardComSize&#61;5&#10;fuPool&#61;system.switch_cpus3.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;&#10;isa&#61;system.switch_cpus3.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;8&#10;istage2_mmu&#61;system.switch_cpus3.istage2_mmu&#10;itb&#61;system.switch_cpus3.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;true&#10;system&#61;system&#10;tracer&#61;system.switch_cpus3.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;";
subgraph cluster_system_switch_cpus3_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: DefaultFUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;system.switch_cpus3.fuPool.FUList0 system.switch_cpus3.fuPool.FUList1 system.switch_cpus3.fuPool.FUList2 system.switch_cpus3.fuPool.FUList3 system.switch_cpus3.fuPool.FUList4 system.switch_cpus3.fuPool.FUList5 system.switch_cpus3.fuPool.FUList6 system.switch_cpus3.fuPool.FUList7 system.switch_cpus3.fuPool.FUList8&#10;eventq_index&#61;0";
subgraph cluster_system_switch_cpus3_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;6&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus3.fuPool.FUList0.opList";
subgraph cluster_system_switch_cpus3_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus3_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus3.fuPool.FUList1.opList0 system.switch_cpus3.fuPool.FUList1.opList1";
subgraph cluster_system_switch_cpus3_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntMult&#10;opLat&#61;3&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IntDiv&#10;opLat&#61;20&#10;pipelined&#61;false";
}

}

subgraph cluster_system_switch_cpus3_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: FP_ALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus3.fuPool.FUList2.opList0 system.switch_cpus3.fuPool.FUList2.opList1 system.switch_cpus3.fuPool.FUList2.opList2";
subgraph cluster_system_switch_cpus3_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatAdd&#10;opLat&#61;2&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatCmp&#10;opLat&#61;2&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList2_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatCvt&#10;opLat&#61;2&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus3_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: FP_MultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus3.fuPool.FUList3.opList0 system.switch_cpus3.fuPool.FUList3.opList1 system.switch_cpus3.fuPool.FUList3.opList2";
subgraph cluster_system_switch_cpus3_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatMult&#10;opLat&#61;4&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatDiv&#10;opLat&#61;12&#10;pipelined&#61;false";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList3_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;FloatSqrt&#10;opLat&#61;24&#10;pipelined&#61;false";
}

}

subgraph cluster_system_switch_cpus3_fuPool_FUList4 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList4 \n: ReadPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus3.fuPool.FUList4.opList";
subgraph cluster_system_switch_cpus3_fuPool_FUList4_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus3_fuPool_FUList5 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList5 \n: SIMD_Unit";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus3.fuPool.FUList5.opList00 system.switch_cpus3.fuPool.FUList5.opList01 system.switch_cpus3.fuPool.FUList5.opList02 system.switch_cpus3.fuPool.FUList5.opList03 system.switch_cpus3.fuPool.FUList5.opList04 system.switch_cpus3.fuPool.FUList5.opList05 system.switch_cpus3.fuPool.FUList5.opList06 system.switch_cpus3.fuPool.FUList5.opList07 system.switch_cpus3.fuPool.FUList5.opList08 system.switch_cpus3.fuPool.FUList5.opList09 system.switch_cpus3.fuPool.FUList5.opList10 system.switch_cpus3.fuPool.FUList5.opList11 system.switch_cpus3.fuPool.FUList5.opList12 system.switch_cpus3.fuPool.FUList5.opList13 system.switch_cpus3.fuPool.FUList5.opList14 system.switch_cpus3.fuPool.FUList5.opList15 system.switch_cpus3.fuPool.FUList5.opList16 system.switch_cpus3.fuPool.FUList5.opList17 system.switch_cpus3.fuPool.FUList5.opList18 system.switch_cpus3.fuPool.FUList5.opList19";
subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdAdd&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdAddAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdCmp&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdCvt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdMisc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdMult&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdMultAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdShift&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdShiftAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdSqrt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatAdd&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatAlu&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatCmp&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatCvt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList15 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatDiv&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList16 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatMisc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList17 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatMult&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList18 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatMultAcc&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList5_opList19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList19 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;SimdFloatSqrt&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus3_fuPool_FUList6 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList6 \n: WritePort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus3.fuPool.FUList6.opList";
subgraph cluster_system_switch_cpus3_fuPool_FUList6_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus3_fuPool_FUList7 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList7 \n: RdWrPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus3.fuPool.FUList7.opList0 system.switch_cpus3.fuPool.FUList7.opList1";
subgraph cluster_system_switch_cpus3_fuPool_FUList7_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemRead&#10;opLat&#61;1&#10;pipelined&#61;true";
}

subgraph cluster_system_switch_cpus3_fuPool_FUList7_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;MemWrite&#10;opLat&#61;1&#10;pipelined&#61;true";
}

}

subgraph cluster_system_switch_cpus3_fuPool_FUList8 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList8 \n: IprPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;eventq_index&#61;0&#10;opList&#61;system.switch_cpus3.fuPool.FUList8.opList";
subgraph cluster_system_switch_cpus3_fuPool_FUList8_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;opClass&#61;IprAccess&#10;opLat&#61;3&#10;pipelined&#61;false";
}

}

}

subgraph cluster_system_switch_cpus3_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.switch_cpus3.dtb.walker";
subgraph cluster_system_switch_cpus3_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

subgraph cluster_system_switch_cpus3_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.switch_cpus3.itb.walker";
subgraph cluster_system_switch_cpus3_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

subgraph cluster_system_switch_cpus3_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.switch_cpus3.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.switch_cpus3.itb";
subgraph cluster_system_switch_cpus3_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.switch_cpus3.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_switch_cpus3_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_switch_cpus3_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.switch_cpus3.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.switch_cpus3.dtb";
subgraph cluster_system_switch_cpus3_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.switch_cpus3.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_switch_cpus3_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_switch_cpus3_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;BTBTagSize&#61;16&#10;RASSize&#61;16&#10;choiceCtrBits&#61;2&#10;choicePredictorSize&#61;8192&#10;eventq_index&#61;0&#10;globalCtrBits&#61;2&#10;globalPredictorSize&#61;8192&#10;indirectHashGHR&#61;true&#10;indirectHashTargets&#61;true&#10;indirectPathLength&#61;3&#10;indirectSets&#61;256&#10;indirectTagSize&#61;16&#10;indirectWays&#61;2&#10;instShiftAmt&#61;2&#10;localCtrBits&#61;2&#10;localHistoryTableSize&#61;2048&#10;localPredictorSize&#61;2048&#10;numThreads&#61;1&#10;useIndirect&#61;true";
}

subgraph cluster_system_switch_cpus3_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_aa64pfr0_el1&#61;34&#10;id_aa64pfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;id_pfr0&#61;49&#10;id_pfr1&#61;4113&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_switch_cpus3_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_terminal {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="terminal \n: Terminal";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;intr_control&#61;system.intrctrl&#10;number&#61;0&#10;output&#61;true&#10;port&#61;3456";
}

subgraph cluster_system_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clock&#61;1000&#10;domain_id&#61;-1&#10;eventq_index&#61;0&#10;init_perf_level&#61;0&#10;voltage_domain&#61;system.voltage_domain";
}

subgraph cluster_system_realview {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="realview \n: VExpress_EMM";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;intrctrl&#61;system.intrctrl&#10;system&#61;system";
subgraph cluster_system_realview_hdlcd {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="hdlcd \n: HDLcd";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;1314816&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;enable_capture&#61;true&#10;eventq_index&#61;0&#10;gic&#61;system.realview.gic&#10;int_num&#61;117&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;721420288&#10;pio_latency&#61;10000&#10;pixel_buffer_size&#61;2048&#10;pixel_chunk&#61;32&#10;power_model&#61;Null&#10;pxl_clk&#61;system.realview.dcc.osc_pxl&#10;system&#61;system&#10;vnc&#61;system.vncserver&#10;workaround_dma_line_count&#61;true&#10;workaround_swap_rb&#61;true";
system_realview_hdlcd_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=Mrecord, style="rounded, filled"];
system_realview_hdlcd_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_mmc_fake {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmc_fake \n: AmbaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;0&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;ignore_access&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;470089728&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_mmc_fake_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_rtc {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="rtc \n: PL031";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;3412017&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;gic&#61;system.realview.gic&#10;int_delay&#61;100000&#10;int_num&#61;36&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;471269376&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system&#10;time&#61;Thu Jan  1 00:00:00 2009";
system_realview_rtc_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_watchdog_fake {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="watchdog_fake \n: AmbaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;0&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;ignore_access&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;470745088&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_watchdog_fake_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_vgic {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="vgic \n: VGic";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;gic&#61;system.realview.gic&#10;hv_addr&#61;738213888&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_delay&#61;10000&#10;platform&#61;system.realview&#10;power_model&#61;Null&#10;ppint&#61;25&#10;system&#61;system&#10;vcpu_addr&#61;738222080";
system_realview_vgic_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_local_cpu_timer {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="local_cpu_timer \n: CpuLocalTimer";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;gic&#61;system.realview.gic&#10;int_num_timer&#61;29&#10;int_num_watchdog&#61;30&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;738721792&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_local_cpu_timer_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_realview_io {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="realview_io \n: RealViewCtrl";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;idreg&#61;35979264&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;469827584&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;proc_id0&#61;335544320&#10;proc_id1&#61;335544320&#10;system&#61;system";
system_realview_realview_io_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_l2x0_fake {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2x0_fake \n: IsaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;fake_mem&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;739246080&#10;pio_latency&#61;100000&#10;pio_size&#61;4095&#10;power_model&#61;Null&#10;ret_bad_addr&#61;false&#10;ret_data16&#61;65535&#10;ret_data32&#61;4294967295&#10;ret_data64&#61;18446744073709551615&#10;ret_data8&#61;255&#10;system&#61;system&#10;update_data&#61;false&#10;warn_access&#61;";
system_realview_l2x0_fake_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_usb_fake {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="usb_fake \n: IsaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;fake_mem&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;452984832&#10;pio_latency&#61;100000&#10;pio_size&#61;131071&#10;power_model&#61;Null&#10;ret_bad_addr&#61;false&#10;ret_data16&#61;65535&#10;ret_data32&#61;4294967295&#10;ret_data64&#61;18446744073709551615&#10;ret_data8&#61;255&#10;system&#61;system&#10;update_data&#61;false&#10;warn_access&#61;";
system_realview_usb_fake_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_cf_ctrl {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cf_ctrl \n: IdeController";
shape=Mrecord;
style="rounded, filled";
tooltip="BAR0&#61;471465984&#10;BAR0LegacyIO&#61;true&#10;BAR0Size&#61;256&#10;BAR1&#61;471466240&#10;BAR1LegacyIO&#61;true&#10;BAR1Size&#61;4096&#10;BAR2&#61;1&#10;BAR2LegacyIO&#61;false&#10;BAR2Size&#61;8&#10;BAR3&#61;1&#10;BAR3LegacyIO&#61;false&#10;BAR3Size&#61;4&#10;BAR4&#61;1&#10;BAR4LegacyIO&#61;false&#10;BAR4Size&#61;16&#10;BAR5&#61;1&#10;BAR5LegacyIO&#61;false&#10;BAR5Size&#61;0&#10;BIST&#61;0&#10;CacheLineSize&#61;0&#10;CapabilityPtr&#61;0&#10;CardbusCIS&#61;0&#10;ClassCode&#61;1&#10;Command&#61;1&#10;DeviceID&#61;28945&#10;ExpansionROM&#61;0&#10;HeaderType&#61;0&#10;InterruptLine&#61;31&#10;InterruptPin&#61;1&#10;LatencyTimer&#61;0&#10;LegacyIOBase&#61;0&#10;MSICAPBaseOffset&#61;0&#10;MSICAPCapId&#61;0&#10;MSICAPMaskBits&#61;0&#10;MSICAPMsgAddr&#61;0&#10;MSICAPMsgCtrl&#61;0&#10;MSICAPMsgData&#61;0&#10;MSICAPMsgUpperAddr&#61;0&#10;MSICAPNextCapability&#61;0&#10;MSICAPPendingBits&#61;0&#10;MSIXCAPBaseOffset&#61;0&#10;MSIXCAPCapId&#61;0&#10;MSIXCAPNextCapability&#61;0&#10;MSIXMsgCtrl&#61;0&#10;MSIXPbaOffset&#61;0&#10;MSIXTableOffset&#61;0&#10;MaximumLatency&#61;0&#10;MinimumGrant&#61;0&#10;PMCAPBaseOffset&#61;0&#10;PMCAPCapId&#61;0&#10;PMCAPCapabilities&#61;0&#10;PMCAPCtrlStatus&#61;0&#10;PMCAPNextCapability&#61;0&#10;PXCAPBaseOffset&#61;0&#10;PXCAPCapId&#61;0&#10;PXCAPCapabilities&#61;0&#10;PXCAPDevCap2&#61;0&#10;PXCAPDevCapabilities&#61;0&#10;PXCAPDevCtrl&#61;0&#10;PXCAPDevCtrl2&#61;0&#10;PXCAPDevStatus&#61;0&#10;PXCAPLinkCap&#61;0&#10;PXCAPLinkCtrl&#61;0&#10;PXCAPLinkStatus&#61;0&#10;PXCAPNextCapability&#61;0&#10;ProgIF&#61;133&#10;Revision&#61;0&#10;Status&#61;640&#10;SubClassCode&#61;1&#10;SubsystemID&#61;0&#10;SubsystemVendorID&#61;0&#10;VendorID&#61;32902&#10;clk_domain&#61;system.clk_domain&#10;config_latency&#61;20000&#10;ctrl_offset&#61;2&#10;default_p_state&#61;UNDEFINED&#10;disks&#61;&#10;eventq_index&#61;0&#10;host&#61;system.realview.pci_host&#10;io_shift&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pci_bus&#61;2&#10;pci_dev&#61;0&#10;pci_func&#61;0&#10;pio_latency&#61;30000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_cf_ctrl_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=Mrecord, style="rounded, filled"];
system_realview_cf_ctrl_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_uart3_fake {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="uart3_fake \n: AmbaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;0&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;ignore_access&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;470548480&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_uart3_fake_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_generic_timer {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generic_timer \n: GenericTimer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;gic&#61;system.realview.gic&#10;int_phys&#61;29&#10;int_virt&#61;27&#10;system&#61;system";
}

subgraph cluster_system_realview_gic {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="gic \n: Pl390";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;cpu_addr&#61;738205696&#10;cpu_pio_delay&#61;10000&#10;default_p_state&#61;UNDEFINED&#10;dist_addr&#61;738201600&#10;dist_pio_delay&#61;10000&#10;eventq_index&#61;0&#10;gem5_extensions&#61;false&#10;int_latency&#61;10000&#10;it_lines&#61;128&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;platform&#61;system.realview&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_gic_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_timer1 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="timer1 \n: Sp804";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;1316868&#10;clk_domain&#61;system.clk_domain&#10;clock0&#61;1000000&#10;clock1&#61;1000000&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;gic&#61;system.realview.gic&#10;int_num0&#61;35&#10;int_num1&#61;35&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;470941696&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_timer1_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_timer0 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="timer0 \n: Sp804";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;1316868&#10;clk_domain&#61;system.clk_domain&#10;clock0&#61;1000000&#10;clock1&#61;1000000&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;gic&#61;system.realview.gic&#10;int_num0&#61;34&#10;int_num1&#61;34&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;470876160&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_timer0_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_uart2_fake {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="uart2_fake \n: AmbaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;0&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;ignore_access&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;470482944&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_uart2_fake_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_energy_ctrl {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="energy_ctrl \n: EnergyCtrl";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;dvfs_handler&#61;system.dvfs_handler&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;470286336&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_energy_ctrl_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_pci_host {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pci_host \n: GenericPciHost";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;conf_base&#61;805306368&#10;conf_device_bits&#61;16&#10;conf_size&#61;268435456&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pci_dma_base&#61;0&#10;pci_mem_base&#61;0&#10;pci_pio_base&#61;0&#10;platform&#61;system.realview&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_pci_host_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_lan_fake {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="lan_fake \n: IsaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;fake_mem&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;436207616&#10;pio_latency&#61;100000&#10;pio_size&#61;65535&#10;power_model&#61;Null&#10;ret_bad_addr&#61;false&#10;ret_data16&#61;65535&#10;ret_data32&#61;4294967295&#10;ret_data64&#61;18446744073709551615&#10;ret_data8&#61;255&#10;system&#61;system&#10;update_data&#61;false&#10;warn_access&#61;";
system_realview_lan_fake_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_aaci_fake {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="aaci_fake \n: AmbaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;0&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;ignore_access&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;470024192&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_aaci_fake_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_mcc {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mcc \n: VExpressMCC";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;thermal_domain&#61;Null";
subgraph cluster_system_realview_mcc_osc_clcd {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_clcd \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;device&#61;1&#10;eventq_index&#61;0&#10;freq&#61;42105&#10;parent&#61;system.realview.realview_io&#10;position&#61;0&#10;site&#61;0&#10;voltage_domain&#61;system.voltage_domain";
}

subgraph cluster_system_realview_mcc_osc_peripheral {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_peripheral \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;device&#61;2&#10;eventq_index&#61;0&#10;freq&#61;41667&#10;parent&#61;system.realview.realview_io&#10;position&#61;0&#10;site&#61;0&#10;voltage_domain&#61;system.voltage_domain";
}

subgraph cluster_system_realview_mcc_temp_crtl {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="temp_crtl \n: Temperature";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;device&#61;0&#10;eventq_index&#61;0&#10;parent&#61;system.realview.realview_io&#10;position&#61;0&#10;site&#61;0&#10;system&#61;system";
}

subgraph cluster_system_realview_mcc_osc_mcc {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_mcc \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;device&#61;0&#10;eventq_index&#61;0&#10;freq&#61;20000&#10;parent&#61;system.realview.realview_io&#10;position&#61;0&#10;site&#61;0&#10;voltage_domain&#61;system.voltage_domain";
}

subgraph cluster_system_realview_mcc_osc_system_bus {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_system_bus \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;device&#61;4&#10;eventq_index&#61;0&#10;freq&#61;41667&#10;parent&#61;system.realview.realview_io&#10;position&#61;0&#10;site&#61;0&#10;voltage_domain&#61;system.voltage_domain";
}

}

subgraph cluster_system_realview_dcc {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcc \n: CoreTile2A15DCC";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;thermal_domain&#61;Null";
subgraph cluster_system_realview_dcc_osc_smb {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_smb \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;device&#61;6&#10;eventq_index&#61;0&#10;freq&#61;20000&#10;parent&#61;system.realview.realview_io&#10;position&#61;0&#10;site&#61;1&#10;voltage_domain&#61;system.voltage_domain";
}

subgraph cluster_system_realview_dcc_osc_hsbm {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_hsbm \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;device&#61;4&#10;eventq_index&#61;0&#10;freq&#61;25000&#10;parent&#61;system.realview.realview_io&#10;position&#61;0&#10;site&#61;1&#10;voltage_domain&#61;system.voltage_domain";
}

subgraph cluster_system_realview_dcc_osc_ddr {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_ddr \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;device&#61;8&#10;eventq_index&#61;0&#10;freq&#61;25000&#10;parent&#61;system.realview.realview_io&#10;position&#61;0&#10;site&#61;1&#10;voltage_domain&#61;system.voltage_domain";
}

subgraph cluster_system_realview_dcc_osc_cpu {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_cpu \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;device&#61;0&#10;eventq_index&#61;0&#10;freq&#61;16667&#10;parent&#61;system.realview.realview_io&#10;position&#61;0&#10;site&#61;1&#10;voltage_domain&#61;system.voltage_domain";
}

subgraph cluster_system_realview_dcc_osc_sys {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_sys \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;device&#61;7&#10;eventq_index&#61;0&#10;freq&#61;16667&#10;parent&#61;system.realview.realview_io&#10;position&#61;0&#10;site&#61;1&#10;voltage_domain&#61;system.voltage_domain";
}

subgraph cluster_system_realview_dcc_osc_pxl {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_pxl \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;device&#61;5&#10;eventq_index&#61;0&#10;freq&#61;42105&#10;parent&#61;system.realview.realview_io&#10;position&#61;0&#10;site&#61;1&#10;voltage_domain&#61;system.voltage_domain";
}

}

subgraph cluster_system_realview_uart1_fake {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="uart1_fake \n: AmbaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;0&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;ignore_access&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;470417408&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_uart1_fake_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_vram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="vram \n: SimpleMemory";
shape=Mrecord;
style="rounded, filled";
tooltip="bandwidth&#61;73.000000&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;false&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;latency&#61;30000&#10;latency_var&#61;0&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;range&#61;402653184:436207615:0:0:0:0";
system_realview_vram_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_nvmem {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="nvmem \n: SimpleMemory";
shape=Mrecord;
style="rounded, filled";
tooltip="bandwidth&#61;73.000000&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;false&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;latency&#61;30000&#10;latency_var&#61;0&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;range&#61;0:67108863:0:0:0:0";
system_realview_nvmem_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_clcd {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clcd \n: Pl111";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;1315089&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;enable_capture&#61;true&#10;eventq_index&#61;0&#10;gic&#61;system.realview.gic&#10;int_num&#61;46&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;471793664&#10;pio_latency&#61;10000&#10;pixel_clock&#61;41667&#10;power_model&#61;Null&#10;system&#61;system&#10;vnc&#61;system.vncserver";
system_realview_clcd_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=Mrecord, style="rounded, filled"];
system_realview_clcd_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_uart {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="uart \n: Pl011";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;end_on_eot&#61;false&#10;eventq_index&#61;0&#10;gic&#61;system.realview.gic&#10;int_delay&#61;100000&#10;int_num&#61;37&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;470351872&#10;pio_latency&#61;100000&#10;platform&#61;system.realview&#10;power_model&#61;Null&#10;system&#61;system&#10;terminal&#61;system.terminal";
system_realview_uart_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_kmi1 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="kmi1 \n: Pl050";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;1314896&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;gic&#61;system.realview.gic&#10;int_delay&#61;1000000&#10;int_num&#61;45&#10;is_mouse&#61;true&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;470220800&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system&#10;vnc&#61;system.vncserver";
system_realview_kmi1_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_kmi0 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="kmi0 \n: Pl050";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;1314896&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;gic&#61;system.realview.gic&#10;int_delay&#61;1000000&#10;int_num&#61;44&#10;is_mouse&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;470155264&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system&#10;vnc&#61;system.vncserver";
system_realview_kmi0_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_sp810_fake {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="sp810_fake \n: AmbaFake";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;0&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;ignore_access&#61;true&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;469893120&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_sp810_fake_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_ethernet {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ethernet \n: IGbE_e1000";
shape=Mrecord;
style="rounded, filled";
tooltip="BAR0&#61;0&#10;BAR0LegacyIO&#61;false&#10;BAR0Size&#61;131072&#10;BAR1&#61;0&#10;BAR1LegacyIO&#61;false&#10;BAR1Size&#61;0&#10;BAR2&#61;0&#10;BAR2LegacyIO&#61;false&#10;BAR2Size&#61;0&#10;BAR3&#61;0&#10;BAR3LegacyIO&#61;false&#10;BAR3Size&#61;0&#10;BAR4&#61;0&#10;BAR4LegacyIO&#61;false&#10;BAR4Size&#61;0&#10;BAR5&#61;0&#10;BAR5LegacyIO&#61;false&#10;BAR5Size&#61;0&#10;BIST&#61;0&#10;CacheLineSize&#61;0&#10;CapabilityPtr&#61;0&#10;CardbusCIS&#61;0&#10;ClassCode&#61;2&#10;Command&#61;0&#10;DeviceID&#61;4213&#10;ExpansionROM&#61;0&#10;HeaderType&#61;0&#10;InterruptLine&#61;1&#10;InterruptPin&#61;1&#10;LatencyTimer&#61;0&#10;LegacyIOBase&#61;0&#10;MSICAPBaseOffset&#61;0&#10;MSICAPCapId&#61;0&#10;MSICAPMaskBits&#61;0&#10;MSICAPMsgAddr&#61;0&#10;MSICAPMsgCtrl&#61;0&#10;MSICAPMsgData&#61;0&#10;MSICAPMsgUpperAddr&#61;0&#10;MSICAPNextCapability&#61;0&#10;MSICAPPendingBits&#61;0&#10;MSIXCAPBaseOffset&#61;0&#10;MSIXCAPCapId&#61;0&#10;MSIXCAPNextCapability&#61;0&#10;MSIXMsgCtrl&#61;0&#10;MSIXPbaOffset&#61;0&#10;MSIXTableOffset&#61;0&#10;MaximumLatency&#61;0&#10;MinimumGrant&#61;255&#10;PMCAPBaseOffset&#61;0&#10;PMCAPCapId&#61;0&#10;PMCAPCapabilities&#61;0&#10;PMCAPCtrlStatus&#61;0&#10;PMCAPNextCapability&#61;0&#10;PXCAPBaseOffset&#61;0&#10;PXCAPCapId&#61;0&#10;PXCAPCapabilities&#61;0&#10;PXCAPDevCap2&#61;0&#10;PXCAPDevCapabilities&#61;0&#10;PXCAPDevCtrl&#61;0&#10;PXCAPDevCtrl2&#61;0&#10;PXCAPDevStatus&#61;0&#10;PXCAPLinkCap&#61;0&#10;PXCAPLinkCtrl&#61;0&#10;PXCAPLinkStatus&#61;0&#10;PXCAPNextCapability&#61;0&#10;ProgIF&#61;0&#10;Revision&#61;0&#10;Status&#61;0&#10;SubClassCode&#61;0&#10;SubsystemID&#61;4104&#10;SubsystemVendorID&#61;32902&#10;VendorID&#61;32902&#10;clk_domain&#61;system.clk_domain&#10;config_latency&#61;20000&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;fetch_comp_delay&#61;10000&#10;fetch_delay&#61;10000&#10;hardware_address&#61;00:90:00:00:00:01&#10;host&#61;system.realview.pci_host&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pci_bus&#61;0&#10;pci_dev&#61;0&#10;pci_func&#61;0&#10;phy_epid&#61;896&#10;phy_pid&#61;680&#10;pio_latency&#61;30000&#10;power_model&#61;Null&#10;rx_desc_cache_size&#61;64&#10;rx_fifo_size&#61;393216&#10;rx_write_delay&#61;0&#10;system&#61;system&#10;tx_desc_cache_size&#61;64&#10;tx_fifo_size&#61;393216&#10;tx_read_delay&#61;0&#10;wb_comp_delay&#61;10000&#10;wb_delay&#61;10000";
system_realview_ethernet_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=Mrecord, style="rounded, filled"];
system_realview_ethernet_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_realview_ide {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ide \n: IdeController";
shape=Mrecord;
style="rounded, filled";
tooltip="BAR0&#61;1&#10;BAR0LegacyIO&#61;false&#10;BAR0Size&#61;8&#10;BAR1&#61;1&#10;BAR1LegacyIO&#61;false&#10;BAR1Size&#61;4&#10;BAR2&#61;1&#10;BAR2LegacyIO&#61;false&#10;BAR2Size&#61;8&#10;BAR3&#61;1&#10;BAR3LegacyIO&#61;false&#10;BAR3Size&#61;4&#10;BAR4&#61;1&#10;BAR4LegacyIO&#61;false&#10;BAR4Size&#61;16&#10;BAR5&#61;1&#10;BAR5LegacyIO&#61;false&#10;BAR5Size&#61;0&#10;BIST&#61;0&#10;CacheLineSize&#61;0&#10;CapabilityPtr&#61;0&#10;CardbusCIS&#61;0&#10;ClassCode&#61;1&#10;Command&#61;0&#10;DeviceID&#61;28945&#10;ExpansionROM&#61;0&#10;HeaderType&#61;0&#10;InterruptLine&#61;2&#10;InterruptPin&#61;2&#10;LatencyTimer&#61;0&#10;LegacyIOBase&#61;0&#10;MSICAPBaseOffset&#61;0&#10;MSICAPCapId&#61;0&#10;MSICAPMaskBits&#61;0&#10;MSICAPMsgAddr&#61;0&#10;MSICAPMsgCtrl&#61;0&#10;MSICAPMsgData&#61;0&#10;MSICAPMsgUpperAddr&#61;0&#10;MSICAPNextCapability&#61;0&#10;MSICAPPendingBits&#61;0&#10;MSIXCAPBaseOffset&#61;0&#10;MSIXCAPCapId&#61;0&#10;MSIXCAPNextCapability&#61;0&#10;MSIXMsgCtrl&#61;0&#10;MSIXPbaOffset&#61;0&#10;MSIXTableOffset&#61;0&#10;MaximumLatency&#61;0&#10;MinimumGrant&#61;0&#10;PMCAPBaseOffset&#61;0&#10;PMCAPCapId&#61;0&#10;PMCAPCapabilities&#61;0&#10;PMCAPCtrlStatus&#61;0&#10;PMCAPNextCapability&#61;0&#10;PXCAPBaseOffset&#61;0&#10;PXCAPCapId&#61;0&#10;PXCAPCapabilities&#61;0&#10;PXCAPDevCap2&#61;0&#10;PXCAPDevCapabilities&#61;0&#10;PXCAPDevCtrl&#61;0&#10;PXCAPDevCtrl2&#61;0&#10;PXCAPDevStatus&#61;0&#10;PXCAPLinkCap&#61;0&#10;PXCAPLinkCtrl&#61;0&#10;PXCAPLinkStatus&#61;0&#10;PXCAPNextCapability&#61;0&#10;ProgIF&#61;133&#10;Revision&#61;0&#10;Status&#61;640&#10;SubClassCode&#61;1&#10;SubsystemID&#61;0&#10;SubsystemVendorID&#61;0&#10;VendorID&#61;32902&#10;clk_domain&#61;system.clk_domain&#10;config_latency&#61;20000&#10;ctrl_offset&#61;0&#10;default_p_state&#61;UNDEFINED&#10;disks&#61;system.cf0&#10;eventq_index&#61;0&#10;host&#61;system.realview.pci_host&#10;io_shift&#61;0&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pci_bus&#61;0&#10;pci_dev&#61;1&#10;pci_func&#61;0&#10;pio_latency&#61;30000&#10;power_model&#61;Null&#10;system&#61;system";
system_realview_ide_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=Mrecord, style="rounded, filled"];
system_realview_ide_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_intrctrl {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="intrctrl \n: IntrControl";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;sys&#61;system";
}

subgraph cluster_system_l2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2 \n: L2Cache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;20&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;2097152&#10;system&#61;system&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_l2_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_l2_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_l2_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;block_size&#61;64&#10;clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;hit_latency&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;2097152";
}

}

subgraph cluster_system_cpu_voltage_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu_voltage_domain \n: VoltageDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;voltage&#61;1.000000";
}

subgraph cluster_system_mem_ctrls {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls \n: DDR3_1600_x64";
shape=Mrecord;
style="rounded, filled";
tooltip="IDD0&#61;0.075000&#10;IDD02&#61;0.000000&#10;IDD2N&#61;0.050000&#10;IDD2N2&#61;0.000000&#10;IDD2P0&#61;0.000000&#10;IDD2P02&#61;0.000000&#10;IDD2P1&#61;0.000000&#10;IDD2P12&#61;0.000000&#10;IDD3N&#61;0.057000&#10;IDD3N2&#61;0.000000&#10;IDD3P0&#61;0.000000&#10;IDD3P02&#61;0.000000&#10;IDD3P1&#61;0.000000&#10;IDD3P12&#61;0.000000&#10;IDD4R&#61;0.187000&#10;IDD4R2&#61;0.000000&#10;IDD4W&#61;0.165000&#10;IDD4W2&#61;0.000000&#10;IDD5&#61;0.220000&#10;IDD52&#61;0.000000&#10;IDD6&#61;0.000000&#10;IDD62&#61;0.000000&#10;VDD&#61;1.500000&#10;VDD2&#61;0.000000&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;Null&#10;range&#61;2147483648:4294967295:6:19:0:0&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;1250&#10;tCL&#61;13750&#10;tCS&#61;2500&#10;tRAS&#61;35000&#10;tRCD&#61;13750&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;13750&#10;tRRD&#61;6000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;30000&#10;tXP&#61;0&#10;tXPDLL&#61;0&#10;tXS&#61;0&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50";
system_mem_ctrls_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_dvfs_handler {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dvfs_handler \n: DVFSHandler";
shape=Mrecord;
style="rounded, filled";
tooltip="domains&#61;&#10;enable&#61;false&#10;eventq_index&#61;0&#10;sys_clk_domain&#61;system.clk_domain&#10;transition_latency&#61;100000000";
}

subgraph cluster_system_iobus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="iobus \n: IOXBar";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;1&#10;frontend_latency&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;response_latency&#61;2&#10;use_default_range&#61;false&#10;width&#61;16";
system_iobus_master [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=master, shape=Mrecord, style="rounded, filled"];
system_iobus_slave [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=slave, shape=Mrecord, style="rounded, filled"];
}

subgraph cluster_system_cpu_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu_clk_domain \n: SrcClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clock&#61;500&#10;domain_id&#61;-1&#10;eventq_index&#61;0&#10;init_perf_level&#61;0&#10;voltage_domain&#61;system.cpu_voltage_domain";
}

subgraph cluster_system_cpu0 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu0 \n: AtomicSimpleCPU";
shape=Mrecord;
style="rounded, filled";
tooltip="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;0&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu0.dstage2_mmu&#10;dtb&#61;system.cpu0.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu0.interrupts&#10;isa&#61;system.cpu0.isa&#10;istage2_mmu&#61;system.cpu0.istage2_mmu&#10;itb&#61;system.cpu0.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu0.tracer&#10;width&#61;1&#10;workload&#61;";
system_cpu0_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu0_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu0_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tags&#61;system.cpu0.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true";
system_cpu0_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu0_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu0_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;32768";
}

}

subgraph cluster_system_cpu0_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu0.dtb.walker";
subgraph cluster_system_cpu0_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu0_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu0_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu0_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu0.itb.walker";
subgraph cluster_system_cpu0_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu0_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu0_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu0.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu0.itb";
subgraph cluster_system_cpu0_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu0.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu0_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu0_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu0.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu0.dtb";
subgraph cluster_system_cpu0_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu0.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu0_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu0_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tags&#61;system.cpu0.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_cpu0_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu0_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu0_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;65536";
}

}

subgraph cluster_system_cpu0_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_aa64pfr0_el1&#61;34&#10;id_aa64pfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;id_pfr0&#61;49&#10;id_pfr1&#61;4113&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_cpu0_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu1 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu1 \n: AtomicSimpleCPU";
shape=Mrecord;
style="rounded, filled";
tooltip="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;1&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu1.dstage2_mmu&#10;dtb&#61;system.cpu1.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu1.interrupts&#10;isa&#61;system.cpu1.isa&#10;istage2_mmu&#61;system.cpu1.istage2_mmu&#10;itb&#61;system.cpu1.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu1.tracer&#10;width&#61;1&#10;workload&#61;";
system_cpu1_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu1_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu1_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tags&#61;system.cpu1.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true";
system_cpu1_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu1_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu1_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;32768";
}

}

subgraph cluster_system_cpu1_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu1.dtb.walker";
subgraph cluster_system_cpu1_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu1_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu1_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu1_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu1.itb.walker";
subgraph cluster_system_cpu1_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu1_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu1_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu1.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu1.itb";
subgraph cluster_system_cpu1_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu1.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu1_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu1_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu1.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu1.dtb";
subgraph cluster_system_cpu1_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu1.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu1_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu1_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tags&#61;system.cpu1.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_cpu1_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu1_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu1_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;65536";
}

}

subgraph cluster_system_cpu1_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_aa64pfr0_el1&#61;34&#10;id_aa64pfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;id_pfr0&#61;49&#10;id_pfr1&#61;4113&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_cpu1_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu2 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu2 \n: AtomicSimpleCPU";
shape=Mrecord;
style="rounded, filled";
tooltip="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;2&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu2.dstage2_mmu&#10;dtb&#61;system.cpu2.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu2.interrupts&#10;isa&#61;system.cpu2.isa&#10;istage2_mmu&#61;system.cpu2.istage2_mmu&#10;itb&#61;system.cpu2.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu2.tracer&#10;width&#61;1&#10;workload&#61;";
system_cpu2_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu2_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu2_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tags&#61;system.cpu2.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true";
system_cpu2_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu2_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu2_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;32768";
}

}

subgraph cluster_system_cpu2_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu2.dtb.walker";
subgraph cluster_system_cpu2_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu2_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu2_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu2_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu2.itb.walker";
subgraph cluster_system_cpu2_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu2_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu2_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu2.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu2.itb";
subgraph cluster_system_cpu2_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu2.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu2_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu2_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu2.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu2.dtb";
subgraph cluster_system_cpu2_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu2.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu2_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu2_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tags&#61;system.cpu2.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_cpu2_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu2_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu2_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;65536";
}

}

subgraph cluster_system_cpu2_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_aa64pfr0_el1&#61;34&#10;id_aa64pfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;id_pfr0&#61;49&#10;id_pfr1&#61;4113&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_cpu2_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu3 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu3 \n: AtomicSimpleCPU";
shape=Mrecord;
style="rounded, filled";
tooltip="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;3&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu3.dstage2_mmu&#10;dtb&#61;system.cpu3.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu3.interrupts&#10;isa&#61;system.cpu3.isa&#10;istage2_mmu&#61;system.cpu3.istage2_mmu&#10;itb&#61;system.cpu3.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu3.tracer&#10;width&#61;1&#10;workload&#61;";
system_cpu3_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
system_cpu3_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu3_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1_ICache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tags&#61;system.cpu3.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true";
system_cpu3_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu3_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu3_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;32768";
}

}

subgraph cluster_system_cpu3_dtb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu3.dtb.walker";
subgraph cluster_system_cpu3_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu3_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu3_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_system_cpu3_itb {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmTLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu3.itb.walker";
subgraph cluster_system_cpu3_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
system_cpu3_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
}

}

subgraph cluster_system_cpu3_istage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="istage2_mmu \n: ArmStage2IMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu3.istage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu3.itb";
subgraph cluster_system_cpu3_istage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu3.istage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu3_istage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu3_dstage2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dstage2_mmu \n: ArmStage2DMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;stage2_tlb&#61;system.cpu3.dstage2_mmu.stage2_tlb&#10;sys&#61;system&#10;tlb&#61;system.cpu3.dtb";
subgraph cluster_system_cpu3_dstage2_mmu_stage2_tlb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_tlb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;is_stage2&#61;true&#10;size&#61;32&#10;walker&#61;system.cpu3.dstage2_mmu.stage2_tlb.walker";
subgraph cluster_system_cpu3_dstage2_mmu_stage2_tlb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;true&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system";
}

}

}

subgraph cluster_system_cpu3_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1_DCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tags&#61;system.cpu3.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_cpu3_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_cpu3_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_cpu3_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;block_size&#61;64&#10;clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;65536";
}

}

subgraph cluster_system_cpu3_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavour&#61;Generic&#10;eventq_index&#61;0&#10;fpsid&#61;1090793632&#10;id_aa64afr0_el1&#61;0&#10;id_aa64afr1_el1&#61;0&#10;id_aa64dfr0_el1&#61;1052678&#10;id_aa64dfr1_el1&#61;0&#10;id_aa64isar0_el1&#61;0&#10;id_aa64isar1_el1&#61;0&#10;id_aa64mmfr0_el1&#61;15728642&#10;id_aa64mmfr1_el1&#61;0&#10;id_aa64pfr0_el1&#61;34&#10;id_aa64pfr1_el1&#61;0&#10;id_isar0&#61;34607377&#10;id_isar1&#61;34677009&#10;id_isar2&#61;555950401&#10;id_isar3&#61;17899825&#10;id_isar4&#61;268501314&#10;id_isar5&#61;0&#10;id_mmfr0&#61;270536963&#10;id_mmfr1&#61;0&#10;id_mmfr2&#61;19070976&#10;id_mmfr3&#61;34611729&#10;id_pfr0&#61;49&#10;id_pfr1&#61;4113&#10;midr&#61;1091551472&#10;pmu&#61;Null&#10;system&#61;system";
}

subgraph cluster_system_cpu3_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cf0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cf0 \n: CowIdeDisk";
shape=Mrecord;
style="rounded, filled";
tooltip="delay&#61;1000000&#10;driveID&#61;master&#10;eventq_index&#61;0&#10;image&#61;system.cf0.image";
subgraph cluster_system_cf0_image {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="image \n: CowDiskImage";
shape=Mrecord;
style="rounded, filled";
tooltip="child&#61;system.cf0.image.child&#10;eventq_index&#61;0&#10;image_file&#61;&#10;read_only&#61;false&#10;table_size&#61;65536";
subgraph cluster_system_cf0_image_child {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="child \n: RawDiskImage";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;image_file&#61;/home/hadi/apps/ece511/gem5/disks/homework3.img&#10;read_only&#61;true";
}

}

}

subgraph cluster_system_iocache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="iocache \n: IOCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;2147483648:4294967295:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;50&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;50&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tags&#61;system.iocache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false";
system_iocache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
system_iocache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_system_iocache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: LRU";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;block_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;hit_latency&#61;50&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sequential_access&#61;false&#10;size&#61;1024";
}

}

}

}

system_system_port -> system_membus_slave;
system_tol2bus_master -> system_l2_cpu_side;
system_bridge_master -> system_iobus_slave;
system_membus_default -> system_membus_badaddr_responder_pio;
system_membus_master -> system_bridge_slave;
system_membus_master -> system_realview_nvmem_port;
system_membus_master -> system_realview_gic_pio;
system_membus_master -> system_realview_vgic_pio;
system_membus_master -> system_realview_local_cpu_timer_pio;
system_membus_master -> system_mem_ctrls_port;
system_realview_hdlcd_dma -> system_membus_slave;
system_realview_cf_ctrl_dma -> system_iobus_slave;
system_realview_clcd_dma -> system_iobus_slave;
system_realview_ethernet_dma -> system_iobus_slave;
system_realview_ide_dma -> system_iobus_slave;
system_l2_mem_side -> system_membus_slave;
system_iobus_master -> system_realview_uart_pio;
system_iobus_master -> system_realview_realview_io_pio;
system_iobus_master -> system_realview_pci_host_pio;
system_iobus_master -> system_realview_timer0_pio;
system_iobus_master -> system_realview_timer1_pio;
system_iobus_master -> system_realview_clcd_pio;
system_iobus_master -> system_realview_hdlcd_pio;
system_iobus_master -> system_realview_kmi0_pio;
system_iobus_master -> system_realview_kmi1_pio;
system_iobus_master -> system_realview_cf_ctrl_pio;
system_iobus_master -> system_realview_rtc_pio;
system_iobus_master -> system_realview_vram_port;
system_iobus_master -> system_realview_l2x0_fake_pio;
system_iobus_master -> system_realview_uart1_fake_pio;
system_iobus_master -> system_realview_uart2_fake_pio;
system_iobus_master -> system_realview_uart3_fake_pio;
system_iobus_master -> system_realview_sp810_fake_pio;
system_iobus_master -> system_realview_watchdog_fake_pio;
system_iobus_master -> system_realview_aaci_fake_pio;
system_iobus_master -> system_realview_lan_fake_pio;
system_iobus_master -> system_realview_usb_fake_pio;
system_iobus_master -> system_realview_mmc_fake_pio;
system_iobus_master -> system_realview_energy_ctrl_pio;
system_iobus_master -> system_realview_ide_pio;
system_iobus_master -> system_realview_ethernet_pio;
system_iobus_master -> system_iocache_cpu_side;
system_cpu0_icache_port -> system_cpu0_icache_cpu_side;
system_cpu0_dcache_port -> system_cpu0_dcache_cpu_side;
system_cpu0_icache_mem_side -> system_tol2bus_slave;
system_cpu0_dtb_walker_port -> system_tol2bus_slave;
system_cpu0_itb_walker_port -> system_tol2bus_slave;
system_cpu0_dcache_mem_side -> system_tol2bus_slave;
system_cpu1_icache_port -> system_cpu1_icache_cpu_side;
system_cpu1_dcache_port -> system_cpu1_dcache_cpu_side;
system_cpu1_icache_mem_side -> system_tol2bus_slave;
system_cpu1_dtb_walker_port -> system_tol2bus_slave;
system_cpu1_itb_walker_port -> system_tol2bus_slave;
system_cpu1_dcache_mem_side -> system_tol2bus_slave;
system_cpu2_icache_port -> system_cpu2_icache_cpu_side;
system_cpu2_dcache_port -> system_cpu2_dcache_cpu_side;
system_cpu2_icache_mem_side -> system_tol2bus_slave;
system_cpu2_dtb_walker_port -> system_tol2bus_slave;
system_cpu2_itb_walker_port -> system_tol2bus_slave;
system_cpu2_dcache_mem_side -> system_tol2bus_slave;
system_cpu3_icache_port -> system_cpu3_icache_cpu_side;
system_cpu3_dcache_port -> system_cpu3_dcache_cpu_side;
system_cpu3_icache_mem_side -> system_tol2bus_slave;
system_cpu3_dtb_walker_port -> system_tol2bus_slave;
system_cpu3_itb_walker_port -> system_tol2bus_slave;
system_cpu3_dcache_mem_side -> system_tol2bus_slave;
system_iocache_mem_side -> system_membus_slave;
}
