<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : intr_en1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : intr_en1</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t.html">Register Group : Interrupt and Status Registers - ALT_NAND_STAT</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Enables corresponding interrupt bit in interrupt register for bank 1</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_TIME_OUT">ALT_NAND_STAT_INTR_EN1_TIME_OUT</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_FAIL">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LD_COMP">ALT_NAND_STAT_INTR_EN1_LD_COMP</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_COMP">ALT_NAND_STAT_INTR_EN1_ERASE_COMP</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LOCKED_BLK">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_UNSUP_CMD">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_INT_ACT">ALT_NAND_STAT_INTR_EN1_INT_ACT</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_RST_COMP">ALT_NAND_STAT_INTR_EN1_RST_COMP</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC</a> </td></tr>
<tr>
<td align="left">[31:16] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ecc_uncor_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpab7df1ab32d554804086f17a694d5408"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR"></a></p>
<p>If set, Controller will interrupt processor when Ecc logic detects uncorrectable error.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4e894711e78b3a7a69b71bf86b5d54d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga4e894711e78b3a7a69b71bf86b5d54d5">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4e894711e78b3a7a69b71bf86b5d54d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cca5affd41234e877632bd2ffeec89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga66cca5affd41234e877632bd2ffeec89">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga66cca5affd41234e877632bd2ffeec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8274c841ad8140f2f8956cf8fcd43bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga8274c841ad8140f2f8956cf8fcd43bad">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8274c841ad8140f2f8956cf8fcd43bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765b0dabf8beb6d351bf388e29a2bdaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga765b0dabf8beb6d351bf388e29a2bdaa">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga765b0dabf8beb6d351bf388e29a2bdaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0436f5735538e4a41647af8ebb6588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gadb0436f5735538e4a41647af8ebb6588">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gadb0436f5735538e4a41647af8ebb6588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c1a482785f243a40f36f59aa589aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gae1c1a482785f243a40f36f59aa589aec">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae1c1a482785f243a40f36f59aa589aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9cf87400067fff02b04918723f90d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gafb9cf87400067fff02b04918723f90d6">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gafb9cf87400067fff02b04918723f90d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe27b7533ca6f6dc7b25ff544fd2474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga1fe27b7533ca6f6dc7b25ff544fd2474">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga1fe27b7533ca6f6dc7b25ff544fd2474"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : dma_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2c32be5b005effe9c2105e3466040413"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP"></a></p>
<p>Not implemented.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7b76ea295daaa4f5a814c71b136d7353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga7b76ea295daaa4f5a814c71b136d7353">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7b76ea295daaa4f5a814c71b136d7353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaade101422dfdda2c7750dff534c542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gafaade101422dfdda2c7750dff534c542">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gafaade101422dfdda2c7750dff534c542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84058f7b8deeb0e0851c620da1b513e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga84058f7b8deeb0e0851c620da1b513e9">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga84058f7b8deeb0e0851c620da1b513e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fc4bfd318dad8202e41404e46057a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaf7fc4bfd318dad8202e41404e46057a7">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gaf7fc4bfd318dad8202e41404e46057a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ca74c92fb8fd591f842fded4837065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga02ca74c92fb8fd591f842fded4837065">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga02ca74c92fb8fd591f842fded4837065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3809edf2873530b92633014ceed8e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaf3809edf2873530b92633014ceed8e5c">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf3809edf2873530b92633014ceed8e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f945fcf28df3af0fe7be91a6ad27de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga6f945fcf28df3af0fe7be91a6ad27de0">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga6f945fcf28df3af0fe7be91a6ad27de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d504cf4636caa9750b573adbc731d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga86d504cf4636caa9750b573adbc731d7">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga86d504cf4636caa9750b573adbc731d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : time_out </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp38f18c63bddf4936744e0401e60f91c9"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_TIME_OUT"></a></p>
<p>Watchdog timer has triggered in the controller due to one of the reasons like device not responding or controller state machine did not get back to idle</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5c7532a57a22d1b8ecbfa592cf6fa4ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga5c7532a57a22d1b8ecbfa592cf6fa4ec">ALT_NAND_STAT_INTR_EN1_TIME_OUT_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5c7532a57a22d1b8ecbfa592cf6fa4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84b8d8e491cb4775bfe99462c052527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gae84b8d8e491cb4775bfe99462c052527">ALT_NAND_STAT_INTR_EN1_TIME_OUT_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gae84b8d8e491cb4775bfe99462c052527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55931182b9390ca1851fc39eba946438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga55931182b9390ca1851fc39eba946438">ALT_NAND_STAT_INTR_EN1_TIME_OUT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga55931182b9390ca1851fc39eba946438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b7c3852dd231448ff25b14bc6b1b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga54b7c3852dd231448ff25b14bc6b1b16">ALT_NAND_STAT_INTR_EN1_TIME_OUT_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga54b7c3852dd231448ff25b14bc6b1b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94253d1f819741d3d5631c2fb51116be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga94253d1f819741d3d5631c2fb51116be">ALT_NAND_STAT_INTR_EN1_TIME_OUT_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga94253d1f819741d3d5631c2fb51116be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aca1c1f4a0eadf309d1328c1d098e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga2aca1c1f4a0eadf309d1328c1d098e1a">ALT_NAND_STAT_INTR_EN1_TIME_OUT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2aca1c1f4a0eadf309d1328c1d098e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbaa86096ac4ad84130f7e71568a695c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gacbaa86096ac4ad84130f7e71568a695c">ALT_NAND_STAT_INTR_EN1_TIME_OUT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gacbaa86096ac4ad84130f7e71568a695c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d38c44d04f90e70900939342ff8c4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga1d38c44d04f90e70900939342ff8c4ae">ALT_NAND_STAT_INTR_EN1_TIME_OUT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga1d38c44d04f90e70900939342ff8c4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp03e6fcf09a9535f476f210339cad006e"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL"></a></p>
<p>Program failure occurred in the device on issuance of a program command. err_block_addr and err_page_addr contain the block address and page address that failed program operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafd798903b0d3315e8ff10db58bbf895e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gafd798903b0d3315e8ff10db58bbf895e">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gafd798903b0d3315e8ff10db58bbf895e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38dcf55392ccdb83762c9dd4e53dbdfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga38dcf55392ccdb83762c9dd4e53dbdfa">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga38dcf55392ccdb83762c9dd4e53dbdfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c7b24597fa3a4eb8ccb470aaa1901f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga31c7b24597fa3a4eb8ccb470aaa1901f">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga31c7b24597fa3a4eb8ccb470aaa1901f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad357c6eb862c245b55ab308388ffc3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gad357c6eb862c245b55ab308388ffc3ce">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gad357c6eb862c245b55ab308388ffc3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ee9e7ba45772e87e23fe033b6c3c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gac9ee9e7ba45772e87e23fe033b6c3c67">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gac9ee9e7ba45772e87e23fe033b6c3c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec5f28572c3ecca418ff5fb7f64c30d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gabec5f28572c3ecca418ff5fb7f64c30d">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabec5f28572c3ecca418ff5fb7f64c30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92fd681b1ba68e87911110723fdfa74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gae92fd681b1ba68e87911110723fdfa74">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:gae92fd681b1ba68e87911110723fdfa74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10750aceefc32afee144d7a8f6d3b979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga10750aceefc32afee144d7a8f6d3b979">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga10750aceefc32afee144d7a8f6d3b979"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp46aff90e847c9b41684de915d3420e65"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_ERASE_FAIL"></a></p>
<p>Erase failure occurred in the device on issuance of a erase command. err_block_addr and err_page_addr contain the block address and page address that failed erase operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabdd80dd3d67367c8314c7e9360b7f319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gabdd80dd3d67367c8314c7e9360b7f319">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabdd80dd3d67367c8314c7e9360b7f319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e5446d86228dad3300165b26cf8ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga55e5446d86228dad3300165b26cf8ac3">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga55e5446d86228dad3300165b26cf8ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c9602d90bf405ee6a3e36d6c7f0199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gab5c9602d90bf405ee6a3e36d6c7f0199">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab5c9602d90bf405ee6a3e36d6c7f0199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafead8c31a839af08acfe818539ddde54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gafead8c31a839af08acfe818539ddde54">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gafead8c31a839af08acfe818539ddde54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a67ae69f058d946af21219e14758422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga8a67ae69f058d946af21219e14758422">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga8a67ae69f058d946af21219e14758422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec34865a48511edc8f0b3c910a2ac4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga0ec34865a48511edc8f0b3c910a2ac4a">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0ec34865a48511edc8f0b3c910a2ac4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0265f04c5d416f494c558c0592117cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga0265f04c5d416f494c558c0592117cf7">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga0265f04c5d416f494c558c0592117cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6162b494beef9d76a78d59494cefb1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga6162b494beef9d76a78d59494cefb1f1">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga6162b494beef9d76a78d59494cefb1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : load_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7db93dae38911f2698fecc964793d6cc"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_LD_COMP"></a></p>
<p>Device finished the last issued load command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga206d17374c337a44ce3a1d40643219e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga206d17374c337a44ce3a1d40643219e5">ALT_NAND_STAT_INTR_EN1_LD_COMP_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga206d17374c337a44ce3a1d40643219e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2811ba461f2e9f94ffc89ea27e16edc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga2811ba461f2e9f94ffc89ea27e16edc7">ALT_NAND_STAT_INTR_EN1_LD_COMP_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2811ba461f2e9f94ffc89ea27e16edc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d4640e11a3803acbb6829e18c5706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga438d4640e11a3803acbb6829e18c5706">ALT_NAND_STAT_INTR_EN1_LD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga438d4640e11a3803acbb6829e18c5706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9442778d6ea278a2f27a04154253ee3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga9442778d6ea278a2f27a04154253ee3a">ALT_NAND_STAT_INTR_EN1_LD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga9442778d6ea278a2f27a04154253ee3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8578a38fe47824c1acaf6baa933c97b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga8578a38fe47824c1acaf6baa933c97b7">ALT_NAND_STAT_INTR_EN1_LD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga8578a38fe47824c1acaf6baa933c97b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2641cc5de978c0ce100210fc41141a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaf2641cc5de978c0ce100210fc41141a5">ALT_NAND_STAT_INTR_EN1_LD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf2641cc5de978c0ce100210fc41141a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a7539ba89ad54a380793d63b6e88ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga30a7539ba89ad54a380793d63b6e88ad">ALT_NAND_STAT_INTR_EN1_LD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:ga30a7539ba89ad54a380793d63b6e88ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga250f9a8ee1a10f106851baba0a339d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga250f9a8ee1a10f106851baba0a339d05">ALT_NAND_STAT_INTR_EN1_LD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:ga250f9a8ee1a10f106851baba0a339d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1128edd5e6d54ae18b05c50bcce57f5b"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP"></a></p>
<p>Device finished the last issued program command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae1be9b4a978574829676ef442b1595ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gae1be9b4a978574829676ef442b1595ce">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae1be9b4a978574829676ef442b1595ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab42edb5e3e5ff18e68bfd4a8b12297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga6ab42edb5e3e5ff18e68bfd4a8b12297">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga6ab42edb5e3e5ff18e68bfd4a8b12297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f5dbfec9ab888956cedfca7abce91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga10f5dbfec9ab888956cedfca7abce91a">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga10f5dbfec9ab888956cedfca7abce91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d37c3b749f55b7a86176353b4599c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga3d37c3b749f55b7a86176353b4599c2b">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:ga3d37c3b749f55b7a86176353b4599c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f1cd27859ea979e295aaf8a74d4934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaa4f1cd27859ea979e295aaf8a74d4934">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:gaa4f1cd27859ea979e295aaf8a74d4934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aab5e3c84068870e6651054a0027c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga9aab5e3c84068870e6651054a0027c1e">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9aab5e3c84068870e6651054a0027c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac5698246b800b7c583958d5c6c2f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga2ac5698246b800b7c583958d5c6c2f9b">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:ga2ac5698246b800b7c583958d5c6c2f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287ef02a763ce87256f3b12ab44b2c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga287ef02a763ce87256f3b12ab44b2c83">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:ga287ef02a763ce87256f3b12ab44b2c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd537347791cad46ca1e2adcb792badd5"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_ERASE_COMP"></a></p>
<p>Device erase operation complete</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac419b55d86e5b7c30fcaa39b8a6f6eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gac419b55d86e5b7c30fcaa39b8a6f6eba">ALT_NAND_STAT_INTR_EN1_ERASE_COMP_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac419b55d86e5b7c30fcaa39b8a6f6eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17fbc6d05ee926362bb65beda765441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaf17fbc6d05ee926362bb65beda765441">ALT_NAND_STAT_INTR_EN1_ERASE_COMP_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaf17fbc6d05ee926362bb65beda765441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872b71950a3ea51f6920b357182132df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga872b71950a3ea51f6920b357182132df">ALT_NAND_STAT_INTR_EN1_ERASE_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga872b71950a3ea51f6920b357182132df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de464edcc1262831aac37f6b53acfb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga8de464edcc1262831aac37f6b53acfb0">ALT_NAND_STAT_INTR_EN1_ERASE_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga8de464edcc1262831aac37f6b53acfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a43bbc8ba6765a08e98faf864b2f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga18a43bbc8ba6765a08e98faf864b2f6c">ALT_NAND_STAT_INTR_EN1_ERASE_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga18a43bbc8ba6765a08e98faf864b2f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e23791264a7133c5166de5f00e5d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga92e23791264a7133c5166de5f00e5d31">ALT_NAND_STAT_INTR_EN1_ERASE_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga92e23791264a7133c5166de5f00e5d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37901c3469ac49b1adfdc75eec461dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga37901c3469ac49b1adfdc75eec461dd2">ALT_NAND_STAT_INTR_EN1_ERASE_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga37901c3469ac49b1adfdc75eec461dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f34a9bc6f850b65e7caf081c6cb1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga40f34a9bc6f850b65e7caf081c6cb1e2">ALT_NAND_STAT_INTR_EN1_ERASE_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:ga40f34a9bc6f850b65e7caf081c6cb1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cpybck_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpceecfcd9991e8c9d983c483f1389117b"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP"></a></p>
<p>A pipeline command or a copyback bank command has completed on this particular bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga55785b49a1585857d083f1bff7cdb0a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga55785b49a1585857d083f1bff7cdb0a9">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga55785b49a1585857d083f1bff7cdb0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e630e75b53829ed17f28475baab9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gab8e630e75b53829ed17f28475baab9d5">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gab8e630e75b53829ed17f28475baab9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a20a08524acd95bb0266f7712018e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga4a20a08524acd95bb0266f7712018e3a">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4a20a08524acd95bb0266f7712018e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee239986d41ecb45e55214d54c402fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga0ee239986d41ecb45e55214d54c402fb">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ga0ee239986d41ecb45e55214d54c402fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09bd3c0233a16bcf4655abc1247cba14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga09bd3c0233a16bcf4655abc1247cba14">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga09bd3c0233a16bcf4655abc1247cba14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b58a6039615fae6d346a1685f4c802f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga9b58a6039615fae6d346a1685f4c802f">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9b58a6039615fae6d346a1685f4c802f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6ff7054cdf43e69a7a8c9ed13a24a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga8c6ff7054cdf43e69a7a8c9ed13a24a1">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga8c6ff7054cdf43e69a7a8c9ed13a24a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacced8a11643f810b50ad0d4843c1a6b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gacced8a11643f810b50ad0d4843c1a6b4">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:gacced8a11643f810b50ad0d4843c1a6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : locked_blk </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0f20220dcfd0566ef8acaf1014e45ed5"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_LOCKED_BLK"></a></p>
<p>The address to program or erase operation is to a locked block and the operation failed due to this reason</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf5ed0477e9a693e225805bf47788c6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaf5ed0477e9a693e225805bf47788c6ec">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaf5ed0477e9a693e225805bf47788c6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bceca0af94478cdf0affa1055248407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga8bceca0af94478cdf0affa1055248407">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga8bceca0af94478cdf0affa1055248407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac840fe5a4f3612eddb58ecf8a1ae0ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gac840fe5a4f3612eddb58ecf8a1ae0ee6">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac840fe5a4f3612eddb58ecf8a1ae0ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7bc74a77cb16642a69f5f55fefa891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gada7bc74a77cb16642a69f5f55fefa891">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:gada7bc74a77cb16642a69f5f55fefa891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8616613d627a080168b21d45f86360d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga8616613d627a080168b21d45f86360d8">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga8616613d627a080168b21d45f86360d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae7ae60961a538e49e6f9f3355c2775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaaae7ae60961a538e49e6f9f3355c2775">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaaae7ae60961a538e49e6f9f3355c2775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51ec2f90bf1c8cb67ecea1fcc00427d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gad51ec2f90bf1c8cb67ecea1fcc00427d">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:gad51ec2f90bf1c8cb67ecea1fcc00427d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7cb7b87cf9c7bdc33fb1c1b6544b802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaa7cb7b87cf9c7bdc33fb1c1b6544b802">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:gaa7cb7b87cf9c7bdc33fb1c1b6544b802"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : unsup_cmd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2954f136e6b83ebe46f300366958d56a"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_UNSUP_CMD"></a></p>
<p>An unsupported command was received. This interrupt is set when an invalid command is received, or when a command sequence is broken.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3b99f2964cd870c777034ef4d2d9d442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga3b99f2964cd870c777034ef4d2d9d442">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga3b99f2964cd870c777034ef4d2d9d442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb031c8b90c9aee294a7aab4e1c56c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaeb031c8b90c9aee294a7aab4e1c56c0c">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaeb031c8b90c9aee294a7aab4e1c56c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8771c6a3a37628078c34ec22a354071f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga8771c6a3a37628078c34ec22a354071f">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8771c6a3a37628078c34ec22a354071f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04361bb9a3b67cc40ad17c81e0300c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga04361bb9a3b67cc40ad17c81e0300c41">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ga04361bb9a3b67cc40ad17c81e0300c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba42f0c70f9375449c778ce3c4e695cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaba42f0c70f9375449c778ce3c4e695cd">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:gaba42f0c70f9375449c778ce3c4e695cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859dbbd85a3a3d73a20014a5b0879024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga859dbbd85a3a3d73a20014a5b0879024">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga859dbbd85a3a3d73a20014a5b0879024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a1df8674151e810eeb18bf7b4db09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga85a1df8674151e810eeb18bf7b4db09f">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:ga85a1df8674151e810eeb18bf7b4db09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ca689e91d416ede03f3ce46aad75ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga88ca689e91d416ede03f3ce46aad75ed">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga88ca689e91d416ede03f3ce46aad75ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : INT_act </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp089e2938d79a3c105f0624527da61700"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_INT_ACT"></a></p>
<p>R/B pin of device transitioned from low to high</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5552b868f3a6f313386cae990817a74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga5552b868f3a6f313386cae990817a74c">ALT_NAND_STAT_INTR_EN1_INT_ACT_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga5552b868f3a6f313386cae990817a74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc669f72e4848bc34ae54ca1b7b1dad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gadc669f72e4848bc34ae54ca1b7b1dad6">ALT_NAND_STAT_INTR_EN1_INT_ACT_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gadc669f72e4848bc34ae54ca1b7b1dad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf426541a633f2f46ab07bf0f8f5293a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaf426541a633f2f46ab07bf0f8f5293a9">ALT_NAND_STAT_INTR_EN1_INT_ACT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf426541a633f2f46ab07bf0f8f5293a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db08f2397291b6e73d4a3411c992a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga3db08f2397291b6e73d4a3411c992a62">ALT_NAND_STAT_INTR_EN1_INT_ACT_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ga3db08f2397291b6e73d4a3411c992a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5aad9b5d0dd98fb34f6642dbabb7201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gae5aad9b5d0dd98fb34f6642dbabb7201">ALT_NAND_STAT_INTR_EN1_INT_ACT_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:gae5aad9b5d0dd98fb34f6642dbabb7201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2f85aebae1b6d67339f225bb1b8075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga5a2f85aebae1b6d67339f225bb1b8075">ALT_NAND_STAT_INTR_EN1_INT_ACT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5a2f85aebae1b6d67339f225bb1b8075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfd6e9b8c403b106ee7e8f80758c108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga3cfd6e9b8c403b106ee7e8f80758c108">ALT_NAND_STAT_INTR_EN1_INT_ACT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga3cfd6e9b8c403b106ee7e8f80758c108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4d4fcd9b7a215192eda3f8dffbd994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga8f4d4fcd9b7a215192eda3f8dffbd994">ALT_NAND_STAT_INTR_EN1_INT_ACT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga8f4d4fcd9b7a215192eda3f8dffbd994"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : rst_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd778f76a78ed99b6bffd4bdb4b03dfff"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_RST_COMP"></a></p>
<p>A reset command has completed on this bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5a27dbd7780768fb9a0b3a864a982924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga5a27dbd7780768fb9a0b3a864a982924">ALT_NAND_STAT_INTR_EN1_RST_COMP_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga5a27dbd7780768fb9a0b3a864a982924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5389a697751ec1b028bbfab53d1a6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gad5389a697751ec1b028bbfab53d1a6ea">ALT_NAND_STAT_INTR_EN1_RST_COMP_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gad5389a697751ec1b028bbfab53d1a6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04be76dcd6de4cf186d7343ea63ab1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga04be76dcd6de4cf186d7343ea63ab1ce">ALT_NAND_STAT_INTR_EN1_RST_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga04be76dcd6de4cf186d7343ea63ab1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d09db9b0a8b032000476912db8dabc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga0d09db9b0a8b032000476912db8dabc1">ALT_NAND_STAT_INTR_EN1_RST_COMP_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga0d09db9b0a8b032000476912db8dabc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44cb2302b9d6d77d106d48954000ad7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga44cb2302b9d6d77d106d48954000ad7a">ALT_NAND_STAT_INTR_EN1_RST_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga44cb2302b9d6d77d106d48954000ad7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964e8af42bb113f122ba3ce001c4816b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga964e8af42bb113f122ba3ce001c4816b">ALT_NAND_STAT_INTR_EN1_RST_COMP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga964e8af42bb113f122ba3ce001c4816b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bdd17f5a3bc90b99bc9319e52bf9cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga22bdd17f5a3bc90b99bc9319e52bf9cc">ALT_NAND_STAT_INTR_EN1_RST_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga22bdd17f5a3bc90b99bc9319e52bf9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dcaddfc5335ffee987c61eaf1d434b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga5dcaddfc5335ffee987c61eaf1d434b9">ALT_NAND_STAT_INTR_EN1_RST_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga5dcaddfc5335ffee987c61eaf1d434b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cmd_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9c88579f35dd6be4cc1f805e3d740bec"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR"></a></p>
<p>A pipeline command sequence has been violated. This occurs when Map 01 page read/write address does not match the corresponding expected address from the pipeline commands issued earlier.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad2e46a89800ca207029d3aab467d8f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gad2e46a89800ca207029d3aab467d8f0a">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gad2e46a89800ca207029d3aab467d8f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82db13d8c79ea24e96e3bc005d7d9f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga82db13d8c79ea24e96e3bc005d7d9f72">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga82db13d8c79ea24e96e3bc005d7d9f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb298d83931b9022e474d1be64f401c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaacb298d83931b9022e474d1be64f401c">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaacb298d83931b9022e474d1be64f401c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1050945ed049326eb7b98cc694dce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga0d1050945ed049326eb7b98cc694dce4">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ga0d1050945ed049326eb7b98cc694dce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16db86a0d15dcffe2d297bfc6f61090a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga16db86a0d15dcffe2d297bfc6f61090a">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:ga16db86a0d15dcffe2d297bfc6f61090a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55774fb67b514939b0ce0db3cd330fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga55774fb67b514939b0ce0db3cd330fe6">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga55774fb67b514939b0ce0db3cd330fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081c7dd42e6a5289c62e24026bd236f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga081c7dd42e6a5289c62e24026bd236f1">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga081c7dd42e6a5289c62e24026bd236f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfcf507b8e0b3f4d36647fd706d1758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaacfcf507b8e0b3f4d36647fd706d1758">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:gaacfcf507b8e0b3f4d36647fd706d1758"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : page_xfer_inc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6a99033c2808ce70134f65c806bc3765"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC"></a></p>
<p>For every page of data transfer to or from the device, this bit will be set.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6bcc0bf86fc8308acec7a79fecde47b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga6bcc0bf86fc8308acec7a79fecde47b9">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga6bcc0bf86fc8308acec7a79fecde47b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2169e9411dc3d679f8598fd7a7e205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gabb2169e9411dc3d679f8598fd7a7e205">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gabb2169e9411dc3d679f8598fd7a7e205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d95b7c3c6efc42cb26a000c610b76fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga4d95b7c3c6efc42cb26a000c610b76fc">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4d95b7c3c6efc42cb26a000c610b76fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b3eb7b4e23db87d0e0c8a385807115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga13b3eb7b4e23db87d0e0c8a385807115">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:ga13b3eb7b4e23db87d0e0c8a385807115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0922ec5ae85324b7df5d3e2a221d161d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga0922ec5ae85324b7df5d3e2a221d161d">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:ga0922ec5ae85324b7df5d3e2a221d161d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8d8cb8929212bf39cfd621a5260f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gadf8d8cb8929212bf39cfd621a5260f6d">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadf8d8cb8929212bf39cfd621a5260f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a567292ca94b0bffb2fcdf8d9e9f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gac5a567292ca94b0bffb2fcdf8d9e9f7d">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:gac5a567292ca94b0bffb2fcdf8d9e9f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c38d4273ff16c8706ca6a60dbd1fa74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ga3c38d4273ff16c8706ca6a60dbd1fa74">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:ga3c38d4273ff16c8706ca6a60dbd1fa74"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1__s">ALT_NAND_STAT_INTR_EN1_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa42b5f198451508430dcd96488ea8fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gaa42b5f198451508430dcd96488ea8fb2">ALT_NAND_STAT_INTR_EN1_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:gaa42b5f198451508430dcd96488ea8fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gae68744a47a850af7c5dbb2b55a6bb033"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1__s">ALT_NAND_STAT_INTR_EN1_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gae68744a47a850af7c5dbb2b55a6bb033">ALT_NAND_STAT_INTR_EN1_t</a></td></tr>
<tr class="separator:gae68744a47a850af7c5dbb2b55a6bb033"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1__s" id="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_STAT_INTR_EN1_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html">ALT_NAND_STAT_INTR_EN1</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab9de6e449b840d04370ebb97f6f25165"></a>uint32_t</td>
<td class="fieldname">
ecc_uncor_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac7156b232aa10f617c0254283e1e3654"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2165e2a07f9049d57b0f615a87abca4c"></a>uint32_t</td>
<td class="fieldname">
dma_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaed50b750e09c454534fb873e8c98e86"></a>uint32_t</td>
<td class="fieldname">
time_out: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_TIME_OUT">ALT_NAND_STAT_INTR_EN1_TIME_OUT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0146f053418f79b96df1b731e070ffba"></a>uint32_t</td>
<td class="fieldname">
program_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af457dd2337866cec140313ae6a3ec8a8"></a>uint32_t</td>
<td class="fieldname">
erase_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_FAIL">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3e9cd8404a4daa0a0a335137715082e5"></a>uint32_t</td>
<td class="fieldname">
load_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LD_COMP">ALT_NAND_STAT_INTR_EN1_LD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac3009ea27c45e9aa9327024c6a2675d2"></a>uint32_t</td>
<td class="fieldname">
program_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6af4212c5b7566a4c26cdf20f5034f14"></a>uint32_t</td>
<td class="fieldname">
erase_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_COMP">ALT_NAND_STAT_INTR_EN1_ERASE_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a614b5c43eae63bb64e8fe34a341efdf6"></a>uint32_t</td>
<td class="fieldname">
pipe_cpybck_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab40ef911b02c553b21cc84ff7d18172e"></a>uint32_t</td>
<td class="fieldname">
locked_blk: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LOCKED_BLK">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7954994bfba241a94977173d6a60f1b4"></a>uint32_t</td>
<td class="fieldname">
unsup_cmd: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_UNSUP_CMD">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a869a4ee6a269477ee540f0caf25ec135"></a>uint32_t</td>
<td class="fieldname">
INT_act: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_INT_ACT">ALT_NAND_STAT_INTR_EN1_INT_ACT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afca8795dcb8669223db40b878f3bf6d6"></a>uint32_t</td>
<td class="fieldname">
rst_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_RST_COMP">ALT_NAND_STAT_INTR_EN1_RST_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a54228e245f0bb84f1aeb011b1f2ddc5b"></a>uint32_t</td>
<td class="fieldname">
pipe_cmd_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a335881461b1bba12b5cdfcf86b132811"></a>uint32_t</td>
<td class="fieldname">
page_xfer_inc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac32a1a2a427ba78d4e6beb50c74ac10d"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 16</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga4e894711e78b3a7a69b71bf86b5d54d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga66cca5affd41234e877632bd2ffeec89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8274c841ad8140f2f8956cf8fcd43bad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga765b0dabf8beb6d351bf388e29a2bdaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadb0436f5735538e4a41647af8ebb6588"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae1c1a482785f243a40f36f59aa589aec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb9cf87400067fff02b04918723f90d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1fe27b7533ca6f6dc7b25ff544fd2474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN1_ECC_UNCOR_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7b76ea295daaa4f5a814c71b136d7353"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafaade101422dfdda2c7750dff534c542"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga84058f7b8deeb0e0851c620da1b513e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf7fc4bfd318dad8202e41404e46057a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga02ca74c92fb8fd591f842fded4837065"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf3809edf2873530b92633014ceed8e5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f945fcf28df3af0fe7be91a6ad27de0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga86d504cf4636caa9750b573adbc731d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN1_DMA_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5c7532a57a22d1b8ecbfa592cf6fa4ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_TIME_OUT_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_TIME_OUT">ALT_NAND_STAT_INTR_EN1_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae84b8d8e491cb4775bfe99462c052527"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_TIME_OUT_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_TIME_OUT">ALT_NAND_STAT_INTR_EN1_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55931182b9390ca1851fc39eba946438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_TIME_OUT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_TIME_OUT">ALT_NAND_STAT_INTR_EN1_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga54b7c3852dd231448ff25b14bc6b1b16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_TIME_OUT_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_TIME_OUT">ALT_NAND_STAT_INTR_EN1_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga94253d1f819741d3d5631c2fb51116be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_TIME_OUT_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_TIME_OUT">ALT_NAND_STAT_INTR_EN1_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2aca1c1f4a0eadf309d1328c1d098e1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_TIME_OUT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_TIME_OUT">ALT_NAND_STAT_INTR_EN1_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacbaa86096ac4ad84130f7e71568a695c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_TIME_OUT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_TIME_OUT">ALT_NAND_STAT_INTR_EN1_TIME_OUT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1d38c44d04f90e70900939342ff8c4ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_TIME_OUT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_TIME_OUT">ALT_NAND_STAT_INTR_EN1_TIME_OUT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafd798903b0d3315e8ff10db58bbf895e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga38dcf55392ccdb83762c9dd4e53dbdfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga31c7b24597fa3a4eb8ccb470aaa1901f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad357c6eb862c245b55ab308388ffc3ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac9ee9e7ba45772e87e23fe033b6c3c67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabec5f28572c3ecca418ff5fb7f64c30d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae92fd681b1ba68e87911110723fdfa74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga10750aceefc32afee144d7a8f6d3b979"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN1_PROGRAM_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabdd80dd3d67367c8314c7e9360b7f319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_FAIL">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55e5446d86228dad3300165b26cf8ac3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_FAIL">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab5c9602d90bf405ee6a3e36d6c7f0199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_FAIL">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafead8c31a839af08acfe818539ddde54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_FAIL">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8a67ae69f058d946af21219e14758422"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_FAIL">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0ec34865a48511edc8f0b3c910a2ac4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_FAIL">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0265f04c5d416f494c558c0592117cf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_FAIL">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6162b494beef9d76a78d59494cefb1f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_FAIL">ALT_NAND_STAT_INTR_EN1_ERASE_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga206d17374c337a44ce3a1d40643219e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LD_COMP_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LD_COMP">ALT_NAND_STAT_INTR_EN1_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2811ba461f2e9f94ffc89ea27e16edc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LD_COMP_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LD_COMP">ALT_NAND_STAT_INTR_EN1_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga438d4640e11a3803acbb6829e18c5706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LD_COMP">ALT_NAND_STAT_INTR_EN1_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9442778d6ea278a2f27a04154253ee3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LD_COMP_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LD_COMP">ALT_NAND_STAT_INTR_EN1_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8578a38fe47824c1acaf6baa933c97b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LD_COMP_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LD_COMP">ALT_NAND_STAT_INTR_EN1_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf2641cc5de978c0ce100210fc41141a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LD_COMP">ALT_NAND_STAT_INTR_EN1_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga30a7539ba89ad54a380793d63b6e88ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LD_COMP">ALT_NAND_STAT_INTR_EN1_LD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga250f9a8ee1a10f106851baba0a339d05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LD_COMP">ALT_NAND_STAT_INTR_EN1_LD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae1be9b4a978574829676ef442b1595ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6ab42edb5e3e5ff18e68bfd4a8b12297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga10f5dbfec9ab888956cedfca7abce91a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d37c3b749f55b7a86176353b4599c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa4f1cd27859ea979e295aaf8a74d4934"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9aab5e3c84068870e6651054a0027c1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ac5698246b800b7c583958d5c6c2f9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga287ef02a763ce87256f3b12ab44b2c83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN1_PROGRAM_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac419b55d86e5b7c30fcaa39b8a6f6eba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_COMP_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_COMP">ALT_NAND_STAT_INTR_EN1_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf17fbc6d05ee926362bb65beda765441"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_COMP_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_COMP">ALT_NAND_STAT_INTR_EN1_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga872b71950a3ea51f6920b357182132df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_COMP">ALT_NAND_STAT_INTR_EN1_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8de464edcc1262831aac37f6b53acfb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_COMP_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_COMP">ALT_NAND_STAT_INTR_EN1_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga18a43bbc8ba6765a08e98faf864b2f6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_COMP_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_COMP">ALT_NAND_STAT_INTR_EN1_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga92e23791264a7133c5166de5f00e5d31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_COMP">ALT_NAND_STAT_INTR_EN1_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga37901c3469ac49b1adfdc75eec461dd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_COMP">ALT_NAND_STAT_INTR_EN1_ERASE_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga40f34a9bc6f850b65e7caf081c6cb1e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_ERASE_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_ERASE_COMP">ALT_NAND_STAT_INTR_EN1_ERASE_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga55785b49a1585857d083f1bff7cdb0a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab8e630e75b53829ed17f28475baab9d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4a20a08524acd95bb0266f7712018e3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0ee239986d41ecb45e55214d54c402fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga09bd3c0233a16bcf4655abc1247cba14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9b58a6039615fae6d346a1685f4c802f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c6ff7054cdf43e69a7a8c9ed13a24a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacced8a11643f810b50ad0d4843c1a6b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN1_PIPE_CPYBCK_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf5ed0477e9a693e225805bf47788c6ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LOCKED_BLK">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8bceca0af94478cdf0affa1055248407"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LOCKED_BLK">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac840fe5a4f3612eddb58ecf8a1ae0ee6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LOCKED_BLK">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gada7bc74a77cb16642a69f5f55fefa891"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LOCKED_BLK">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8616613d627a080168b21d45f86360d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LOCKED_BLK">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaaae7ae60961a538e49e6f9f3355c2775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LOCKED_BLK">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad51ec2f90bf1c8cb67ecea1fcc00427d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LOCKED_BLK">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa7cb7b87cf9c7bdc33fb1c1b6544b802"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_LOCKED_BLK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_LOCKED_BLK">ALT_NAND_STAT_INTR_EN1_LOCKED_BLK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3b99f2964cd870c777034ef4d2d9d442"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_UNSUP_CMD">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeb031c8b90c9aee294a7aab4e1c56c0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_UNSUP_CMD">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8771c6a3a37628078c34ec22a354071f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_UNSUP_CMD">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga04361bb9a3b67cc40ad17c81e0300c41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_UNSUP_CMD">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaba42f0c70f9375449c778ce3c4e695cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_UNSUP_CMD">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga859dbbd85a3a3d73a20014a5b0879024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_UNSUP_CMD">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga85a1df8674151e810eeb18bf7b4db09f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_UNSUP_CMD">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga88ca689e91d416ede03f3ce46aad75ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_UNSUP_CMD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_UNSUP_CMD">ALT_NAND_STAT_INTR_EN1_UNSUP_CMD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5552b868f3a6f313386cae990817a74c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_INT_ACT_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_INT_ACT">ALT_NAND_STAT_INTR_EN1_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadc669f72e4848bc34ae54ca1b7b1dad6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_INT_ACT_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_INT_ACT">ALT_NAND_STAT_INTR_EN1_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf426541a633f2f46ab07bf0f8f5293a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_INT_ACT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_INT_ACT">ALT_NAND_STAT_INTR_EN1_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3db08f2397291b6e73d4a3411c992a62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_INT_ACT_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_INT_ACT">ALT_NAND_STAT_INTR_EN1_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae5aad9b5d0dd98fb34f6642dbabb7201"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_INT_ACT_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_INT_ACT">ALT_NAND_STAT_INTR_EN1_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5a2f85aebae1b6d67339f225bb1b8075"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_INT_ACT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_INT_ACT">ALT_NAND_STAT_INTR_EN1_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3cfd6e9b8c403b106ee7e8f80758c108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_INT_ACT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_INT_ACT">ALT_NAND_STAT_INTR_EN1_INT_ACT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8f4d4fcd9b7a215192eda3f8dffbd994"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_INT_ACT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_INT_ACT">ALT_NAND_STAT_INTR_EN1_INT_ACT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5a27dbd7780768fb9a0b3a864a982924"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_RST_COMP_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_RST_COMP">ALT_NAND_STAT_INTR_EN1_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad5389a697751ec1b028bbfab53d1a6ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_RST_COMP_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_RST_COMP">ALT_NAND_STAT_INTR_EN1_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga04be76dcd6de4cf186d7343ea63ab1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_RST_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_RST_COMP">ALT_NAND_STAT_INTR_EN1_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d09db9b0a8b032000476912db8dabc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_RST_COMP_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_RST_COMP">ALT_NAND_STAT_INTR_EN1_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga44cb2302b9d6d77d106d48954000ad7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_RST_COMP_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_RST_COMP">ALT_NAND_STAT_INTR_EN1_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga964e8af42bb113f122ba3ce001c4816b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_RST_COMP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_RST_COMP">ALT_NAND_STAT_INTR_EN1_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga22bdd17f5a3bc90b99bc9319e52bf9cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_RST_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_RST_COMP">ALT_NAND_STAT_INTR_EN1_RST_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5dcaddfc5335ffee987c61eaf1d434b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_RST_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_RST_COMP">ALT_NAND_STAT_INTR_EN1_RST_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad2e46a89800ca207029d3aab467d8f0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga82db13d8c79ea24e96e3bc005d7d9f72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaacb298d83931b9022e474d1be64f401c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d1050945ed049326eb7b98cc694dce4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga16db86a0d15dcffe2d297bfc6f61090a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga55774fb67b514939b0ce0db3cd330fe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga081c7dd42e6a5289c62e24026bd236f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaacfcf507b8e0b3f4d36647fd706d1758"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN1_PIPE_CMD_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6bcc0bf86fc8308acec7a79fecde47b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabb2169e9411dc3d679f8598fd7a7e205"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4d95b7c3c6efc42cb26a000c610b76fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga13b3eb7b4e23db87d0e0c8a385807115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0922ec5ae85324b7df5d3e2a221d161d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadf8d8cb8929212bf39cfd621a5260f6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5a567292ca94b0bffb2fcdf8d9e9f7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3c38d4273ff16c8706ca6a60dbd1fa74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN1_PAGE_XFER_INC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa42b5f198451508430dcd96488ea8fb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN1_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html">ALT_NAND_STAT_INTR_EN1</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gae68744a47a850af7c5dbb2b55a6bb033"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1__s">ALT_NAND_STAT_INTR_EN1_s</a> <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html#gae68744a47a850af7c5dbb2b55a6bb033">ALT_NAND_STAT_INTR_EN1_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n1.html">ALT_NAND_STAT_INTR_EN1</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
