<stg><name>streamtoparallelwithburst_Pipeline_VITIS_LOOP_20_2</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %out_memory_assign_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_memory_assign

]]></Node>
<StgValue><ssdm name="out_memory_assign_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %icmp_ln14_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln14

]]></Node>
<StgValue><ssdm name="icmp_ln14_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %shl_ln25_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %shl_ln25

]]></Node>
<StgValue><ssdm name="shl_ln25_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %zext_ln20_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %tmp_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
newFuncRoot:6 %zext_ln20_cast = zext i6 %zext_ln20_read

]]></Node>
<StgValue><ssdm name="zext_ln20_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 10, i32 1024, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:1 %icmp_ln20 = icmp_eq  i32 %i_1, i32 %tmp_read

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:2 %add_ln20 = add i32 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln20 = br i1 %icmp_ln20, void %for.body.split, void %for.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.body.split:4 %final_s2m_len_load = load i32 %final_s2m_len

]]></Node>
<StgValue><ssdm name="final_s2m_len_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:5 %tmp_1 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %final_s2m_len_load, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body.split:6 %icmp_ln1077 = icmp_ne  i22 %tmp_1, i22 0

]]></Node>
<StgValue><ssdm name="icmp_ln1077"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:7 %and_ln24 = and i1 %icmp_ln14_read, i1 %icmp_ln1077

]]></Node>
<StgValue><ssdm name="and_ln24"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:12 %br_ln24 = br i1 %and_ln24, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln20 = store i32 %add_ln20, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln20 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.split:2 %inbuf_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %inbuf

]]></Node>
<StgValue><ssdm name="inbuf_read"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="33">
<![CDATA[
for.body.split:3 %in_val_data_filed_V = trunc i33 %inbuf_read

]]></Node>
<StgValue><ssdm name="in_val_data_filed_V"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
for.body.split:8 %shl_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %i_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="35">
<![CDATA[
for.body.split:9 %zext_ln27_1 = zext i35 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:10 %add_ln27 = add i64 %out_memory_assign_read, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:0 %trunc_ln2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln27, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:0 %add_ln25 = add i64 %add_ln27, i64 4

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:2 %trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln25, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:0 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln20"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:11 %zext_ln27 = zext i32 %in_val_data_filed_V

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="61">
<![CDATA[
if.else:1 %sext_ln27 = sext i61 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else:2 %gmem0_addr_1 = getelementptr i64 %gmem0, i64 %sext_ln27

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.else:3 %empty_43 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:1 %shl_ln25_1 = shl i64 %zext_ln27, i64 %zext_ln20_cast

]]></Node>
<StgValue><ssdm name="shl_ln25_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="61">
<![CDATA[
if.then:3 %sext_ln25 = sext i61 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:4 %gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln25

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then:5 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="61" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
if.else:4 %write_ln27 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem0_addr_1, i64 %zext_ln27, i8 15

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
if.then:6 %write_ln25 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem0_addr, i64 %shl_ln25_1, i8 %shl_ln25_read

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="63" st_id="5" stage="14" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="14" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="65" st_id="6" stage="13" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="13" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="67" st_id="7" stage="12" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="12" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="69" st_id="8" stage="11" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="11" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="71" st_id="9" stage="10" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="10" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="73" st_id="10" stage="9" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="9" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="75" st_id="11" stage="8" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="8" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="77" st_id="12" stage="7" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="7" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="79" st_id="13" stage="6" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="6" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="81" st_id="14" stage="5" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="5" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="83" st_id="15" stage="4" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="4" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="85" st_id="16" stage="3" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="3" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="87" st_id="17" stage="2" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="88" st_id="17" stage="2" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="89" st_id="18" stage="1" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else:5 %empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="90" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
if.else:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="91" st_id="18" stage="1" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then:7 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="92" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
if.then:8 %br_ln25 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="153" name="tmp" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp"/></StgValue>
</port>
<port id="154" name="zext_ln20" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln20"/></StgValue>
</port>
<port id="155" name="gmem0" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="156" name="shl_ln25" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shl_ln25"/></StgValue>
</port>
<port id="157" name="inbuf" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="inbuf"/></StgValue>
</port>
<port id="158" name="icmp_ln14" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="icmp_ln14"/></StgValue>
</port>
<port id="159" name="out_memory_assign" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_memory_assign"/></StgValue>
</port>
<port id="160" name="final_s2m_len" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="final_s2m_len"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="162" from="StgValue_161" to="i" fromId="161" toId="21">
</dataflow>
<dataflow id="164" from="_ssdm_op_Read.ap_auto.i64" to="out_memory_assign_read" fromId="163" toId="22">
</dataflow>
<dataflow id="165" from="out_memory_assign" to="out_memory_assign_read" fromId="159" toId="22">
</dataflow>
<dataflow id="167" from="_ssdm_op_Read.ap_auto.i1" to="icmp_ln14_read" fromId="166" toId="23">
</dataflow>
<dataflow id="168" from="icmp_ln14" to="icmp_ln14_read" fromId="158" toId="23">
</dataflow>
<dataflow id="170" from="_ssdm_op_Read.ap_auto.i8" to="shl_ln25_read" fromId="169" toId="24">
</dataflow>
<dataflow id="171" from="shl_ln25" to="shl_ln25_read" fromId="156" toId="24">
</dataflow>
<dataflow id="173" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln20_read" fromId="172" toId="25">
</dataflow>
<dataflow id="174" from="zext_ln20" to="zext_ln20_read" fromId="154" toId="25">
</dataflow>
<dataflow id="176" from="_ssdm_op_Read.ap_auto.i32" to="tmp_read" fromId="175" toId="26">
</dataflow>
<dataflow id="177" from="tmp" to="tmp_read" fromId="153" toId="26">
</dataflow>
<dataflow id="178" from="zext_ln20_read" to="zext_ln20_cast" fromId="25" toId="27">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="28">
</dataflow>
<dataflow id="181" from="gmem0" to="specinterface_ln0" fromId="155" toId="28">
</dataflow>
<dataflow id="183" from="empty_0" to="specinterface_ln0" fromId="182" toId="28">
</dataflow>
<dataflow id="185" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="28">
</dataflow>
<dataflow id="186" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="28">
</dataflow>
<dataflow id="188" from="empty_1" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="190" from="StgValue_189" to="specinterface_ln0" fromId="189" toId="28">
</dataflow>
<dataflow id="192" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="28">
</dataflow>
<dataflow id="194" from="empty_2" to="specinterface_ln0" fromId="193" toId="28">
</dataflow>
<dataflow id="196" from="empty_3" to="specinterface_ln0" fromId="195" toId="28">
</dataflow>
<dataflow id="197" from="empty_1" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="199" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="28">
</dataflow>
<dataflow id="200" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="28">
</dataflow>
<dataflow id="201" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="28">
</dataflow>
<dataflow id="202" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="28">
</dataflow>
<dataflow id="203" from="empty_1" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="204" from="empty_1" to="specinterface_ln0" fromId="187" toId="28">
</dataflow>
<dataflow id="206" from="StgValue_205" to="specinterface_ln0" fromId="205" toId="28">
</dataflow>
<dataflow id="207" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="28">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="179" toId="29">
</dataflow>
<dataflow id="209" from="inbuf" to="specinterface_ln0" fromId="157" toId="29">
</dataflow>
<dataflow id="211" from="empty_5" to="specinterface_ln0" fromId="210" toId="29">
</dataflow>
<dataflow id="212" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="29">
</dataflow>
<dataflow id="213" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="29">
</dataflow>
<dataflow id="214" from="empty_1" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="215" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="29">
</dataflow>
<dataflow id="216" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="29">
</dataflow>
<dataflow id="217" from="empty_1" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="218" from="empty_1" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="219" from="empty_1" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="220" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="29">
</dataflow>
<dataflow id="221" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="29">
</dataflow>
<dataflow id="222" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="29">
</dataflow>
<dataflow id="223" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="29">
</dataflow>
<dataflow id="224" from="empty_1" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="225" from="empty_1" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="226" from="StgValue_205" to="specinterface_ln0" fromId="205" toId="29">
</dataflow>
<dataflow id="227" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="29">
</dataflow>
<dataflow id="228" from="StgValue_184" to="store_ln0" fromId="184" toId="30">
</dataflow>
<dataflow id="229" from="i" to="store_ln0" fromId="21" toId="30">
</dataflow>
<dataflow id="230" from="i" to="i_1" fromId="21" toId="32">
</dataflow>
<dataflow id="231" from="i_1" to="icmp_ln20" fromId="32" toId="33">
</dataflow>
<dataflow id="232" from="tmp_read" to="icmp_ln20" fromId="26" toId="33">
</dataflow>
<dataflow id="233" from="i_1" to="add_ln20" fromId="32" toId="34">
</dataflow>
<dataflow id="234" from="StgValue_161" to="add_ln20" fromId="161" toId="34">
</dataflow>
<dataflow id="235" from="icmp_ln20" to="br_ln20" fromId="33" toId="35">
</dataflow>
<dataflow id="236" from="final_s2m_len" to="final_s2m_len_load" fromId="160" toId="36">
</dataflow>
<dataflow id="238" from="_ssdm_op_PartSelect.i22.i32.i32.i32" to="tmp_1" fromId="237" toId="37">
</dataflow>
<dataflow id="239" from="final_s2m_len_load" to="tmp_1" fromId="36" toId="37">
</dataflow>
<dataflow id="240" from="StgValue_189" to="tmp_1" fromId="189" toId="37">
</dataflow>
<dataflow id="242" from="StgValue_241" to="tmp_1" fromId="241" toId="37">
</dataflow>
<dataflow id="243" from="tmp_1" to="icmp_ln1077" fromId="37" toId="38">
</dataflow>
<dataflow id="245" from="StgValue_244" to="icmp_ln1077" fromId="244" toId="38">
</dataflow>
<dataflow id="246" from="icmp_ln14_read" to="and_ln24" fromId="23" toId="39">
</dataflow>
<dataflow id="247" from="icmp_ln1077" to="and_ln24" fromId="38" toId="39">
</dataflow>
<dataflow id="248" from="and_ln24" to="br_ln24" fromId="39" toId="40">
</dataflow>
<dataflow id="249" from="add_ln20" to="store_ln20" fromId="34" toId="41">
</dataflow>
<dataflow id="250" from="i" to="store_ln20" fromId="21" toId="41">
</dataflow>
<dataflow id="252" from="_ssdm_op_Read.ap_fifo.volatile.i33P0A" to="inbuf_read" fromId="251" toId="43">
</dataflow>
<dataflow id="253" from="inbuf" to="inbuf_read" fromId="157" toId="43">
</dataflow>
<dataflow id="254" from="inbuf_read" to="in_val_data_filed_V" fromId="43" toId="44">
</dataflow>
<dataflow id="256" from="_ssdm_op_BitConcatenate.i35.i32.i3" to="shl_ln1" fromId="255" toId="45">
</dataflow>
<dataflow id="257" from="i_1" to="shl_ln1" fromId="32" toId="45">
</dataflow>
<dataflow id="259" from="StgValue_258" to="shl_ln1" fromId="258" toId="45">
</dataflow>
<dataflow id="260" from="shl_ln1" to="zext_ln27_1" fromId="45" toId="46">
</dataflow>
<dataflow id="261" from="out_memory_assign_read" to="add_ln27" fromId="22" toId="47">
</dataflow>
<dataflow id="262" from="zext_ln27_1" to="add_ln27" fromId="46" toId="47">
</dataflow>
<dataflow id="264" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln2" fromId="263" toId="48">
</dataflow>
<dataflow id="265" from="add_ln27" to="trunc_ln2" fromId="47" toId="48">
</dataflow>
<dataflow id="267" from="StgValue_266" to="trunc_ln2" fromId="266" toId="48">
</dataflow>
<dataflow id="269" from="StgValue_268" to="trunc_ln2" fromId="268" toId="48">
</dataflow>
<dataflow id="270" from="add_ln27" to="add_ln25" fromId="47" toId="49">
</dataflow>
<dataflow id="272" from="StgValue_271" to="add_ln25" fromId="271" toId="49">
</dataflow>
<dataflow id="273" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln1" fromId="263" toId="50">
</dataflow>
<dataflow id="274" from="add_ln25" to="trunc_ln1" fromId="49" toId="50">
</dataflow>
<dataflow id="275" from="StgValue_266" to="trunc_ln1" fromId="266" toId="50">
</dataflow>
<dataflow id="276" from="StgValue_268" to="trunc_ln1" fromId="268" toId="50">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecPipeline" to="specpipeline_ln21" fromId="277" toId="51">
</dataflow>
<dataflow id="279" from="StgValue_205" to="specpipeline_ln21" fromId="205" toId="51">
</dataflow>
<dataflow id="280" from="StgValue_184" to="specpipeline_ln21" fromId="184" toId="51">
</dataflow>
<dataflow id="281" from="StgValue_184" to="specpipeline_ln21" fromId="184" toId="51">
</dataflow>
<dataflow id="282" from="StgValue_184" to="specpipeline_ln21" fromId="184" toId="51">
</dataflow>
<dataflow id="283" from="empty_1" to="specpipeline_ln21" fromId="187" toId="51">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecLoopName" to="specloopname_ln20" fromId="284" toId="52">
</dataflow>
<dataflow id="287" from="empty_6" to="specloopname_ln20" fromId="286" toId="52">
</dataflow>
<dataflow id="288" from="in_val_data_filed_V" to="zext_ln27" fromId="44" toId="53">
</dataflow>
<dataflow id="289" from="trunc_ln2" to="sext_ln27" fromId="48" toId="54">
</dataflow>
<dataflow id="290" from="gmem0" to="gmem0_addr_1" fromId="155" toId="55">
</dataflow>
<dataflow id="291" from="sext_ln27" to="gmem0_addr_1" fromId="54" toId="55">
</dataflow>
<dataflow id="293" from="_ssdm_op_WriteReq.m_axi.p1i64" to="empty_43" fromId="292" toId="56">
</dataflow>
<dataflow id="294" from="gmem0_addr_1" to="empty_43" fromId="55" toId="56">
</dataflow>
<dataflow id="295" from="StgValue_161" to="empty_43" fromId="161" toId="56">
</dataflow>
<dataflow id="296" from="zext_ln27" to="shl_ln25_1" fromId="53" toId="57">
</dataflow>
<dataflow id="297" from="zext_ln20_cast" to="shl_ln25_1" fromId="27" toId="57">
</dataflow>
<dataflow id="298" from="trunc_ln1" to="sext_ln25" fromId="50" toId="58">
</dataflow>
<dataflow id="299" from="gmem0" to="gmem0_addr" fromId="155" toId="59">
</dataflow>
<dataflow id="300" from="sext_ln25" to="gmem0_addr" fromId="58" toId="59">
</dataflow>
<dataflow id="301" from="_ssdm_op_WriteReq.m_axi.p1i64" to="empty" fromId="292" toId="60">
</dataflow>
<dataflow id="302" from="gmem0_addr" to="empty" fromId="59" toId="60">
</dataflow>
<dataflow id="303" from="StgValue_161" to="empty" fromId="161" toId="60">
</dataflow>
<dataflow id="305" from="_ssdm_op_Write.m_axi.p1i64" to="write_ln27" fromId="304" toId="61">
</dataflow>
<dataflow id="306" from="gmem0_addr_1" to="write_ln27" fromId="55" toId="61">
</dataflow>
<dataflow id="307" from="zext_ln27" to="write_ln27" fromId="53" toId="61">
</dataflow>
<dataflow id="309" from="StgValue_308" to="write_ln27" fromId="308" toId="61">
</dataflow>
<dataflow id="310" from="_ssdm_op_Write.m_axi.p1i64" to="write_ln25" fromId="304" toId="62">
</dataflow>
<dataflow id="311" from="gmem0_addr" to="write_ln25" fromId="59" toId="62">
</dataflow>
<dataflow id="312" from="shl_ln25_1" to="write_ln25" fromId="57" toId="62">
</dataflow>
<dataflow id="313" from="shl_ln25_read" to="write_ln25" fromId="24" toId="62">
</dataflow>
<dataflow id="315" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="63">
</dataflow>
<dataflow id="316" from="gmem0_addr_1" to="empty_44" fromId="55" toId="63">
</dataflow>
<dataflow id="317" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="64">
</dataflow>
<dataflow id="318" from="gmem0_addr" to="empty_42" fromId="59" toId="64">
</dataflow>
<dataflow id="319" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="65">
</dataflow>
<dataflow id="320" from="gmem0_addr_1" to="empty_44" fromId="55" toId="65">
</dataflow>
<dataflow id="321" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="66">
</dataflow>
<dataflow id="322" from="gmem0_addr" to="empty_42" fromId="59" toId="66">
</dataflow>
<dataflow id="323" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="67">
</dataflow>
<dataflow id="324" from="gmem0_addr_1" to="empty_44" fromId="55" toId="67">
</dataflow>
<dataflow id="325" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="68">
</dataflow>
<dataflow id="326" from="gmem0_addr" to="empty_42" fromId="59" toId="68">
</dataflow>
<dataflow id="327" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="69">
</dataflow>
<dataflow id="328" from="gmem0_addr_1" to="empty_44" fromId="55" toId="69">
</dataflow>
<dataflow id="329" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="70">
</dataflow>
<dataflow id="330" from="gmem0_addr" to="empty_42" fromId="59" toId="70">
</dataflow>
<dataflow id="331" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="71">
</dataflow>
<dataflow id="332" from="gmem0_addr_1" to="empty_44" fromId="55" toId="71">
</dataflow>
<dataflow id="333" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="72">
</dataflow>
<dataflow id="334" from="gmem0_addr" to="empty_42" fromId="59" toId="72">
</dataflow>
<dataflow id="335" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="73">
</dataflow>
<dataflow id="336" from="gmem0_addr_1" to="empty_44" fromId="55" toId="73">
</dataflow>
<dataflow id="337" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="74">
</dataflow>
<dataflow id="338" from="gmem0_addr" to="empty_42" fromId="59" toId="74">
</dataflow>
<dataflow id="339" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="75">
</dataflow>
<dataflow id="340" from="gmem0_addr_1" to="empty_44" fromId="55" toId="75">
</dataflow>
<dataflow id="341" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="76">
</dataflow>
<dataflow id="342" from="gmem0_addr" to="empty_42" fromId="59" toId="76">
</dataflow>
<dataflow id="343" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="77">
</dataflow>
<dataflow id="344" from="gmem0_addr_1" to="empty_44" fromId="55" toId="77">
</dataflow>
<dataflow id="345" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="78">
</dataflow>
<dataflow id="346" from="gmem0_addr" to="empty_42" fromId="59" toId="78">
</dataflow>
<dataflow id="347" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="79">
</dataflow>
<dataflow id="348" from="gmem0_addr_1" to="empty_44" fromId="55" toId="79">
</dataflow>
<dataflow id="349" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="80">
</dataflow>
<dataflow id="350" from="gmem0_addr" to="empty_42" fromId="59" toId="80">
</dataflow>
<dataflow id="351" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="81">
</dataflow>
<dataflow id="352" from="gmem0_addr_1" to="empty_44" fromId="55" toId="81">
</dataflow>
<dataflow id="353" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="82">
</dataflow>
<dataflow id="354" from="gmem0_addr" to="empty_42" fromId="59" toId="82">
</dataflow>
<dataflow id="355" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="83">
</dataflow>
<dataflow id="356" from="gmem0_addr_1" to="empty_44" fromId="55" toId="83">
</dataflow>
<dataflow id="357" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="84">
</dataflow>
<dataflow id="358" from="gmem0_addr" to="empty_42" fromId="59" toId="84">
</dataflow>
<dataflow id="359" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="85">
</dataflow>
<dataflow id="360" from="gmem0_addr_1" to="empty_44" fromId="55" toId="85">
</dataflow>
<dataflow id="361" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="86">
</dataflow>
<dataflow id="362" from="gmem0_addr" to="empty_42" fromId="59" toId="86">
</dataflow>
<dataflow id="363" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="87">
</dataflow>
<dataflow id="364" from="gmem0_addr_1" to="empty_44" fromId="55" toId="87">
</dataflow>
<dataflow id="365" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="88">
</dataflow>
<dataflow id="366" from="gmem0_addr" to="empty_42" fromId="59" toId="88">
</dataflow>
<dataflow id="367" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_44" fromId="314" toId="89">
</dataflow>
<dataflow id="368" from="gmem0_addr_1" to="empty_44" fromId="55" toId="89">
</dataflow>
<dataflow id="369" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_42" fromId="314" toId="91">
</dataflow>
<dataflow id="370" from="gmem0_addr" to="empty_42" fromId="59" toId="91">
</dataflow>
<dataflow id="371" from="icmp_ln20" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="372" from="and_ln24" to="StgValue_3" fromId="39" toId="3">
</dataflow>
<dataflow id="373" from="and_ln24" to="StgValue_4" fromId="39" toId="4">
</dataflow>
<dataflow id="374" from="and_ln24" to="StgValue_5" fromId="39" toId="5">
</dataflow>
<dataflow id="375" from="and_ln24" to="StgValue_6" fromId="39" toId="6">
</dataflow>
<dataflow id="376" from="and_ln24" to="StgValue_7" fromId="39" toId="7">
</dataflow>
<dataflow id="377" from="and_ln24" to="StgValue_8" fromId="39" toId="8">
</dataflow>
<dataflow id="378" from="and_ln24" to="StgValue_9" fromId="39" toId="9">
</dataflow>
<dataflow id="379" from="and_ln24" to="StgValue_10" fromId="39" toId="10">
</dataflow>
<dataflow id="380" from="and_ln24" to="StgValue_11" fromId="39" toId="11">
</dataflow>
<dataflow id="381" from="and_ln24" to="StgValue_12" fromId="39" toId="12">
</dataflow>
<dataflow id="382" from="and_ln24" to="StgValue_13" fromId="39" toId="13">
</dataflow>
<dataflow id="383" from="and_ln24" to="StgValue_14" fromId="39" toId="14">
</dataflow>
<dataflow id="384" from="and_ln24" to="StgValue_15" fromId="39" toId="15">
</dataflow>
<dataflow id="385" from="and_ln24" to="StgValue_16" fromId="39" toId="16">
</dataflow>
<dataflow id="386" from="and_ln24" to="StgValue_17" fromId="39" toId="17">
</dataflow>
<dataflow id="387" from="and_ln24" to="StgValue_18" fromId="39" toId="18">
</dataflow>
<dataflow id="388" from="and_ln24" to="StgValue_19" fromId="39" toId="19">
</dataflow>
<dataflow id="389" from="icmp_ln20" to="StgValue_18" fromId="33" toId="18">
</dataflow>
</dataflows>


</stg>
