{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614706905446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614706905447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 02 12:41:45 2021 " "Processing started: Tue Mar 02 12:41:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614706905447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614706905447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614706905447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614706906832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614706906832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and64.v 1 1 " "Found 1 design units, including 1 entities, in source file and64.v" { { "Info" "ISGN_ENTITY_NAME" "1 and64 " "Found entity 1: and64" {  } { { "and64.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/and64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614706919754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614706919754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor64.v 1 1 " "Found 1 design units, including 1 entities, in source file xor64.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor64 " "Found entity 1: xor64" {  } { { "xor64.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/xor64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614706919761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614706919761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or64.v 1 1 " "Found 1 design units, including 1 entities, in source file or64.v" { { "Info" "ISGN_ENTITY_NAME" "1 or64 " "Found entity 1: or64" {  } { { "or64.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/or64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614706919768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614706919768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614706919770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614706919770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addition64.v 1 1 " "Found 1 design units, including 1 entities, in source file addition64.v" { { "Info" "ISGN_ENTITY_NAME" "1 addition64 " "Found entity 1: addition64" {  } { { "addition64.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/addition64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614706919776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614706919776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invert64.v 1 1 " "Found 1 design units, including 1 entities, in source file invert64.v" { { "Info" "ISGN_ENTITY_NAME" "1 invert64 " "Found entity 1: invert64" {  } { { "invert64.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/invert64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614706919783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614706919783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft1.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft1 " "Found entity 1: shiftLeft1" {  } { { "shiftLeft1.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/shiftLeft1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614706919791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614706919791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright1.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftright1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight1 " "Found entity 1: shiftRight1" {  } { { "shiftRight1.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/shiftRight1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614706919798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614706919798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614706919800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614706919800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jnot ALU.v(21) " "Verilog HDL Implicit Net warning at ALU.v(21): created implicit net for \"jnot\"" {  } { { "ALU.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/ALU.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614706919800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614706919847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invert64 invert64:invertA " "Elaborating entity \"invert64\" for hierarchy \"invert64:invertA\"" {  } { { "ALU.v" "invertA" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614706919891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addition64 addition64:add " "Elaborating entity \"addition64\" for hierarchy \"addition64:add\"" {  } { { "ALU.v" "add" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/ALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614706919903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out addition64.v(6) " "Verilog HDL or VHDL warning at addition64.v(6): object \"carry_out\" assigned a value but never read" {  } { { "addition64.v" "" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/addition64.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614706919913 "|ALU|addition64:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and64 and64:andAB " "Elaborating entity \"and64\" for hierarchy \"and64:andAB\"" {  } { { "ALU.v" "andAB" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614706919914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or64 or64:orAB " "Elaborating entity \"or64\" for hierarchy \"or64:orAB\"" {  } { { "ALU.v" "orAB" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/ALU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614706919926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor64 xor64:xorAB " "Elaborating entity \"xor64\" for hierarchy \"xor64:xorAB\"" {  } { { "ALU.v" "xorAB" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/ALU.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614706919937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft1 shiftLeft1:shiftAl " "Elaborating entity \"shiftLeft1\" for hierarchy \"shiftLeft1:shiftAl\"" {  } { { "ALU.v" "shiftAl" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/ALU.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614706919947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight1 shiftRight1:shiftAr " "Elaborating entity \"shiftRight1\" for hierarchy \"shiftRight1:shiftAr\"" {  } { { "ALU.v" "shiftAr" { Text "C:/Users/gdona/OneDrive/Documents/GitHub/CompArc/ALU/ALU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614706919959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614706920988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614706923557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614706923557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "940 " "Implemented 940 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "134 " "Implemented 134 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614706923749 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614706923749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "742 " "Implemented 742 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614706923749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614706923749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614706923797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 02 12:42:03 2021 " "Processing ended: Tue Mar 02 12:42:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614706923797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614706923797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614706923797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614706923797 ""}
