<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>dp14rxss: XDpRxSs_Config Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">dp14rxss
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_dp_rx_ss___config.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XDpRxSs_Config Struct Reference<div class="ingroups"><a class="el" href="group__dprxss__v8__1.html">Dprxss_v8_1</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This typedef contains configuration information for the DisplayPort Receiver Subsystem core.  
 <a href="struct_x_dp_rx_ss___config.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a97e296a5d464e36bb8d0a77cbf0a390c"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#a97e296a5d464e36bb8d0a77cbf0a390c">DeviceId</a></td></tr>
<tr class="memdesc:a97e296a5d464e36bb8d0a77cbf0a390c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeviceId is the unique ID of the DisplayPort RX Subsystem core.  <a href="#a97e296a5d464e36bb8d0a77cbf0a390c">More...</a><br/></td></tr>
<tr class="separator:a97e296a5d464e36bb8d0a77cbf0a390c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ebda7704c9682d7b8fc8073da88ad8"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#a51ebda7704c9682d7b8fc8073da88ad8">BaseAddress</a></td></tr>
<tr class="memdesc:a51ebda7704c9682d7b8fc8073da88ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">BaseAddress is the physical base address of the core's registers.  <a href="#a51ebda7704c9682d7b8fc8073da88ad8">More...</a><br/></td></tr>
<tr class="separator:a51ebda7704c9682d7b8fc8073da88ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4aabc3c437ecdf3160ba536f4aad429"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#aa4aabc3c437ecdf3160ba536f4aad429">SecondaryChEn</a></td></tr>
<tr class="memdesc:aa4aabc3c437ecdf3160ba536f4aad429"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Subsystem core supports audio packets being sent by the secondary channel.  <a href="#aa4aabc3c437ecdf3160ba536f4aad429">More...</a><br/></td></tr>
<tr class="separator:aa4aabc3c437ecdf3160ba536f4aad429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80171eefe19931e1ff223e570f1824c"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#ae80171eefe19931e1ff223e570f1824c">MaxNumAudioCh</a></td></tr>
<tr class="memdesc:ae80171eefe19931e1ff223e570f1824c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The total number of Audio channels supported by this core instance.  <a href="#ae80171eefe19931e1ff223e570f1824c">More...</a><br/></td></tr>
<tr class="separator:ae80171eefe19931e1ff223e570f1824c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a18d32ddf160bf0b9022cc29bb9fa2d"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#a7a18d32ddf160bf0b9022cc29bb9fa2d">MaxBpc</a></td></tr>
<tr class="memdesc:a7a18d32ddf160bf0b9022cc29bb9fa2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum bits/color supported by this Subsystem core.  <a href="#a7a18d32ddf160bf0b9022cc29bb9fa2d">More...</a><br/></td></tr>
<tr class="separator:a7a18d32ddf160bf0b9022cc29bb9fa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dabb89d18ef5262ca4b527804923365"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#a6dabb89d18ef5262ca4b527804923365">HdcpEnable</a></td></tr>
<tr class="memdesc:a6dabb89d18ef5262ca4b527804923365"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Subsystem core supports digital content protection.  <a href="#a6dabb89d18ef5262ca4b527804923365">More...</a><br/></td></tr>
<tr class="separator:a6dabb89d18ef5262ca4b527804923365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ebe7a54d610bfbc6c1940bc30cb889"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#a32ebe7a54d610bfbc6c1940bc30cb889">Hdcp22Enable</a></td></tr>
<tr class="memdesc:a32ebe7a54d610bfbc6c1940bc30cb889"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Subsystem core supports digital content protection(HDCP22).  <a href="#a32ebe7a54d610bfbc6c1940bc30cb889">More...</a><br/></td></tr>
<tr class="separator:a32ebe7a54d610bfbc6c1940bc30cb889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047730675b73e61d032c00a7c4e35cdd"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#a047730675b73e61d032c00a7c4e35cdd">MaxLaneCount</a></td></tr>
<tr class="memdesc:a047730675b73e61d032c00a7c4e35cdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum lane count supported by this core instance.  <a href="#a047730675b73e61d032c00a7c4e35cdd">More...</a><br/></td></tr>
<tr class="separator:a047730675b73e61d032c00a7c4e35cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d4fd56bf410f4f04b6e5bc6c66a8fd"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#af6d4fd56bf410f4f04b6e5bc6c66a8fd">MstSupport</a></td></tr>
<tr class="memdesc:af6d4fd56bf410f4f04b6e5bc6c66a8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi-stream transport (MST) mode is enabled by this core instance.  <a href="#af6d4fd56bf410f4f04b6e5bc6c66a8fd">More...</a><br/></td></tr>
<tr class="separator:af6d4fd56bf410f4f04b6e5bc6c66a8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acbe5bd683af0f65f4192a8280288be"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#a0acbe5bd683af0f65f4192a8280288be">NumMstStreams</a></td></tr>
<tr class="memdesc:a0acbe5bd683af0f65f4192a8280288be"><td class="mdescLeft">&#160;</td><td class="mdescRight">The total number of MST streams supported by this core instance.  <a href="#a0acbe5bd683af0f65f4192a8280288be">More...</a><br/></td></tr>
<tr class="separator:a0acbe5bd683af0f65f4192a8280288be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1783e6e0b59b36314ec3a874cd58d6e7"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#a1783e6e0b59b36314ec3a874cd58d6e7">ColorFormat</a></td></tr>
<tr class="memdesc:a1783e6e0b59b36314ec3a874cd58d6e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of color format supported by this core instance.  <a href="#a1783e6e0b59b36314ec3a874cd58d6e7">More...</a><br/></td></tr>
<tr class="separator:a1783e6e0b59b36314ec3a874cd58d6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895c3f58cf434d32d2cb4aafcc87d1b9"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#a895c3f58cf434d32d2cb4aafcc87d1b9">IncludeClkWiz</a></td></tr>
<tr class="memdesc:a895c3f58cf434d32d2cb4aafcc87d1b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; axi i2c support &gt;  <a href="#a895c3f58cf434d32d2cb4aafcc87d1b9">More...</a><br/></td></tr>
<tr class="separator:a895c3f58cf434d32d2cb4aafcc87d1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1503a7da8b668879f291553428cd8a04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_dp_rx_ss___iic_sub_core.html">XDpRxSs_IicSubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#a1503a7da8b668879f291553428cd8a04">IicSubCore</a></td></tr>
<tr class="memdesc:a1503a7da8b668879f291553428cd8a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; clocking wizard support for dec_clk &gt;  <a href="#a1503a7da8b668879f291553428cd8a04">More...</a><br/></td></tr>
<tr class="separator:a1503a7da8b668879f291553428cd8a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd4deffc6507ae5abf12da8536c2955"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_dp_rx_ss___tmr_ctr_sub_core.html">XDpRxSs_TmrCtrSubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#a4fd4deffc6507ae5abf12da8536c2955">TmrCtrSubCore</a></td></tr>
<tr class="memdesc:a4fd4deffc6507ae5abf12da8536c2955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Counter Configuration.  <a href="#a4fd4deffc6507ae5abf12da8536c2955">More...</a><br/></td></tr>
<tr class="separator:a4fd4deffc6507ae5abf12da8536c2955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d2addc73d0929beb2fc7ce90556cf8"><td class="memItemLeft" align="right" valign="top">XDpRxSs_ClkWizSubCore&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#a15d2addc73d0929beb2fc7ce90556cf8">ClkWizSubCore</a></td></tr>
<tr class="memdesc:a15d2addc73d0929beb2fc7ce90556cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clocking Wizard Configuration.  <a href="#a15d2addc73d0929beb2fc7ce90556cf8">More...</a><br/></td></tr>
<tr class="separator:a15d2addc73d0929beb2fc7ce90556cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb687e5c8ca0d9f94d97f302b65f9427"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_dp_rx_ss___dp_sub_core.html">XDpRxSs_DpSubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#abb687e5c8ca0d9f94d97f302b65f9427">DpSubCore</a></td></tr>
<tr class="memdesc:abb687e5c8ca0d9f94d97f302b65f9427"><td class="mdescLeft">&#160;</td><td class="mdescRight">DisplayPort Configuration.  <a href="#abb687e5c8ca0d9f94d97f302b65f9427">More...</a><br/></td></tr>
<tr class="separator:abb687e5c8ca0d9f94d97f302b65f9427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf642266c739030387a1ef4706c0508b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_dp_rx_ss___hdcp1x_sub_core.html">XDpRxSs_Hdcp1xSubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp_rx_ss___config.html#abf642266c739030387a1ef4706c0508b">Hdcp1xSubCore</a></td></tr>
<tr class="memdesc:abf642266c739030387a1ef4706c0508b"><td class="mdescLeft">&#160;</td><td class="mdescRight">HDCP Configuration.  <a href="#abf642266c739030387a1ef4706c0508b">More...</a><br/></td></tr>
<tr class="separator:abf642266c739030387a1ef4706c0508b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This typedef contains configuration information for the DisplayPort Receiver Subsystem core. </p>
<p>Each DisplayPort RX Subsystem core should have a configuration structure associated. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a51ebda7704c9682d7b8fc8073da88ad8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XDpRxSs_Config::BaseAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BaseAddress is the physical base address of the core's registers. </p>

<p>Referenced by <a class="el" href="xdprxss__dp14__rx_8c.html#ab705b88ffccba236871be621549ff82d">DpRxSs_CRCTestEventHandler()</a>, <a class="el" href="xdprxss__debug__example_8c.html#a1ba81c8bc9e52facf98dbea2915e557d">DpRxSs_DebugExample()</a>, <a class="el" href="xdprxss__hdcp__example_8c.html#a33c9dce40424c29784819adc27eaf94e">DpRxSs_HdcpExample()</a>, <a class="el" href="xdprxss__intr__example_8c.html#aa3b5b709da2f704130f76b2cb237952c">DpRxSs_IntrExample()</a>, <a class="el" href="xdprxss__dp14__rx_8c.html#af156063f36b49c86c9717247990be0de">DpRxSs_Main()</a>, <a class="el" href="xdprxss__mst__example_8c.html#a4ee6ff10963ea3a0f8d8e340983a5a99">DpRxSs_MstExample()</a>, <a class="el" href="xdprxss__selftest__example_8c.html#a1aca85908f837f0659efe764a4216c3d">DpRxSs_SelfTestExample()</a>, <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>, and <a class="el" href="xdprxss__hdcp22_8h.html#a18f08a77da422181a3892af133ee3387">XDpRxSs_SubcoreInitHdcp22()</a>.</p>

</div>
</div>
<a class="anchor" id="a15d2addc73d0929beb2fc7ce90556cf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XDpRxSs_ClkWizSubCore XDpRxSs_Config::ClkWizSubCore</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clocking Wizard Configuration. </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a1783e6e0b59b36314ec3a874cd58d6e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDpRxSs_Config::ColorFormat</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type of color format supported by this core instance. </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga5bcda88f1e979aa99b8a903a12e421fc">XDpRxSs_ReportCoreInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a97e296a5d464e36bb8d0a77cbf0a390c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XDpRxSs_Config::DeviceId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DeviceId is the unique ID of the DisplayPort RX Subsystem core. </p>

</div>
</div>
<a class="anchor" id="abb687e5c8ca0d9f94d97f302b65f9427"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_dp_rx_ss___dp_sub_core.html">XDpRxSs_DpSubCore</a> XDpRxSs_Config::DpSubCore</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DisplayPort Configuration. </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="abf642266c739030387a1ef4706c0508b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_dp_rx_ss___hdcp1x_sub_core.html">XDpRxSs_Hdcp1xSubCore</a> XDpRxSs_Config::Hdcp1xSubCore</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HDCP Configuration. </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a32ebe7a54d610bfbc6c1940bc30cb889"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDpRxSs_Config::Hdcp22Enable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This Subsystem core supports digital content protection(HDCP22). </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>, <a class="el" href="group__dprxss__v8__1.html#gad0f6fdb3c86e2533550b5beb94f4923a">XDpRxSs_HdcpDisable()</a>, <a class="el" href="group__dprxss__v8__1.html#ga66ba97844950d7367b4bee8096e5fce6">XDpRxSs_HdcpEnable()</a>, and <a class="el" href="group__dprxss__v8__1.html#ga07ba08017f5c66a8f53673e3f704cdce">XDpRxSs_SetLane()</a>.</p>

</div>
</div>
<a class="anchor" id="a6dabb89d18ef5262ca4b527804923365"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDpRxSs_Config::HdcpEnable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This Subsystem core supports digital content protection. </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#gab1d863b219a2005525ba4680cc46a63b">XDpRxSs_Authenticate()</a>, <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>, <a class="el" href="group__dprxss__v8__1.html#ga8e3e27a16661150a7949b87eea1b1c09">XDpRxSs_DownstreamReady()</a>, <a class="el" href="group__dprxss__v8__1.html#ga5893dfd441842ef691d124718a1bd577">XDpRxSs_GetEncryption()</a>, <a class="el" href="group__dprxss__v8__1.html#gac9515885e9c999483c91a46fafa2b5aa">XDpRxSs_HandleTimeout()</a>, <a class="el" href="group__dprxss__v8__1.html#gad0f6fdb3c86e2533550b5beb94f4923a">XDpRxSs_HdcpDisable()</a>, <a class="el" href="group__dprxss__v8__1.html#ga66ba97844950d7367b4bee8096e5fce6">XDpRxSs_HdcpEnable()</a>, <a class="el" href="group__dprxss__v8__1.html#ga24c87817b58511b163a8d03b55520e52">XDpRxSs_IsAuthenticated()</a>, <a class="el" href="group__dprxss__v8__1.html#gab9f06e2bfcf1665eb76584268d27930a">XDpRxSs_Poll()</a>, <a class="el" href="group__dprxss__v8__1.html#ga5bcda88f1e979aa99b8a903a12e421fc">XDpRxSs_ReportCoreInfo()</a>, <a class="el" href="group__dprxss__v8__1.html#gaf724dbd61d196f9bd1a8060f1f73816d">XDpRxSs_Reset()</a>, <a class="el" href="group__dprxss__v8__1.html#ga9a5414c99d822a3848b6ef7442fe551d">XDpRxSs_SelfTest()</a>, <a class="el" href="group__dprxss__v8__1.html#ga0b4701fbc0ab64395a51538dc2aab0ad">XDpRxSs_SetDebugLogMsg()</a>, <a class="el" href="group__dprxss__v8__1.html#gab0f50faafb6af6b5c898fb131e119e52">XDpRxSs_SetDebugPrintf()</a>, <a class="el" href="group__dprxss__v8__1.html#ga07ba08017f5c66a8f53673e3f704cdce">XDpRxSs_SetLane()</a>, and <a class="el" href="group__dprxss__v8__1.html#ga9c1d172a02d186f7cad97a9692b4d513">XDpRxSs_SetPhysicalState()</a>.</p>

</div>
</div>
<a class="anchor" id="a1503a7da8b668879f291553428cd8a04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_dp_rx_ss___iic_sub_core.html">XDpRxSs_IicSubCore</a> XDpRxSs_Config::IicSubCore</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; clocking wizard support for dec_clk &gt; </p>
<p>IIC Configuration </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a895c3f58cf434d32d2cb4aafcc87d1b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDpRxSs_Config::IncludeClkWiz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; axi i2c support &gt; </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a18d32ddf160bf0b9022cc29bb9fa2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDpRxSs_Config::MaxBpc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The maximum bits/color supported by this Subsystem core. </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>, and <a class="el" href="group__dprxss__v8__1.html#ga5bcda88f1e979aa99b8a903a12e421fc">XDpRxSs_ReportCoreInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a047730675b73e61d032c00a7c4e35cdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDpRxSs_Config::MaxLaneCount</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The maximum lane count supported by this core instance. </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>, and <a class="el" href="group__dprxss__v8__1.html#ga5bcda88f1e979aa99b8a903a12e421fc">XDpRxSs_ReportCoreInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ae80171eefe19931e1ff223e570f1824c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDpRxSs_Config::MaxNumAudioCh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The total number of Audio channels supported by this core instance. </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga5bcda88f1e979aa99b8a903a12e421fc">XDpRxSs_ReportCoreInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="af6d4fd56bf410f4f04b6e5bc6c66a8fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDpRxSs_Config::MstSupport</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multi-stream transport (MST) mode is enabled by this core instance. </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>, and <a class="el" href="group__dprxss__v8__1.html#ga5bcda88f1e979aa99b8a903a12e421fc">XDpRxSs_ReportCoreInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a0acbe5bd683af0f65f4192a8280288be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDpRxSs_Config::NumMstStreams</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The total number of MST streams supported by this core instance. </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>, <a class="el" href="group__dprxss__v8__1.html#ga65886916bf0be3e73f4d718ec087c6f5">XDpRxSs_ExposePort()</a>, <a class="el" href="group__dprxss__v8__1.html#ga5bcda88f1e979aa99b8a903a12e421fc">XDpRxSs_ReportCoreInfo()</a>, and <a class="el" href="group__dprxss__v8__1.html#ga1db1ad90aab468e882f66cb36a9fcec0">XDpRxSs_ReportMsaInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="aa4aabc3c437ecdf3160ba536f4aad429"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDpRxSs_Config::SecondaryChEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This Subsystem core supports audio packets being sent by the secondary channel. </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga5bcda88f1e979aa99b8a903a12e421fc">XDpRxSs_ReportCoreInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a4fd4deffc6507ae5abf12da8536c2955"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_dp_rx_ss___tmr_ctr_sub_core.html">XDpRxSs_TmrCtrSubCore</a> XDpRxSs_Config::TmrCtrSubCore</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Counter Configuration. </p>

<p>Referenced by <a class="el" href="group__dprxss__v8__1.html#ga25f3b6123ff5cbf277c4117617980738">XDpRxSs_CfgInitialize()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
