
*** Running vivado
    with args -log final_clock.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source final_clock.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source final_clock.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/Desktop/74IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:09:27 . Memory (MB): peak = 278.520 ; gain = 47.156
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_Ground_0_0/final_clock_Ground_0_0.dcp' for cell 'Ground_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_Ground_1_0/final_clock_Ground_1_0.dcp' for cell 'Ground_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_Ground_2_0/final_clock_Ground_2_0.dcp' for cell 'Ground_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_HIGH_0_0/final_clock_HIGH_0_0.dcp' for cell 'HIGH_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_HIGH_1_0/final_clock_HIGH_1_0.dcp' for cell 'HIGH_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_OR_0_0/final_clock_OR_0_0.dcp' for cell 'OR_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_alink_0_0/final_clock_alink_0_0.dcp' for cell 'alink_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_bcdTo7seg_0_0/final_clock_bcdTo7seg_0_0.dcp' for cell 'bcdTo7seg_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_clk_div_0_0/final_clock_clk_div_0_0.dcp' for cell 'clk_div_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_clk_div_1_0/final_clock_clk_div_1_0.dcp' for cell 'clk_div_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_clk_div_2_0/final_clock_clk_div_2_0.dcp' for cell 'clk_div_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_clk_div_3_0/final_clock_clk_div_3_0.dcp' for cell 'clk_div_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_clock_chooser_0_0/final_clock_clock_chooser_0_0.dcp' for cell 'clock_chooser_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_data_chooser_0_0/final_clock_data_chooser_0_0.dcp' for cell 'data_chooser_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_data_chooser_1_0/final_clock_data_chooser_1_0.dcp' for cell 'data_chooser_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_data_chooser_2_0/final_clock_data_chooser_2_0.dcp' for cell 'data_chooser_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_data_chooser_3_0/final_clock_data_chooser_3_0.dcp' for cell 'data_chooser_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_data_chooser_4_0/final_clock_data_chooser_4_0.dcp' for cell 'data_chooser_4'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_day_generator_0_0/final_clock_day_generator_0_0.dcp' for cell 'day_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_decode138_0_0/final_clock_decode138_0_0.dcp' for cell 'decode138_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_decode138_1_0/final_clock_decode138_1_0.dcp' for cell 'decode138_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_five_or_0_0/final_clock_five_or_0_0.dcp' for cell 'five_or_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_hour_generator_0_0/final_clock_hour_generator_0_0.dcp' for cell 'hour_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_min_generator_0_0/final_clock_min_generator_0_0.dcp' for cell 'min_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_mon_generator_0_0/final_clock_mon_generator_0_0.dcp' for cell 'mon_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_one_or_0_0/final_clock_one_or_0_0.dcp' for cell 'one_or_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_sec_generator_0_0/final_clock_sec_generator_0_0.dcp' for cell 'sec_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_select_153_0_0/final_clock_select_153_0_0.dcp' for cell 'select_153_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_steper_0_0/final_clock_steper_0_0.dcp' for cell 'steper_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_steper_1_0/final_clock_steper_1_0.dcp' for cell 'steper_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_steper_3_0_0/final_clock_steper_3_0_0.dcp' for cell 'steper_3_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_tran_2_0_0/final_clock_tran_2_0_0.dcp' for cell 'tran_2_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_tran_2_1_0/final_clock_tran_2_1_0.dcp' for cell 'tran_2_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_tran_2_2_0/final_clock_tran_2_2_0.dcp' for cell 'tran_2_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_turn_3_0_0/final_clock_turn_3_0_0.dcp' for cell 'turn_3_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_turn_4_0_0/final_clock_turn_4_0_0.dcp' for cell 'turn_4_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_two_clk_0_0/final_clock_two_clk_0_0.dcp' for cell 'two_clk_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/ip/final_clock_year_generator_0_0/final_clock_year_generator_0_0.dcp' for cell 'year_generator_0'
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.srcs/constrs_1/new/final.xdc]
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.srcs/constrs_1/new/final.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:45 . Memory (MB): peak = 557.660 ; gain = 279.141
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.595 . Memory (MB): peak = 569.309 ; gain = 11.648
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6cc54bab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1071.723 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 124 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9c807b3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1071.723 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 13 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b7f825fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1071.723 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLK_IBUF_BUFG_inst to drive 132 load(s) on clock net CLK_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 15230fb63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1071.723 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15230fb63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1071.723 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1071.723 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15230fb63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1071.723 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9dc77669

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1071.723 ; gain = 0.000
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1071.723 ; gain = 514.063
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1071.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock_opt.dcp' has been generated.
Command: report_drc -file final_clock_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CKLD-2] Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads: Clock net State_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): State_IBUF_inst/O
WARNING: [DRC CKLD-2] Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads: Clock net mode_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): mode_IBUF_inst/O
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1071.723 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9b9fc9d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1071.723 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'clock_chooser_0/inst/year_clk__0' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	year_generator_0/inst/year_0_reg[0] {FDRE}
	year_generator_0/inst/year_0_reg[2] {FDRE}
	year_generator_0/inst/year_0_reg[3] {FDRE}
	year_generator_0/inst/year_1_reg[3] {FDRE}
	year_generator_0/inst/year_1_reg[1] {FDRE}
WARNING: [Place 30-568] A LUT 'clock_chooser_0/inst/hour_clk__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	hour_generator_0/inst/hour_0_reg[0] {FDRE}
	hour_generator_0/inst/hour_0_reg[2] {FDRE}
	hour_generator_0/inst/hour_0_reg[3] {FDRE}
	hour_generator_0/inst/hour_0_reg[1] {FDRE}
	hour_generator_0/inst/hour_1_reg[0] {FDRE}
WARNING: [Place 30-568] A LUT 'clock_chooser_0/inst/sec_clk__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	sec_generator_0/inst/sec_0_reg[1] {FDRE}
	sec_generator_0/inst/sec_0_reg[0] {FDRE}
	sec_generator_0/inst/sec_0_reg[2] {FDRE}
	sec_generator_0/inst/sec_0_reg[3] {FDRE}
	sec_generator_0/inst/sec_1_reg[0] {FDRE}
WARNING: [Place 30-568] A LUT 'clock_chooser_0/inst/day_clk__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	day_generator_0/inst/day_0_reg[0] {FDSE}
	day_generator_0/inst/day_0_reg[1] {FDRE}
	day_generator_0/inst/day_0_reg[2] {FDRE}
	day_generator_0/inst/day_1_reg[0] {FDRE}
	day_generator_0/inst/day_1_reg[1] {FDRE}
WARNING: [Place 30-568] A LUT 'clock_chooser_0/inst/min_clk__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	min_generator_0/inst/min_0_reg[0] {FDRE}
	min_generator_0/inst/min_1_reg[3] {FDRE}
	min_generator_0/inst/min_0_reg[3] {FDRE}
	min_generator_0/inst/min_0_reg[1] {FDRE}
	min_generator_0/inst/min_1_reg[1] {FDRE}
WARNING: [Place 30-568] A LUT 'clock_chooser_0/inst/mon_clk__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mon_generator_0/inst/mon_1_reg[2] {FDRE}
	mon_generator_0/inst/mon_0_reg[3] {FDRE}
	mon_generator_0/inst/mon_1_reg[3] {FDRE}
	mon_generator_0/inst/mon_0_reg[0] {FDSE}
	mon_generator_0/inst/mon_0_reg[2] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 167e71747

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 170473752

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 170473752

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1071.723 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 170473752

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 25446b618

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25446b618

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 253503965

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f7576f96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f7576f96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21f48247c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21f48247c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21f48247c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 21f48247c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 21f48247c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21f48247c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21f48247c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c6915cb6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c6915cb6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000
Ending Placer Task | Checksum: f31c0edb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.723 ; gain = 0.000
80 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1071.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1071.723 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1071.723 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1071.723 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bd04f8f9 ConstDB: 0 ShapeSum: 361715e2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f2f5c68b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1166.430 ; gain = 94.707

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f2f5c68b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1171.527 ; gain = 99.805

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f2f5c68b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1171.527 ; gain = 99.805
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 579bc6ba

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1175.656 ; gain = 103.934

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: aae82f78

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1175.656 ; gain = 103.934

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 13275c84d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1175.656 ; gain = 103.934
Phase 4 Rip-up And Reroute | Checksum: 13275c84d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1175.656 ; gain = 103.934

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 13275c84d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1175.656 ; gain = 103.934

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 13275c84d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1175.656 ; gain = 103.934
Phase 6 Post Hold Fix | Checksum: 13275c84d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1175.656 ; gain = 103.934

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0530973 %
  Global Horizontal Routing Utilization  = 0.0618168 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
Phase 7 Route finalize | Checksum: 13275c84d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1175.656 ; gain = 103.934

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13275c84d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1176.594 ; gain = 104.871

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13b1cf9a9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1176.594 ; gain = 104.871
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1176.594 ; gain = 104.871

Routing Is Done.
88 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1176.594 ; gain = 104.871
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1176.594 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock_routed.dcp' has been generated.
Command: report_drc -file final_clock_drc_routed.rpt -pb final_clock_drc_routed.pb -rpx final_clock_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file final_clock_methodology_drc_routed.rpt -rpx final_clock_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/final_clock_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file final_clock_power_routed.rpt -pb final_clock_power_summary_routed.pb -rpx final_clock_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: write_bitstream -force final_clock.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net clock_chooser_0/inst/day_clk is a gated clock net sourced by a combinational pin clock_chooser_0/inst/day_clk__0/O, cell clock_chooser_0/inst/day_clk__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clock_chooser_0/inst/hour_clk is a gated clock net sourced by a combinational pin clock_chooser_0/inst/hour_clk__0/O, cell clock_chooser_0/inst/hour_clk__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clock_chooser_0/inst/min_clk is a gated clock net sourced by a combinational pin clock_chooser_0/inst/min_clk__0/O, cell clock_chooser_0/inst/min_clk__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clock_chooser_0/inst/mon_clk is a gated clock net sourced by a combinational pin clock_chooser_0/inst/mon_clk__0/O, cell clock_chooser_0/inst/mon_clk__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clock_chooser_0/inst/sec_clk is a gated clock net sourced by a combinational pin clock_chooser_0/inst/sec_clk__0/O, cell clock_chooser_0/inst/sec_clk__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clock_chooser_0/inst/year_clk is a gated clock net sourced by a combinational pin clock_chooser_0/inst/year_clk__0/O, cell clock_chooser_0/inst/year_clk__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clock_chooser_0/inst/day_clk__0 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    day_generator_0/inst/day_0_reg[0] {FDSE}
    day_generator_0/inst/day_0_reg[1] {FDRE}
    day_generator_0/inst/day_0_reg[2] {FDRE}
    day_generator_0/inst/day_1_reg[0] {FDRE}
    day_generator_0/inst/day_1_reg[1] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clock_chooser_0/inst/hour_clk__0 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    hour_generator_0/inst/hour_0_reg[0] {FDRE}
    hour_generator_0/inst/hour_0_reg[2] {FDRE}
    hour_generator_0/inst/hour_0_reg[3] {FDRE}
    hour_generator_0/inst/hour_0_reg[1] {FDRE}
    hour_generator_0/inst/hour_1_reg[0] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clock_chooser_0/inst/min_clk__0 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    min_generator_0/inst/min_0_reg[0] {FDRE}
    min_generator_0/inst/min_1_reg[3] {FDRE}
    min_generator_0/inst/min_0_reg[3] {FDRE}
    min_generator_0/inst/min_0_reg[1] {FDRE}
    min_generator_0/inst/min_1_reg[1] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clock_chooser_0/inst/mon_clk__0 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    mon_generator_0/inst/mon_1_reg[2] {FDRE}
    mon_generator_0/inst/mon_0_reg[3] {FDRE}
    mon_generator_0/inst/mon_1_reg[3] {FDRE}
    mon_generator_0/inst/mon_0_reg[0] {FDSE}
    mon_generator_0/inst/mon_0_reg[2] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clock_chooser_0/inst/sec_clk__0 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    sec_generator_0/inst/sec_0_reg[1] {FDRE}
    sec_generator_0/inst/sec_0_reg[0] {FDRE}
    sec_generator_0/inst/sec_0_reg[2] {FDRE}
    sec_generator_0/inst/sec_0_reg[3] {FDRE}
    sec_generator_0/inst/sec_1_reg[0] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clock_chooser_0/inst/year_clk__0 is driving clock pin of 16 cells. This could lead to large hold time violations. First few involved cells are:
    year_generator_0/inst/year_0_reg[0] {FDRE}
    year_generator_0/inst/year_0_reg[2] {FDRE}
    year_generator_0/inst/year_0_reg[3] {FDRE}
    year_generator_0/inst/year_1_reg[3] {FDRE}
    year_generator_0/inst/year_1_reg[1] {FDRE}
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./final_clock.bit...
Writing bitstream ./final_clock.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 17 14:04:40 2017. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2017.2/doc/webtalk_introduction.html.
106 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1552.414 ; gain = 336.098
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file final_clock.hwdef
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 14:04:41 2017...

*** Running vivado
    with args -log final_clock.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source final_clock.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source final_clock.tcl -notrace
Command: open_checkpoint final_clock_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 221.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/.Xil/Vivado-6388-LAPTOP-BBTT6KDL/dcp3/final_clock.xdc]
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/.Xil/Vivado-6388-LAPTOP-BBTT6KDL/dcp3/final_clock.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 477.332 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 477.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 481.402 ; gain = 261.422
Command: write_bitstream -force final_clock.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net clock_chooser_0/inst/day_clk is a gated clock net sourced by a combinational pin clock_chooser_0/inst/day_clk__0/O, cell clock_chooser_0/inst/day_clk__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clock_chooser_0/inst/hour_clk is a gated clock net sourced by a combinational pin clock_chooser_0/inst/hour_clk__0/O, cell clock_chooser_0/inst/hour_clk__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clock_chooser_0/inst/min_clk is a gated clock net sourced by a combinational pin clock_chooser_0/inst/min_clk__0/O, cell clock_chooser_0/inst/min_clk__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clock_chooser_0/inst/mon_clk is a gated clock net sourced by a combinational pin clock_chooser_0/inst/mon_clk__0/O, cell clock_chooser_0/inst/mon_clk__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clock_chooser_0/inst/sec_clk is a gated clock net sourced by a combinational pin clock_chooser_0/inst/sec_clk__0/O, cell clock_chooser_0/inst/sec_clk__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net clock_chooser_0/inst/year_clk is a gated clock net sourced by a combinational pin clock_chooser_0/inst/year_clk__0/O, cell clock_chooser_0/inst/year_clk__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clock_chooser_0/inst/day_clk__0 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    day_generator_0/inst/day_0_reg[1] {FDRE}
    day_generator_0/inst/day_0_reg[0] {FDSE}
    day_generator_0/inst/day_0_reg[2] {FDRE}
    day_generator_0/inst/day_0_reg[3] {FDRE}
    day_generator_0/inst/day_1_reg[0] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clock_chooser_0/inst/hour_clk__0 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    hour_generator_0/inst/hour_0_reg[2] {FDRE}
    hour_generator_0/inst/hour_0_reg[1] {FDRE}
    hour_generator_0/inst/hour_0_reg[0] {FDRE}
    hour_generator_0/inst/hour_0_reg[3] {FDRE}
    hour_generator_0/inst/hour_1_reg[0] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clock_chooser_0/inst/min_clk__0 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    min_generator_0/inst/min_0_reg[3] {FDRE}
    min_generator_0/inst/min_0_reg[2] {FDRE}
    min_generator_0/inst/min_0_reg[0] {FDRE}
    min_generator_0/inst/min_0_reg[1] {FDRE}
    min_generator_0/inst/min_1_reg[0] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clock_chooser_0/inst/mon_clk__0 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    mon_generator_0/inst/mon_0_reg[0] {FDSE}
    mon_generator_0/inst/mon_0_reg[1] {FDRE}
    mon_generator_0/inst/mon_0_reg[2] {FDRE}
    mon_generator_0/inst/mon_0_reg[3] {FDRE}
    mon_generator_0/inst/mon_1_reg[0] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clock_chooser_0/inst/sec_clk__0 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    sec_generator_0/inst/sec_0_reg[2] {FDRE}
    sec_generator_0/inst/sec_0_reg[1] {FDRE}
    sec_generator_0/inst/sec_0_reg[0] {FDRE}
    sec_generator_0/inst/sec_0_reg[3] {FDRE}
    sec_generator_0/inst/sec_1_reg[0] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clock_chooser_0/inst/year_clk__0 is driving clock pin of 16 cells. This could lead to large hold time violations. First few involved cells are:
    year_generator_0/inst/year_0_reg[2] {FDRE}
    year_generator_0/inst/year_0_reg[1] {FDRE}
    year_generator_0/inst/year_0_reg[0] {FDRE}
    year_generator_0/inst/year_0_reg[3] {FDRE}
    year_generator_0/inst/year_1_reg[0] {FDRE}
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./final_clock.bit...
Writing bitstream ./final_clock.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'E:/VivadoProjects/CLOCK/CLOCK.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 17 14:08:16 2017. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2017.2/doc/webtalk_introduction.html.
16 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 845.836 ; gain = 364.434
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file final_clock.hwdef
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 14:08:16 2017...
