BLOCK RESETPATHS;
BLOCK ASYNCPATHS;

# CLK
LOCATE COMP "i_clk" SITE "G2";
IOBUF PORT "i_clk" PULLMODE=NONE IO_TYPE=LVCMOS33;
FREQUENCY PORT "i_clk" 25 MHZ;

LOCATE COMP "o_uart_tx" SITE "L4"; # FPGA transmits to ftdi
IOBUF PORT "o_uart_tx" PULLMODE=UP IO_TYPE=LVCMOS33 DRIVE=4;

LOCATE COMP "i_event" SITE "R1";  # FIRE1
IOBUF PORT "btn[1]" PULLMODE=DOWN IO_TYPE=LVCMOS33;
