{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 13:53:02 2025 " "Info: Processing started: Thu Nov 20 13:53:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ctrl_unit_rv32i -c ctrl_unit_rv32i " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ctrl_unit_rv32i -c ctrl_unit_rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit_rv32i.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrl_unit_rv32i.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit_rv32i " "Info: Found entity 1: ctrl_unit_rv32i" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/1_Lab/Tugas_1/ctrl_unit_rv32i.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ctrl_unit_rv32i " "Info: Elaborating entity \"ctrl_unit_rv32i\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit_rv32i.v(109) " "Warning (10270): Verilog HDL Case Statement warning at ctrl_unit_rv32i.v(109): incomplete case statement has no default case item" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/1_Lab/Tugas_1/ctrl_unit_rv32i.v" 109 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit_rv32i.v(143) " "Warning (10270): Verilog HDL Case Statement warning at ctrl_unit_rv32i.v(143): incomplete case statement has no default case item" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/1_Lab/Tugas_1/ctrl_unit_rv32i.v" 143 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit_rv32i.v(160) " "Warning (10270): Verilog HDL Case Statement warning at ctrl_unit_rv32i.v(160): incomplete case statement has no default case item" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/1_Lab/Tugas_1/ctrl_unit_rv32i.v" 160 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ctrl_unit_rv32i.v(160) " "Info (10264): Verilog HDL Case Statement information at ctrl_unit_rv32i.v(160): all case item expressions in this case statement are onehot" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/1_Lab/Tugas_1/ctrl_unit_rv32i.v" 160 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit_rv32i.v(175) " "Warning (10270): Verilog HDL Case Statement warning at ctrl_unit_rv32i.v(175): incomplete case statement has no default case item" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/1_Lab/Tugas_1/ctrl_unit_rv32i.v" 175 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit_rv32i.v(63) " "Warning (10270): Verilog HDL Case Statement warning at ctrl_unit_rv32i.v(63): incomplete case statement has no default case item" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/1_Lab/Tugas_1/ctrl_unit_rv32i.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Info: Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Info: Implemented 40 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 20 13:53:03 2025 " "Info: Processing ended: Thu Nov 20 13:53:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
