/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module vwx_flat(SYSCLK, TMODE, SEN, RESET_D1_R_N, ISTALLIF, X_HALT_R_0, X_HALT_R_1, X_HALT_R_2, X_HALT_R_3, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10, X_HALT_R_11, X_HALT_R_12, X_HALT_R_13, IC_MISS_S_R, IW_MISS_S_R
, IR_MISS_S_R, IC_VAL_S, IW_VAL_S, IR_VAL_S, DC_MISS_W_R, DW_MISS_W_R, DR_MISS_W_R, DC_VAL_W, DW_VAL_W, DR_VAL_W, CLMI_JPTHOLD, CLMI_DBUSDIS, CLMI_DLOAD, CLMI_RHOLD, CLMI_RLSHOLD, CLMI_HLREGHOLD, CLMI_CE0HOLD, CLMI_CE1HOLD, CLMI_SEL_INSTSF_P_0, CLMI_SEL_INSTSF_P_1, CLMI_SEL_INSTSF_P_2
);
  input SYSCLK;
  wire SYSCLK;
  input TMODE;
  wire TMODE;
  input SEN;
  wire SEN;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input ISTALLIF;
  wire ISTALLIF;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  input IC_MISS_S_R;
  wire IC_MISS_S_R;
  input IW_MISS_S_R;
  wire IW_MISS_S_R;
  input IR_MISS_S_R;
  wire IR_MISS_S_R;
  input IC_VAL_S;
  wire IC_VAL_S;
  input IW_VAL_S;
  wire IW_VAL_S;
  input IR_VAL_S;
  wire IR_VAL_S;
  input DC_MISS_W_R;
  wire DC_MISS_W_R;
  input DW_MISS_W_R;
  wire DW_MISS_W_R;
  input DR_MISS_W_R;
  wire DR_MISS_W_R;
  input DC_VAL_W;
  wire DC_VAL_W;
  input DW_VAL_W;
  wire DW_VAL_W;
  input DR_VAL_W;
  wire DR_VAL_W;
  output CLMI_JPTHOLD;
  wire CLMI_JPTHOLD;
  output CLMI_DBUSDIS;
  wire CLMI_DBUSDIS;
  output CLMI_DLOAD;
  wire CLMI_DLOAD;
  output CLMI_RHOLD;
  wire CLMI_RHOLD;
  output CLMI_RLSHOLD;
  wire CLMI_RLSHOLD;
  output CLMI_HLREGHOLD;
  wire CLMI_HLREGHOLD;
  output CLMI_CE0HOLD;
  wire CLMI_CE0HOLD;
  output CLMI_CE1HOLD;
  wire CLMI_CE1HOLD;
  output CLMI_SEL_INSTSF_P_0;
  wire CLMI_SEL_INSTSF_P_0;
  output CLMI_SEL_INSTSF_P_1;
  wire CLMI_SEL_INSTSF_P_1;
  output CLMI_SEL_INSTSF_P_2;
  wire CLMI_SEL_INSTSF_P_2;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire DMiss_W;
  reg DMiss_W_D1_R;
  wire DVal_W;
  wire Dstate_P_0;
  wire Dstate_P_1;
  wire Dstate_P_2;
  wire Dstate_R_0;
  wire Dstate_R_1;
  wire Dstate_R_2;
  wire IMiss_S;
  wire IVal_S;
  reg Imiss_S_D1_R;
  wire Istate_P_0;
  wire Istate_P_1;
  wire Istate_P_2;
  wire Istate_R_0;
  wire Istate_R_1;
  wire Istate_R_2;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  assign _20_ = _24_ & ISTALLIF;
  assign _21_ = _25_ & _26_;
  assign _22_ = ~ CLMI_RHOLD;
  assign _23_ = ~ Imiss_S_D1_R;
  assign _24_ = ~ CLMI_RHOLD;
  assign _25_ = ~ CLMI_RHOLD;
  assign _26_ = ~ ISTALLIF;
  assign _27_ = ~ IVal_S;
  assign _28_ = ~ IVal_S;
  assign _29_ = ~ DMiss_W_D1_R;
  assign _30_ = ~ DVal_W;
  assign _31_ = IC_VAL_S | IW_VAL_S;
  assign IVal_S = _31_ | IR_VAL_S;
  assign _32_ = IC_MISS_S_R | IW_MISS_S_R;
  assign IMiss_S = _32_ | IR_MISS_S_R;
  assign _33_ = DC_VAL_W | DW_VAL_W;
  assign DVal_W = _33_ | DR_VAL_W;
  assign _34_ = DC_MISS_W_R | DW_MISS_W_R;
  assign DMiss_W = _34_ | DR_MISS_W_R;
  assign _35_ = X_HALT_R_8 | X_HALT_R_7;
  assign _36_ = _35_ | X_HALT_R_6;
  assign CLMI_DBUSDIS = _36_ | X_HALT_R_5;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  reg [2:0] _60_;
  always @(posedge SYSCLK)
    _60_ <= { _07_, _06_, _05_ };
  assign { Istate_R_2, Istate_R_1, Istate_R_0 } = _60_;
  reg [2:0] _61_;
  always @(posedge SYSCLK)
    _61_ <= { _03_, _02_, _01_ };
  assign { Dstate_R_2, Dstate_R_1, Dstate_R_0 } = _61_;
  always @(posedge SYSCLK)
    Imiss_S_D1_R <= _04_;
  always @(posedge SYSCLK)
    DMiss_W_D1_R <= _00_;
  always @(posedge SYSCLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign _00_ = RESET_D2_R_N ? DMiss_W : 1'h0;
  assign { _03_, _02_, _01_ } = RESET_D2_R_N ? { Dstate_P_2, Dstate_P_1, 1'h0 } : 3'h1;
  assign _04_ = RESET_D2_R_N ? IMiss_S : 1'h0;
  assign { _07_, _06_, _05_ } = RESET_D2_R_N ? { Istate_P_2, Istate_P_1, 1'h0 } : 3'h1;
  assign Dstate_P_2 = Dstate_R_2 ? _30_ : _17_;
  assign Dstate_P_1 = Dstate_R_2 ? DVal_W : _16_;
  assign _17_ = Dstate_R_1 ? DMiss_W_D1_R : 1'h0;
  assign _16_ = Dstate_R_1 ? _29_ : _11_;
  assign _11_ = Dstate_R_0 ? 1'h1 : 1'h0;
  assign Istate_P_2 = Istate_R_2 ? _27_ : _19_;
  assign CLMI_SEL_INSTSF_P_1 = Istate_R_2 ? IVal_S : _14_;
  assign CLMI_SEL_INSTSF_P_2 = Istate_R_2 ? _28_ : _15_;
  assign Istate_P_1 = Istate_R_2 ? IVal_S : _18_;
  assign _19_ = Istate_R_1 ? Imiss_S_D1_R : 1'h0;
  assign CLMI_SEL_INSTSF_P_0 = Istate_R_1 ? _20_ : _08_;
  assign _14_ = Istate_R_1 ? _21_ : 1'h0;
  assign _15_ = Istate_R_1 ? CLMI_RHOLD : _10_;
  assign _18_ = Istate_R_1 ? _23_ : _12_;
  assign _10_ = Istate_R_0 ? CLMI_RHOLD : 1'h0;
  assign _08_ = Istate_R_0 ? _22_ : 1'h0;
  assign _12_ = Istate_R_0 ? 1'h1 : 1'h0;
  assign CLMI_RHOLD = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, X_HALT_R_10, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign CLMI_RLSHOLD = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, 1'h0, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign CLMI_CE0HOLD = | { 2'h0, X_HALT_R_11, X_HALT_R_10, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign CLMI_CE1HOLD = | { X_HALT_R_13, X_HALT_R_12, 1'h0, X_HALT_R_10, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign CLMI_JPTHOLD = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, X_HALT_R_10, 1'h0, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign _13_ = CLMI_SEL_INSTSF_P_0;
  assign _09_ = 1'h0;
  assign Dstate_P_0 = 1'h0;
  assign Istate_P_0 = 1'h0;
  assign CLMI_HLREGHOLD = CLMI_CE0HOLD;
  assign CLMI_DLOAD = Dstate_R_2;
endmodule
