0.7
2020.2
May 22 2024
19:03:11
C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sim_1/new/testbench.sv,1757577363,systemVerilog,,,,testbench,,uvm,,,,,,
C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/cnt.sv,1757572198,systemVerilog,,C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/control_unit.sv,,cnt,,uvm,,,,,,
C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/control_unit.sv,1757609659,systemVerilog,,C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/data_path.sv,,control_unit,,uvm,,,,,,
C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/data_path.sv,1757572335,systemVerilog,,C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/fact_accel.sv,,data_path,,uvm,,,,,,
C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/fact_accel.sv,1757585740,systemVerilog,,C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/reg32.sv,,fact_accel,,uvm,,,,,,
C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sources_1/new/reg32.sv,1757537332,systemVerilog,,C:/Users/benny/Documents/Vivado/140/Assignment_1_Factorial_Accelerator/Assignment_1_Factorial_Accelerator.srcs/sim_1/new/testbench.sv,,reg32,,uvm,,,,,,
