// Seed: 3114353189
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  assign module_2.id_3 = 0;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd72
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  inout wire _id_1;
  localparam id_3 = 1;
  localparam id_4 = -1;
  assign id_2[-1'b0] = id_3;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3
  );
  wire [1 : id_1] id_5;
endmodule
module module_2 (
    input supply0 id_0,
    input wand id_1,
    input tri id_2,
    input wor id_3,
    input wand id_4,
    output tri id_5,
    input wor id_6,
    input tri0 id_7,
    output wor id_8,
    input supply0 id_9,
    output wand id_10,
    output supply0 id_11,
    output tri1 id_12
    , id_16,
    input wire id_13,
    input wor id_14
);
  assign id_16 = 1'b0;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
