INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 5/Lab Test 5.srcs/sources_1/new/maurice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maurice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 5/Lab Test 5.srcs/sim_1/new/maurice_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maurice_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab Test 5/Lab Test 5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
