// Seed: 1497900086
module module_0 (
    output logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    input logic id_7,
    output id_8,
    input id_9,
    output id_10,
    inout id_11,
    input id_12,
    input integer id_13,
    input logic id_14,
    input id_15,
    output id_16,
    input id_17,
    output id_18,
    input id_19,
    input id_20,
    input logic id_21,
    output logic id_22,
    input id_23,
    input logic id_24,
    output id_25#(
        .id_26(id_4),
        .id_27(1),
        .id_28(1'b0),
        .id_29(1)
    ),
    output logic id_30,
    output id_31,
    input logic id_32,
    input logic id_33
);
  assign id_12 = 1;
  type_53(
      .id_0(1), .id_1(1'h0), .id_2(1'd0 == id_20), .id_3(1), .id_4(1)
  );
  logic id_34;
  logic id_35, id_36;
  logic id_37;
  logic id_38;
  logic id_39 = id_36[!1][""];
endmodule
`timescale 1ps / 1ps
