 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Thu Mar 21 00:18:01 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: CLOCK_r_REG535_S30
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: CLOCK_r_REG82_S10
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLOCK (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  CLOCK_r_REG535_S30/CK (DFFS_X1)          0.00       0.00 r
  CLOCK_r_REG535_S30/Q (DFFS_X1)           0.10       0.10 f
  U7499/ZN (INV_X1)                        0.06       0.16 r
  DP/mult_207/U1366/ZN (XNOR2_X1)          0.07       0.23 r
  DP/mult_207/U1343/ZN (OAI22_X1)          0.04       0.27 f
  DP/mult_207/U789/CO (FA_X1)              0.11       0.38 f
  DP/mult_207/U784/S (FA_X1)               0.14       0.52 r
  U631/ZN (XNOR2_X1)                       0.07       0.59 r
  U810/ZN (OR2_X1)                         0.04       0.63 r
  U764/ZN (NAND4_X1)                       0.04       0.67 f
  U817/ZN (NAND3_X1)                       0.03       0.70 r
  U820/ZN (NAND3_X1)                       0.03       0.73 f
  U823/ZN (NAND3_X1)                       0.03       0.76 r
  U831/ZN (NAND4_X1)                       0.04       0.80 f
  U837/ZN (OAI211_X1)                      0.04       0.84 r
  U741/ZN (NAND3_X1)                       0.03       0.87 f
  U844/ZN (AND3_X1)                        0.04       0.91 f
  U846/ZN (NOR3_X1)                        0.05       0.96 r
  U742/ZN (NOR2_X1)                        0.03       0.99 f
  U586/ZN (OAI21_X1)                       0.05       1.03 r
  U745/ZN (NAND3_X1)                       0.03       1.06 f
  CLOCK_r_REG82_S10/D (DFFS_X1)            0.01       1.07 f
  data arrival time                                   1.07

  clock CLOCK (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       -0.07      -0.07
  CLOCK_r_REG82_S10/CK (DFFS_X1)           0.00      -0.07 r
  library setup time                      -0.04      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -1.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.18


1
