# AntMiner_ControlBoard_XC7Z010
AntMiner_ControlBoard_XC7Z010

## Project
1) Open project in Vivado 2019 from ./project_2019/project_2019.xpr
2) After running the project in Vivado, open the Tcl Console and use commands `cd` to navigate to the project's git directory.
3) Enter the command `sourse ./script/design_antminer_s9_1ver0.tcl` to create a SoC design block.
4) The project template is ready.

## Telegram for examples disassembly
t.me/mastering_Zynq_7series
