LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
# CONTEXT 0
CPU 1 0
CPU 2 0
# CONTEXT 3
CPU 4 1
CPU 5 1
# CONTEXT 6
CPU 7 2
CPU 8 2
BLOCK 9 2
# CONTEXT 9
UNBLOCK 10 2
CPU 10 3
CPU 11 3
# CONTEXT 12
CPU 13 4
CPU 14 4
# CONTEXT 15
CPU 16 5
BLOCK 17 5
# CONTEXT 17
UNBLOCK 18 5
CPU 18 0
CPU 19 0
# CONTEXT 20
CPU 21 1
CPU 22 1
# CONTEXT 23
CPU 24 2
CPU 25 2
BLOCK 26 2
# CONTEXT 26
UNBLOCK 27 2
CPU 27 3
BLOCK 28 3
# CONTEXT 28
UNBLOCK 29 3
CPU 29 4
CPU 30 4
# CONTEXT 31
CPU 32 5
CPU 33 5
# CONTEXT 34
CPU 35 0
BLOCK 36 0
# CONTEXT 36
UNBLOCK 37 0
CPU 37 1
BLOCK 38 1
# CONTEXT 38
UNBLOCK 39 1
CPU 39 2
CPU 40 2
# CONTEXT 41
CPU 42 3
CPU 43 3
BLOCK 44 3
# CONTEXT 44
UNBLOCK 45 3
CPU 45 4
CPU 46 4
# CONTEXT 47
CPU 48 5
CPU 49 5
# CONTEXT 50
CPU 51 0
CPU 52 0
# CONTEXT 53
CPU 54 1
CPU 55 1
# CONTEXT 56
CPU 57 2
CPU 58 2
# CONTEXT 59
CPU 60 3
CPU 61 3
# CONTEXT 62
CPU 63 4
CPU 64 4
# CONTEXT 65
CPU 66 5
CPU 67 5
# CONTEXT 68
CPU 69 0
CPU 70 0
# CONTEXT 71
CPU 72 1
CPU 73 1
# CONTEXT 74
CPU 75 2
BLOCK 76 2
# CONTEXT 76
UNBLOCK 77 2
CPU 77 3
CPU 78 3
# CONTEXT 79
CPU 80 4
CPU 81 4
# CONTEXT 82
CPU 83 5
CPU 84 5
# CONTEXT 85
CPU 86 0
EXIT 87 0
# CONTEXT 87
CPU 88 1
CPU 89 1
# CONTEXT 90
CPU 91 2
CPU 92 2
EXIT 93 2
# CONTEXT 93
CPU 94 3
BLOCK 95 3
# CONTEXT 95
UNBLOCK 96 3
CPU 96 4
BLOCK 97 4
# CONTEXT 97
UNBLOCK 98 4
CPU 98 5
CPU 99 5
EXIT 100 5
# CONTEXT 100
CPU 101 1
BLOCK 102 1
# CONTEXT 102
UNBLOCK 103 1
CPU 103 3
CPU 104 3
# CONTEXT 105
CPU 106 4
CPU 107 4
# CONTEXT 108
CPU 109 1
CPU 110 1
# CONTEXT 111
CPU 112 3
CPU 113 3
# CONTEXT 114
CPU 115 4
CPU 116 4
# CONTEXT 117
CPU 118 1
CPU 119 1
# CONTEXT 120
CPU 121 3
EXIT 122 3
# CONTEXT 122
CPU 123 4
CPU 124 4
BLOCK 125 4
# CONTEXT 125
UNBLOCK 126 4
CPU 126 1
CPU 127 1
# CONTEXT 128
CPU 129 4
CPU 130 4
# CONTEXT 131
CPU 132 1
EXIT 133 1
# CONTEXT 133
CPU 134 4
CPU 135 4
# CONTEXT 136
CPU 137 -1
# CONTEXT 138
CPU 139 4
CPU 140 4
# CONTEXT 141
CPU 142 -1
# CONTEXT 143
CPU 144 4
CPU 145 4
# CONTEXT 146
CPU 147 -1
# CONTEXT 148
CPU 149 4
EXIT 150 4
# CONTEXT 150
CPU 151 -1
