// Seed: 1907889941
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  assign id_2[1] = 1;
  generate
    logic id_3;
  endgenerate
endmodule
