

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4'
================================================================
* Date:           Sat Jun  1 06:31:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    27031|    27031|  0.270 ms|  0.270 ms|  27031|  27031|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_117_1_loop_for_ap_4  |    27029|    27029|       171|         21|          1|  1280|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 171


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 171
* Pipeline : 1
  Pipeline-0 : II = 21, D = 171, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.44>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:119->CNN.cpp:40]   --->   Operation 174 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 175 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%indvar_flatten69 = alloca i32 1"   --->   Operation 176 'alloca' 'indvar_flatten69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten69"   --->   Operation 178 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 179 [1/1] (0.42ns)   --->   "%store_ln117 = store i5 0, i5 %n" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 179 'store' 'store_ln117' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 180 [1/1] (0.42ns)   --->   "%store_ln119 = store i7 0, i7 %y" [Conv.cpp:119->CNN.cpp:40]   --->   Operation 180 'store' 'store_ln119' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_for_fc_4.i"   --->   Operation 181 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%indvar_flatten69_load = load i11 %indvar_flatten69" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 182 'load' 'indvar_flatten69_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.79ns)   --->   "%icmp_ln117 = icmp_eq  i11 %indvar_flatten69_load, i11 1280" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 183 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.79ns)   --->   "%add_ln117 = add i11 %indvar_flatten69_load, i11 1" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 184 'add' 'add_ln117' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.inc44.i201, void %for.body4.i207.preheader.exitStub" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 185 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [Conv.cpp:119->CNN.cpp:40]   --->   Operation 186 'load' 'y_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%n_load = load i5 %n" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 187 'load' 'n_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.77ns)   --->   "%icmp_ln119 = icmp_eq  i7 %y_load, i7 80" [Conv.cpp:119->CNN.cpp:40]   --->   Operation 188 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.36ns)   --->   "%select_ln117 = select i1 %icmp_ln119, i7 0, i7 %y_load" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 189 'select' 'select_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.78ns)   --->   "%add_ln117_1 = add i5 %n_load, i5 1" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 190 'add' 'add_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.41ns)   --->   "%select_ln117_1 = select i1 %icmp_ln119, i5 %add_ln117_1, i5 %n_load" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 191 'select' 'select_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%empty = trunc i5 %select_ln117_1" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 192 'trunc' 'empty' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%p_shl22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 193 'bitconcatenate' 'p_shl22' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%p_shl33_cast = zext i9 %p_shl22" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 194 'zext' 'p_shl33_cast' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%p_shl23 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 195 'bitconcatenate' 'p_shl23' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%p_shl34_cast = zext i7 %p_shl23" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 196 'zext' 'p_shl34_cast' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.77ns)   --->   "%empty_156 = add i10 %p_shl33_cast, i10 %p_shl34_cast" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 197 'add' 'empty_156' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%p_cast92 = zext i10 %empty_156" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 198 'zext' 'p_cast92' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i7 %select_ln117" [Conv.cpp:119->CNN.cpp:40]   --->   Operation 199 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.79ns)   --->   "%add_ln125 = add i11 %p_cast92, i11 604" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 200 'add' 'add_ln125' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i11 %add_ln125" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 201 'zext' 'zext_ln125' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%Weights_addr_90 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 202 'getelementptr' 'Weights_addr_90' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 203 [2/2] (1.23ns)   --->   "%Weights_load_90 = load i14 %Weights_addr_90" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 203 'load' 'Weights_load_90' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%OutPadConv4_addr = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln119_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 204 'getelementptr' 'OutPadConv4_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 205 [2/2] (1.23ns)   --->   "%OutPadConv4_load = load i10 %OutPadConv4_addr" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 205 'load' 'OutPadConv4_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_1 : Operation 206 [1/1] (0.79ns)   --->   "%add_ln125_1 = add i11 %p_cast92, i11 605" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 206 'add' 'add_ln125_1' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i11 %add_ln125_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 207 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 208 'getelementptr' 'Weights_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 209 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 209 'load' 'Weights_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 210 [1/1] (0.77ns)   --->   "%add_ln125_2 = add i7 %select_ln117, i7 1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 210 'add' 'add_ln125_2' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i7 %add_ln125_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 211 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_1 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 212 'getelementptr' 'OutPadConv4_addr_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_1 : Operation 213 [2/2] (1.23ns)   --->   "%OutPadConv4_load_1 = load i10 %OutPadConv4_addr_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 213 'load' 'OutPadConv4_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_1 : Operation 214 [1/1] (0.42ns)   --->   "%store_ln117 = store i11 %add_ln117, i11 %indvar_flatten69" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 214 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_1 : Operation 215 [1/1] (0.42ns)   --->   "%store_ln117 = store i5 %select_ln117_1, i5 %n" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 215 'store' 'store_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.42>
ST_1 : Operation 216 [1/1] (0.42ns)   --->   "%store_ln119 = store i7 %add_ln125_2, i7 %y" [Conv.cpp:119->CNN.cpp:40]   --->   Operation 216 'store' 'store_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.03>
ST_2 : Operation 217 [1/2] (1.23ns)   --->   "%Weights_load_90 = load i14 %Weights_addr_90" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 217 'load' 'Weights_load_90' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 218 [1/2] (1.23ns)   --->   "%OutPadConv4_load = load i10 %OutPadConv4_addr" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 218 'load' 'OutPadConv4_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_2 : Operation 219 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 219 'load' 'Weights_load' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 220 [1/2] (1.23ns)   --->   "%OutPadConv4_load_1 = load i10 %OutPadConv4_addr_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 220 'load' 'OutPadConv4_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_2 : Operation 221 [1/1] (0.79ns)   --->   "%add_ln125_3 = add i11 %p_cast92, i11 606" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 221 'add' 'add_ln125_3' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i11 %add_ln125_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 222 'zext' 'zext_ln125_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%Weights_addr_91 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 223 'getelementptr' 'Weights_addr_91' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 224 [2/2] (1.23ns)   --->   "%Weights_load_91 = load i14 %Weights_addr_91" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 224 'load' 'Weights_load_91' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 225 [1/1] (0.77ns)   --->   "%add_ln125_4 = add i7 %select_ln117, i7 2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 225 'add' 'add_ln125_4' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i7 %add_ln125_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 226 'zext' 'zext_ln125_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_2 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 227 'getelementptr' 'OutPadConv4_addr_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (1.23ns)   --->   "%OutPadConv4_load_2 = load i10 %OutPadConv4_addr_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 228 'load' 'OutPadConv4_load_2' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_2 : Operation 229 [1/1] (0.79ns)   --->   "%add_ln125_5 = add i11 %p_cast92, i11 607" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 229 'add' 'add_ln125_5' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln125_5 = zext i11 %add_ln125_5" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 230 'zext' 'zext_ln125_5' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%Weights_addr_92 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_5" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 231 'getelementptr' 'Weights_addr_92' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 232 [2/2] (1.23ns)   --->   "%Weights_load_92 = load i14 %Weights_addr_92" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 232 'load' 'Weights_load_92' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 233 [1/1] (0.77ns)   --->   "%add_ln125_6 = add i7 %select_ln117, i7 3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 233 'add' 'add_ln125_6' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln125_6 = zext i7 %add_ln125_6" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 234 'zext' 'zext_ln125_6' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_3 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_6" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 235 'getelementptr' 'OutPadConv4_addr_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 236 [2/2] (1.23ns)   --->   "%OutPadConv4_load_3 = load i10 %OutPadConv4_addr_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 236 'load' 'OutPadConv4_load_3' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln119_4 = zext i7 %select_ln117" [Conv.cpp:119->CNN.cpp:40]   --->   Operation 237 'zext' 'zext_ln119_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln125 = bitcast i32 %Weights_load_90" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 238 'bitcast' 'bitcast_ln125' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 239 [3/3] (7.01ns)   --->   "%mul21_i4 = fmul i32 %bitcast_ln125, i32 %OutPadConv4_load" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 239 'fmul' 'mul21_i4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln125_1 = bitcast i32 %Weights_load" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 240 'bitcast' 'bitcast_ln125_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 241 [3/3] (7.01ns)   --->   "%mul21_i181_s = fmul i32 %bitcast_ln125_1, i32 %OutPadConv4_load_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 241 'fmul' 'mul21_i181_s' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/2] (1.23ns)   --->   "%Weights_load_91 = load i14 %Weights_addr_91" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 242 'load' 'Weights_load_91' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 243 [1/2] (1.23ns)   --->   "%OutPadConv4_load_2 = load i10 %OutPadConv4_addr_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 243 'load' 'OutPadConv4_load_2' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_3 : Operation 244 [1/2] (1.23ns)   --->   "%Weights_load_92 = load i14 %Weights_addr_92" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 244 'load' 'Weights_load_92' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 245 [1/2] (1.23ns)   --->   "%OutPadConv4_load_3 = load i10 %OutPadConv4_addr_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 245 'load' 'OutPadConv4_load_3' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_3 : Operation 246 [1/1] (0.79ns)   --->   "%add_ln125_7 = add i11 %p_cast92, i11 608" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 246 'add' 'add_ln125_7' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln125_7 = zext i11 %add_ln125_7" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 247 'zext' 'zext_ln125_7' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%Weights_addr_93 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_7" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 248 'getelementptr' 'Weights_addr_93' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 249 [2/2] (1.23ns)   --->   "%Weights_load_93 = load i14 %Weights_addr_93" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 249 'load' 'Weights_load_93' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 250 [1/1] (0.77ns)   --->   "%add_ln125_8 = add i7 %select_ln117, i7 4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 250 'add' 'add_ln125_8' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln125_8 = zext i7 %add_ln125_8" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 251 'zext' 'zext_ln125_8' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_4 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_8" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 252 'getelementptr' 'OutPadConv4_addr_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 253 [2/2] (1.23ns)   --->   "%OutPadConv4_load_4 = load i10 %OutPadConv4_addr_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 253 'load' 'OutPadConv4_load_4' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_3 : Operation 254 [1/1] (0.79ns)   --->   "%add_ln125_9 = add i11 %p_cast92, i11 609" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 254 'add' 'add_ln125_9' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln125_9 = zext i11 %add_ln125_9" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 255 'zext' 'zext_ln125_9' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%Weights_addr_94 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_9" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 256 'getelementptr' 'Weights_addr_94' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 257 [2/2] (1.23ns)   --->   "%Weights_load_94 = load i14 %Weights_addr_94" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 257 'load' 'Weights_load_94' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 258 [1/1] (0.76ns)   --->   "%add_ln125_10 = add i8 %zext_ln119_4, i8 84" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 258 'add' 'add_ln125_10' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln125_10 = zext i8 %add_ln125_10" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 259 'zext' 'zext_ln125_10' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_5 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_10" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 260 'getelementptr' 'OutPadConv4_addr_5' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 261 [2/2] (1.23ns)   --->   "%OutPadConv4_load_5 = load i10 %OutPadConv4_addr_5" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 261 'load' 'OutPadConv4_load_5' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 262 [2/3] (7.01ns)   --->   "%mul21_i4 = fmul i32 %bitcast_ln125, i32 %OutPadConv4_load" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 262 'fmul' 'mul21_i4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [2/3] (7.01ns)   --->   "%mul21_i181_s = fmul i32 %bitcast_ln125_1, i32 %OutPadConv4_load_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 263 'fmul' 'mul21_i181_s' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln125_2 = bitcast i32 %Weights_load_91" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 264 'bitcast' 'bitcast_ln125_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 265 [3/3] (7.01ns)   --->   "%mul21_i181_8 = fmul i32 %bitcast_ln125_2, i32 %OutPadConv4_load_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 265 'fmul' 'mul21_i181_8' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln125_3 = bitcast i32 %Weights_load_92" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 266 'bitcast' 'bitcast_ln125_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 267 [3/3] (7.01ns)   --->   "%mul21_i181_9 = fmul i32 %bitcast_ln125_3, i32 %OutPadConv4_load_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 267 'fmul' 'mul21_i181_9' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/2] (1.23ns)   --->   "%Weights_load_93 = load i14 %Weights_addr_93" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 268 'load' 'Weights_load_93' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 269 [1/2] (1.23ns)   --->   "%OutPadConv4_load_4 = load i10 %OutPadConv4_addr_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 269 'load' 'OutPadConv4_load_4' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_4 : Operation 270 [1/2] (1.23ns)   --->   "%Weights_load_94 = load i14 %Weights_addr_94" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 270 'load' 'Weights_load_94' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 271 [1/2] (1.23ns)   --->   "%OutPadConv4_load_5 = load i10 %OutPadConv4_addr_5" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 271 'load' 'OutPadConv4_load_5' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_4 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_11)   --->   "%or_ln125 = or i10 %empty_156, i10 6" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 272 'or' 'or_ln125' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_11)   --->   "%zext_ln125_11 = zext i10 %or_ln125" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 273 'zext' 'zext_ln125_11' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln125_11 = add i11 %zext_ln125_11, i11 604" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 274 'add' 'add_ln125_11' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln125_12 = zext i11 %add_ln125_11" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 275 'zext' 'zext_ln125_12' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%Weights_addr_95 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_12" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 276 'getelementptr' 'Weights_addr_95' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 277 [2/2] (1.23ns)   --->   "%Weights_load_95 = load i14 %Weights_addr_95" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 277 'load' 'Weights_load_95' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 278 [1/1] (0.76ns)   --->   "%add_ln125_12 = add i8 %zext_ln119_4, i8 85" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 278 'add' 'add_ln125_12' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln125_13 = zext i8 %add_ln125_12" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 279 'zext' 'zext_ln125_13' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_6 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_13" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 280 'getelementptr' 'OutPadConv4_addr_6' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 281 [2/2] (1.23ns)   --->   "%OutPadConv4_load_6 = load i10 %OutPadConv4_addr_6" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 281 'load' 'OutPadConv4_load_6' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_4 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_13)   --->   "%or_ln125_1 = or i10 %empty_156, i10 7" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 282 'or' 'or_ln125_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_13)   --->   "%zext_ln125_14 = zext i10 %or_ln125_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 283 'zext' 'zext_ln125_14' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln125_13 = add i11 %zext_ln125_14, i11 604" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 284 'add' 'add_ln125_13' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln125_15 = zext i11 %add_ln125_13" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 285 'zext' 'zext_ln125_15' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%Weights_addr_96 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_15" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 286 'getelementptr' 'Weights_addr_96' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 287 [2/2] (1.23ns)   --->   "%Weights_load_96 = load i14 %Weights_addr_96" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 287 'load' 'Weights_load_96' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 288 [1/1] (0.76ns)   --->   "%add_ln125_14 = add i8 %zext_ln119_4, i8 86" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 288 'add' 'add_ln125_14' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln125_16 = zext i8 %add_ln125_14" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 289 'zext' 'zext_ln125_16' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_7 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_16" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 290 'getelementptr' 'OutPadConv4_addr_7' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 291 [2/2] (1.23ns)   --->   "%OutPadConv4_load_7 = load i10 %OutPadConv4_addr_7" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 291 'load' 'OutPadConv4_load_7' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 292 [1/3] (7.01ns)   --->   "%mul21_i4 = fmul i32 %bitcast_ln125, i32 %OutPadConv4_load" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 292 'fmul' 'mul21_i4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/3] (7.01ns)   --->   "%mul21_i181_s = fmul i32 %bitcast_ln125_1, i32 %OutPadConv4_load_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 293 'fmul' 'mul21_i181_s' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [2/3] (7.01ns)   --->   "%mul21_i181_8 = fmul i32 %bitcast_ln125_2, i32 %OutPadConv4_load_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 294 'fmul' 'mul21_i181_8' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [2/3] (7.01ns)   --->   "%mul21_i181_9 = fmul i32 %bitcast_ln125_3, i32 %OutPadConv4_load_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 295 'fmul' 'mul21_i181_9' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%bitcast_ln125_4 = bitcast i32 %Weights_load_93" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 296 'bitcast' 'bitcast_ln125_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 297 [3/3] (7.01ns)   --->   "%mul21_i181_10 = fmul i32 %bitcast_ln125_4, i32 %OutPadConv4_load_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 297 'fmul' 'mul21_i181_10' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln125_5 = bitcast i32 %Weights_load_94" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 298 'bitcast' 'bitcast_ln125_5' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 299 [3/3] (7.01ns)   --->   "%mul21_i181_1 = fmul i32 %bitcast_ln125_5, i32 %OutPadConv4_load_5" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 299 'fmul' 'mul21_i181_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/2] (1.23ns)   --->   "%Weights_load_95 = load i14 %Weights_addr_95" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 300 'load' 'Weights_load_95' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 301 [1/2] (1.23ns)   --->   "%OutPadConv4_load_6 = load i10 %OutPadConv4_addr_6" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 301 'load' 'OutPadConv4_load_6' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_5 : Operation 302 [1/2] (1.23ns)   --->   "%Weights_load_96 = load i14 %Weights_addr_96" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 302 'load' 'Weights_load_96' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 303 [1/2] (1.23ns)   --->   "%OutPadConv4_load_7 = load i10 %OutPadConv4_addr_7" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 303 'load' 'OutPadConv4_load_7' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_5 : Operation 304 [1/1] (0.79ns)   --->   "%add_ln125_15 = add i11 %p_cast92, i11 612" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 304 'add' 'add_ln125_15' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln125_17 = zext i11 %add_ln125_15" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 305 'zext' 'zext_ln125_17' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%Weights_addr_97 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_17" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 306 'getelementptr' 'Weights_addr_97' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 307 [2/2] (1.23ns)   --->   "%Weights_load_97 = load i14 %Weights_addr_97" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 307 'load' 'Weights_load_97' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 308 [1/1] (0.76ns)   --->   "%add_ln125_16 = add i8 %zext_ln119_4, i8 87" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 308 'add' 'add_ln125_16' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln125_18 = zext i8 %add_ln125_16" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 309 'zext' 'zext_ln125_18' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_8 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_18" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 310 'getelementptr' 'OutPadConv4_addr_8' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 311 [2/2] (1.23ns)   --->   "%OutPadConv4_load_8 = load i10 %OutPadConv4_addr_8" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 311 'load' 'OutPadConv4_load_8' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_5 : Operation 312 [1/1] (0.79ns)   --->   "%add_ln125_17 = add i11 %p_cast92, i11 613" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 312 'add' 'add_ln125_17' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln125_19 = zext i11 %add_ln125_17" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 313 'zext' 'zext_ln125_19' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%Weights_addr_98 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_19" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 314 'getelementptr' 'Weights_addr_98' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 315 [2/2] (1.23ns)   --->   "%Weights_load_98 = load i14 %Weights_addr_98" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 315 'load' 'Weights_load_98' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 316 [1/1] (0.76ns)   --->   "%add_ln125_18 = add i8 %zext_ln119_4, i8 88" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 316 'add' 'add_ln125_18' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln125_20 = zext i8 %add_ln125_18" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 317 'zext' 'zext_ln125_20' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_9 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_20" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 318 'getelementptr' 'OutPadConv4_addr_9' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 319 [2/2] (1.23ns)   --->   "%OutPadConv4_load_9 = load i10 %OutPadConv4_addr_9" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 319 'load' 'OutPadConv4_load_9' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 320 [4/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i4, i32 0" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 320 'fadd' 's' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [1/3] (7.01ns)   --->   "%mul21_i181_8 = fmul i32 %bitcast_ln125_2, i32 %OutPadConv4_load_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 321 'fmul' 'mul21_i181_8' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/3] (7.01ns)   --->   "%mul21_i181_9 = fmul i32 %bitcast_ln125_3, i32 %OutPadConv4_load_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 322 'fmul' 'mul21_i181_9' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [2/3] (7.01ns)   --->   "%mul21_i181_10 = fmul i32 %bitcast_ln125_4, i32 %OutPadConv4_load_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 323 'fmul' 'mul21_i181_10' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [2/3] (7.01ns)   --->   "%mul21_i181_1 = fmul i32 %bitcast_ln125_5, i32 %OutPadConv4_load_5" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 324 'fmul' 'mul21_i181_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln125_6 = bitcast i32 %Weights_load_95" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 325 'bitcast' 'bitcast_ln125_6' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 326 [3/3] (7.01ns)   --->   "%mul21_i181_1_1 = fmul i32 %bitcast_ln125_6, i32 %OutPadConv4_load_6" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 326 'fmul' 'mul21_i181_1_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln125_7 = bitcast i32 %Weights_load_96" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 327 'bitcast' 'bitcast_ln125_7' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 328 [3/3] (7.01ns)   --->   "%mul21_i181_1_2 = fmul i32 %bitcast_ln125_7, i32 %OutPadConv4_load_7" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 328 'fmul' 'mul21_i181_1_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 329 [1/2] (1.23ns)   --->   "%Weights_load_97 = load i14 %Weights_addr_97" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 329 'load' 'Weights_load_97' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 330 [1/2] (1.23ns)   --->   "%OutPadConv4_load_8 = load i10 %OutPadConv4_addr_8" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 330 'load' 'OutPadConv4_load_8' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_6 : Operation 331 [1/2] (1.23ns)   --->   "%Weights_load_98 = load i14 %Weights_addr_98" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 331 'load' 'Weights_load_98' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 332 [1/2] (1.23ns)   --->   "%OutPadConv4_load_9 = load i10 %OutPadConv4_addr_9" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 332 'load' 'OutPadConv4_load_9' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_6 : Operation 333 [1/1] (0.79ns)   --->   "%add_ln125_19 = add i11 %p_cast92, i11 614" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 333 'add' 'add_ln125_19' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln125_21 = zext i11 %add_ln125_19" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 334 'zext' 'zext_ln125_21' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%Weights_addr_99 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_21" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 335 'getelementptr' 'Weights_addr_99' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 336 [2/2] (1.23ns)   --->   "%Weights_load_99 = load i14 %Weights_addr_99" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 336 'load' 'Weights_load_99' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 337 [1/1] (0.76ns)   --->   "%add_ln125_20 = add i8 %zext_ln119_4, i8 168" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 337 'add' 'add_ln125_20' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln125_22 = zext i8 %add_ln125_20" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 338 'zext' 'zext_ln125_22' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_10 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_22" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 339 'getelementptr' 'OutPadConv4_addr_10' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 340 [2/2] (1.23ns)   --->   "%OutPadConv4_load_10 = load i10 %OutPadConv4_addr_10" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 340 'load' 'OutPadConv4_load_10' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_6 : Operation 341 [1/1] (0.79ns)   --->   "%add_ln125_21 = add i11 %p_cast92, i11 615" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 341 'add' 'add_ln125_21' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln125_23 = zext i11 %add_ln125_21" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 342 'zext' 'zext_ln125_23' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%Weights_addr_100 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_23" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 343 'getelementptr' 'Weights_addr_100' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 344 [2/2] (1.23ns)   --->   "%Weights_load_100 = load i14 %Weights_addr_100" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 344 'load' 'Weights_load_100' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 345 [1/1] (0.76ns)   --->   "%add_ln125_22 = add i8 %zext_ln119_4, i8 169" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 345 'add' 'add_ln125_22' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln125_24 = zext i8 %add_ln125_22" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 346 'zext' 'zext_ln125_24' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_11 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_24" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 347 'getelementptr' 'OutPadConv4_addr_11' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_6 : Operation 348 [2/2] (1.23ns)   --->   "%OutPadConv4_load_11 = load i10 %OutPadConv4_addr_11" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 348 'load' 'OutPadConv4_load_11' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 349 [3/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i4, i32 0" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 349 'fadd' 's' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/3] (7.01ns)   --->   "%mul21_i181_10 = fmul i32 %bitcast_ln125_4, i32 %OutPadConv4_load_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 350 'fmul' 'mul21_i181_10' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [1/3] (7.01ns)   --->   "%mul21_i181_1 = fmul i32 %bitcast_ln125_5, i32 %OutPadConv4_load_5" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 351 'fmul' 'mul21_i181_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 352 [2/3] (7.01ns)   --->   "%mul21_i181_1_1 = fmul i32 %bitcast_ln125_6, i32 %OutPadConv4_load_6" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 352 'fmul' 'mul21_i181_1_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 353 [2/3] (7.01ns)   --->   "%mul21_i181_1_2 = fmul i32 %bitcast_ln125_7, i32 %OutPadConv4_load_7" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 353 'fmul' 'mul21_i181_1_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln125_8 = bitcast i32 %Weights_load_97" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 354 'bitcast' 'bitcast_ln125_8' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 355 [3/3] (7.01ns)   --->   "%mul21_i181_1_3 = fmul i32 %bitcast_ln125_8, i32 %OutPadConv4_load_8" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 355 'fmul' 'mul21_i181_1_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln125_9 = bitcast i32 %Weights_load_98" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 356 'bitcast' 'bitcast_ln125_9' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 357 [3/3] (7.01ns)   --->   "%mul21_i181_1_4 = fmul i32 %bitcast_ln125_9, i32 %OutPadConv4_load_9" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 357 'fmul' 'mul21_i181_1_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/2] (1.23ns)   --->   "%Weights_load_99 = load i14 %Weights_addr_99" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 358 'load' 'Weights_load_99' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 359 [1/2] (1.23ns)   --->   "%OutPadConv4_load_10 = load i10 %OutPadConv4_addr_10" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 359 'load' 'OutPadConv4_load_10' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_7 : Operation 360 [1/2] (1.23ns)   --->   "%Weights_load_100 = load i14 %Weights_addr_100" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 360 'load' 'Weights_load_100' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 361 [1/2] (1.23ns)   --->   "%OutPadConv4_load_11 = load i10 %OutPadConv4_addr_11" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 361 'load' 'OutPadConv4_load_11' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_7 : Operation 362 [1/1] (0.79ns)   --->   "%add_ln125_23 = add i11 %p_cast92, i11 616" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 362 'add' 'add_ln125_23' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln125_25 = zext i11 %add_ln125_23" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 363 'zext' 'zext_ln125_25' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%Weights_addr_101 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_25" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 364 'getelementptr' 'Weights_addr_101' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 365 [2/2] (1.23ns)   --->   "%Weights_load_101 = load i14 %Weights_addr_101" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 365 'load' 'Weights_load_101' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 366 [1/1] (0.76ns)   --->   "%add_ln125_24 = add i8 %zext_ln119_4, i8 170" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 366 'add' 'add_ln125_24' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln125_26 = zext i8 %add_ln125_24" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 367 'zext' 'zext_ln125_26' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_12 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_26" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 368 'getelementptr' 'OutPadConv4_addr_12' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 369 [2/2] (1.23ns)   --->   "%OutPadConv4_load_12 = load i10 %OutPadConv4_addr_12" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 369 'load' 'OutPadConv4_load_12' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_7 : Operation 370 [1/1] (0.79ns)   --->   "%add_ln125_25 = add i11 %p_cast92, i11 617" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 370 'add' 'add_ln125_25' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln125_27 = zext i11 %add_ln125_25" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 371 'zext' 'zext_ln125_27' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "%Weights_addr_102 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_27" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 372 'getelementptr' 'Weights_addr_102' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 373 [2/2] (1.23ns)   --->   "%Weights_load_102 = load i14 %Weights_addr_102" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 373 'load' 'Weights_load_102' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 374 [1/1] (0.76ns)   --->   "%add_ln125_26 = add i8 %zext_ln119_4, i8 171" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 374 'add' 'add_ln125_26' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln125_28 = zext i8 %add_ln125_26" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 375 'zext' 'zext_ln125_28' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_13 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_28" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 376 'getelementptr' 'OutPadConv4_addr_13' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 377 [2/2] (1.23ns)   --->   "%OutPadConv4_load_13 = load i10 %OutPadConv4_addr_13" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 377 'load' 'OutPadConv4_load_13' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln119_3 = zext i7 %select_ln117" [Conv.cpp:119->CNN.cpp:40]   --->   Operation 378 'zext' 'zext_ln119_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_8 : Operation 379 [2/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i4, i32 0" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 379 'fadd' 's' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 380 [1/3] (7.01ns)   --->   "%mul21_i181_1_1 = fmul i32 %bitcast_ln125_6, i32 %OutPadConv4_load_6" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 380 'fmul' 'mul21_i181_1_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [1/3] (7.01ns)   --->   "%mul21_i181_1_2 = fmul i32 %bitcast_ln125_7, i32 %OutPadConv4_load_7" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 381 'fmul' 'mul21_i181_1_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 382 [2/3] (7.01ns)   --->   "%mul21_i181_1_3 = fmul i32 %bitcast_ln125_8, i32 %OutPadConv4_load_8" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 382 'fmul' 'mul21_i181_1_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 383 [2/3] (7.01ns)   --->   "%mul21_i181_1_4 = fmul i32 %bitcast_ln125_9, i32 %OutPadConv4_load_9" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 383 'fmul' 'mul21_i181_1_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln125_10 = bitcast i32 %Weights_load_99" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 384 'bitcast' 'bitcast_ln125_10' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_8 : Operation 385 [3/3] (7.01ns)   --->   "%mul21_i181_2 = fmul i32 %bitcast_ln125_10, i32 %OutPadConv4_load_10" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 385 'fmul' 'mul21_i181_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln125_11 = bitcast i32 %Weights_load_100" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 386 'bitcast' 'bitcast_ln125_11' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_8 : Operation 387 [3/3] (7.01ns)   --->   "%mul21_i181_2_1 = fmul i32 %bitcast_ln125_11, i32 %OutPadConv4_load_11" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 387 'fmul' 'mul21_i181_2_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 388 [1/2] (1.23ns)   --->   "%Weights_load_101 = load i14 %Weights_addr_101" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 388 'load' 'Weights_load_101' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 389 [1/2] (1.23ns)   --->   "%OutPadConv4_load_12 = load i10 %OutPadConv4_addr_12" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 389 'load' 'OutPadConv4_load_12' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_8 : Operation 390 [1/2] (1.23ns)   --->   "%Weights_load_102 = load i14 %Weights_addr_102" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 390 'load' 'Weights_load_102' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 391 [1/2] (1.23ns)   --->   "%OutPadConv4_load_13 = load i10 %OutPadConv4_addr_13" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 391 'load' 'OutPadConv4_load_13' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_8 : Operation 392 [1/1] (0.79ns)   --->   "%add_ln125_27 = add i11 %p_cast92, i11 618" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 392 'add' 'add_ln125_27' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln125_29 = zext i11 %add_ln125_27" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 393 'zext' 'zext_ln125_29' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%Weights_addr_103 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_29" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 394 'getelementptr' 'Weights_addr_103' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_8 : Operation 395 [2/2] (1.23ns)   --->   "%Weights_load_103 = load i14 %Weights_addr_103" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 395 'load' 'Weights_load_103' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 396 [1/1] (0.76ns)   --->   "%add_ln125_28 = add i8 %zext_ln119_4, i8 172" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 396 'add' 'add_ln125_28' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln125_30 = zext i8 %add_ln125_28" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 397 'zext' 'zext_ln125_30' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_14 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_30" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 398 'getelementptr' 'OutPadConv4_addr_14' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_8 : Operation 399 [2/2] (1.23ns)   --->   "%OutPadConv4_load_14 = load i10 %OutPadConv4_addr_14" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 399 'load' 'OutPadConv4_load_14' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_8 : Operation 400 [1/1] (0.79ns)   --->   "%add_ln125_29 = add i11 %p_cast92, i11 619" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 400 'add' 'add_ln125_29' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln125_31 = zext i11 %add_ln125_29" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 401 'zext' 'zext_ln125_31' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%Weights_addr_104 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_31" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 402 'getelementptr' 'Weights_addr_104' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_8 : Operation 403 [2/2] (1.23ns)   --->   "%Weights_load_104 = load i14 %Weights_addr_104" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 403 'load' 'Weights_load_104' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 404 [1/1] (0.77ns)   --->   "%add_ln125_30 = add i9 %zext_ln119_3, i9 252" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 404 'add' 'add_ln125_30' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln125_32 = zext i9 %add_ln125_30" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 405 'zext' 'zext_ln125_32' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_15 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_32" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 406 'getelementptr' 'OutPadConv4_addr_15' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_8 : Operation 407 [2/2] (1.23ns)   --->   "%OutPadConv4_load_15 = load i10 %OutPadConv4_addr_15" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 407 'load' 'OutPadConv4_load_15' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 408 [1/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i4, i32 0" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 408 'fadd' 's' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 409 [1/3] (7.01ns)   --->   "%mul21_i181_1_3 = fmul i32 %bitcast_ln125_8, i32 %OutPadConv4_load_8" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 409 'fmul' 'mul21_i181_1_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 410 [1/3] (7.01ns)   --->   "%mul21_i181_1_4 = fmul i32 %bitcast_ln125_9, i32 %OutPadConv4_load_9" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 410 'fmul' 'mul21_i181_1_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 411 [2/3] (7.01ns)   --->   "%mul21_i181_2 = fmul i32 %bitcast_ln125_10, i32 %OutPadConv4_load_10" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 411 'fmul' 'mul21_i181_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [2/3] (7.01ns)   --->   "%mul21_i181_2_1 = fmul i32 %bitcast_ln125_11, i32 %OutPadConv4_load_11" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 412 'fmul' 'mul21_i181_2_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln125_12 = bitcast i32 %Weights_load_101" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 413 'bitcast' 'bitcast_ln125_12' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 414 [3/3] (7.01ns)   --->   "%mul21_i181_2_2 = fmul i32 %bitcast_ln125_12, i32 %OutPadConv4_load_12" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 414 'fmul' 'mul21_i181_2_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%bitcast_ln125_13 = bitcast i32 %Weights_load_102" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 415 'bitcast' 'bitcast_ln125_13' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 416 [3/3] (7.01ns)   --->   "%mul21_i181_2_3 = fmul i32 %bitcast_ln125_13, i32 %OutPadConv4_load_13" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 416 'fmul' 'mul21_i181_2_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 417 [1/2] (1.23ns)   --->   "%Weights_load_103 = load i14 %Weights_addr_103" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 417 'load' 'Weights_load_103' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 418 [1/2] (1.23ns)   --->   "%OutPadConv4_load_14 = load i10 %OutPadConv4_addr_14" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 418 'load' 'OutPadConv4_load_14' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_9 : Operation 419 [1/2] (1.23ns)   --->   "%Weights_load_104 = load i14 %Weights_addr_104" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 419 'load' 'Weights_load_104' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 420 [1/2] (1.23ns)   --->   "%OutPadConv4_load_15 = load i10 %OutPadConv4_addr_15" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 420 'load' 'OutPadConv4_load_15' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_9 : Operation 421 [1/1] (0.79ns)   --->   "%add_ln125_31 = add i11 %p_cast92, i11 620" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 421 'add' 'add_ln125_31' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln125_33 = zext i11 %add_ln125_31" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 422 'zext' 'zext_ln125_33' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%Weights_addr_105 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_33" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 423 'getelementptr' 'Weights_addr_105' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 424 [2/2] (1.23ns)   --->   "%Weights_load_105 = load i14 %Weights_addr_105" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 424 'load' 'Weights_load_105' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 425 [1/1] (0.77ns)   --->   "%add_ln125_32 = add i9 %zext_ln119_3, i9 253" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 425 'add' 'add_ln125_32' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln125_34 = zext i9 %add_ln125_32" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 426 'zext' 'zext_ln125_34' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_16 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_34" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 427 'getelementptr' 'OutPadConv4_addr_16' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 428 [2/2] (1.23ns)   --->   "%OutPadConv4_load_16 = load i10 %OutPadConv4_addr_16" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 428 'load' 'OutPadConv4_load_16' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_9 : Operation 429 [1/1] (0.79ns)   --->   "%add_ln125_33 = add i11 %p_cast92, i11 621" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 429 'add' 'add_ln125_33' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln125_35 = zext i11 %add_ln125_33" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 430 'zext' 'zext_ln125_35' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 431 [1/1] (0.00ns)   --->   "%Weights_addr_106 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_35" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 431 'getelementptr' 'Weights_addr_106' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 432 [2/2] (1.23ns)   --->   "%Weights_load_106 = load i14 %Weights_addr_106" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 432 'load' 'Weights_load_106' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 433 [1/1] (0.77ns)   --->   "%add_ln125_34 = add i9 %zext_ln119_3, i9 254" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 433 'add' 'add_ln125_34' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln125_36 = zext i9 %add_ln125_34" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 434 'zext' 'zext_ln125_36' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_17 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_36" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 435 'getelementptr' 'OutPadConv4_addr_17' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 436 [2/2] (1.23ns)   --->   "%OutPadConv4_load_17 = load i10 %OutPadConv4_addr_17" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 436 'load' 'OutPadConv4_load_17' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 437 [4/4] (6.43ns)   --->   "%s_157 = fadd i32 %s, i32 %mul21_i181_s" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 437 'fadd' 's_157' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 438 [1/3] (7.01ns)   --->   "%mul21_i181_2 = fmul i32 %bitcast_ln125_10, i32 %OutPadConv4_load_10" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 438 'fmul' 'mul21_i181_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 439 [1/3] (7.01ns)   --->   "%mul21_i181_2_1 = fmul i32 %bitcast_ln125_11, i32 %OutPadConv4_load_11" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 439 'fmul' 'mul21_i181_2_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 440 [2/3] (7.01ns)   --->   "%mul21_i181_2_2 = fmul i32 %bitcast_ln125_12, i32 %OutPadConv4_load_12" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 440 'fmul' 'mul21_i181_2_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 441 [2/3] (7.01ns)   --->   "%mul21_i181_2_3 = fmul i32 %bitcast_ln125_13, i32 %OutPadConv4_load_13" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 441 'fmul' 'mul21_i181_2_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 442 [1/1] (0.00ns)   --->   "%bitcast_ln125_14 = bitcast i32 %Weights_load_103" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 442 'bitcast' 'bitcast_ln125_14' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 443 [3/3] (7.01ns)   --->   "%mul21_i181_2_4 = fmul i32 %bitcast_ln125_14, i32 %OutPadConv4_load_14" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 443 'fmul' 'mul21_i181_2_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%bitcast_ln125_15 = bitcast i32 %Weights_load_104" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 444 'bitcast' 'bitcast_ln125_15' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 445 [3/3] (7.01ns)   --->   "%mul21_i181_3 = fmul i32 %bitcast_ln125_15, i32 %OutPadConv4_load_15" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 445 'fmul' 'mul21_i181_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 446 [1/2] (1.23ns)   --->   "%Weights_load_105 = load i14 %Weights_addr_105" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 446 'load' 'Weights_load_105' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 447 [1/2] (1.23ns)   --->   "%OutPadConv4_load_16 = load i10 %OutPadConv4_addr_16" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 447 'load' 'OutPadConv4_load_16' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_10 : Operation 448 [1/2] (1.23ns)   --->   "%Weights_load_106 = load i14 %Weights_addr_106" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 448 'load' 'Weights_load_106' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 449 [1/2] (1.23ns)   --->   "%OutPadConv4_load_17 = load i10 %OutPadConv4_addr_17" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 449 'load' 'OutPadConv4_load_17' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_10 : Operation 450 [1/1] (0.79ns)   --->   "%add_ln125_35 = add i11 %p_cast92, i11 622" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 450 'add' 'add_ln125_35' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln125_37 = zext i11 %add_ln125_35" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 451 'zext' 'zext_ln125_37' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%Weights_addr_107 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_37" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 452 'getelementptr' 'Weights_addr_107' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 453 [2/2] (1.23ns)   --->   "%Weights_load_107 = load i14 %Weights_addr_107" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 453 'load' 'Weights_load_107' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 454 [1/1] (0.77ns)   --->   "%add_ln125_36 = add i9 %zext_ln119_3, i9 255" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 454 'add' 'add_ln125_36' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln125_38 = zext i9 %add_ln125_36" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 455 'zext' 'zext_ln125_38' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 456 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_18 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_38" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 456 'getelementptr' 'OutPadConv4_addr_18' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 457 [2/2] (1.23ns)   --->   "%OutPadConv4_load_18 = load i10 %OutPadConv4_addr_18" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 457 'load' 'OutPadConv4_load_18' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_10 : Operation 458 [1/1] (0.79ns)   --->   "%add_ln125_37 = add i11 %p_cast92, i11 623" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 458 'add' 'add_ln125_37' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln125_39 = zext i11 %add_ln125_37" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 459 'zext' 'zext_ln125_39' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 460 [1/1] (0.00ns)   --->   "%Weights_addr_108 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_39" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 460 'getelementptr' 'Weights_addr_108' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 461 [2/2] (1.23ns)   --->   "%Weights_load_108 = load i14 %Weights_addr_108" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 461 'load' 'Weights_load_108' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln125_40_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln117" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 462 'bitconcatenate' 'zext_ln125_40_cast' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln125_40 = zext i9 %zext_ln125_40_cast" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 463 'zext' 'zext_ln125_40' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_19 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_40" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 464 'getelementptr' 'OutPadConv4_addr_19' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 465 [2/2] (1.23ns)   --->   "%OutPadConv4_load_19 = load i10 %OutPadConv4_addr_19" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 465 'load' 'OutPadConv4_load_19' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 466 [3/4] (6.43ns)   --->   "%s_157 = fadd i32 %s, i32 %mul21_i181_s" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 466 'fadd' 's_157' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 467 [1/3] (7.01ns)   --->   "%mul21_i181_2_2 = fmul i32 %bitcast_ln125_12, i32 %OutPadConv4_load_12" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 467 'fmul' 'mul21_i181_2_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 468 [1/3] (7.01ns)   --->   "%mul21_i181_2_3 = fmul i32 %bitcast_ln125_13, i32 %OutPadConv4_load_13" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 468 'fmul' 'mul21_i181_2_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 469 [2/3] (7.01ns)   --->   "%mul21_i181_2_4 = fmul i32 %bitcast_ln125_14, i32 %OutPadConv4_load_14" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 469 'fmul' 'mul21_i181_2_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 470 [2/3] (7.01ns)   --->   "%mul21_i181_3 = fmul i32 %bitcast_ln125_15, i32 %OutPadConv4_load_15" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 470 'fmul' 'mul21_i181_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%bitcast_ln125_16 = bitcast i32 %Weights_load_105" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 471 'bitcast' 'bitcast_ln125_16' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_11 : Operation 472 [3/3] (7.01ns)   --->   "%mul21_i181_3_1 = fmul i32 %bitcast_ln125_16, i32 %OutPadConv4_load_16" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 472 'fmul' 'mul21_i181_3_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "%bitcast_ln125_17 = bitcast i32 %Weights_load_106" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 473 'bitcast' 'bitcast_ln125_17' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_11 : Operation 474 [3/3] (7.01ns)   --->   "%mul21_i181_3_2 = fmul i32 %bitcast_ln125_17, i32 %OutPadConv4_load_17" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 474 'fmul' 'mul21_i181_3_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 475 [1/2] (1.23ns)   --->   "%Weights_load_107 = load i14 %Weights_addr_107" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 475 'load' 'Weights_load_107' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 476 [1/2] (1.23ns)   --->   "%OutPadConv4_load_18 = load i10 %OutPadConv4_addr_18" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 476 'load' 'OutPadConv4_load_18' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_11 : Operation 477 [1/2] (1.23ns)   --->   "%Weights_load_108 = load i14 %Weights_addr_108" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 477 'load' 'Weights_load_108' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 478 [1/2] (1.23ns)   --->   "%OutPadConv4_load_19 = load i10 %OutPadConv4_addr_19" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 478 'load' 'OutPadConv4_load_19' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_11 : Operation 479 [1/1] (0.79ns)   --->   "%add_ln125_38 = add i11 %p_cast92, i11 624" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 479 'add' 'add_ln125_38' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln125_41 = zext i11 %add_ln125_38" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 480 'zext' 'zext_ln125_41' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_11 : Operation 481 [1/1] (0.00ns)   --->   "%Weights_addr_109 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_41" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 481 'getelementptr' 'Weights_addr_109' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_11 : Operation 482 [2/2] (1.23ns)   --->   "%Weights_load_109 = load i14 %Weights_addr_109" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 482 'load' 'Weights_load_109' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 483 [1/1] (0.77ns)   --->   "%add_ln125_39 = add i9 %zext_ln119_3, i9 336" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 483 'add' 'add_ln125_39' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln125_42 = zext i9 %add_ln125_39" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 484 'zext' 'zext_ln125_42' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_11 : Operation 485 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_20 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_42" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 485 'getelementptr' 'OutPadConv4_addr_20' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_11 : Operation 486 [2/2] (1.23ns)   --->   "%OutPadConv4_load_20 = load i10 %OutPadConv4_addr_20" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 486 'load' 'OutPadConv4_load_20' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_11 : Operation 487 [1/1] (0.79ns)   --->   "%add_ln125_40 = add i11 %p_cast92, i11 625" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 487 'add' 'add_ln125_40' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln125_43 = zext i11 %add_ln125_40" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 488 'zext' 'zext_ln125_43' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_11 : Operation 489 [1/1] (0.00ns)   --->   "%Weights_addr_110 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_43" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 489 'getelementptr' 'Weights_addr_110' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_11 : Operation 490 [2/2] (1.23ns)   --->   "%Weights_load_110 = load i14 %Weights_addr_110" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 490 'load' 'Weights_load_110' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 491 [1/1] (0.77ns)   --->   "%add_ln125_41 = add i9 %zext_ln119_3, i9 337" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 491 'add' 'add_ln125_41' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln125_44 = zext i9 %add_ln125_41" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 492 'zext' 'zext_ln125_44' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_11 : Operation 493 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_21 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_44" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 493 'getelementptr' 'OutPadConv4_addr_21' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_11 : Operation 494 [2/2] (1.23ns)   --->   "%OutPadConv4_load_21 = load i10 %OutPadConv4_addr_21" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 494 'load' 'OutPadConv4_load_21' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 495 [2/4] (6.43ns)   --->   "%s_157 = fadd i32 %s, i32 %mul21_i181_s" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 495 'fadd' 's_157' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 496 [1/3] (7.01ns)   --->   "%mul21_i181_2_4 = fmul i32 %bitcast_ln125_14, i32 %OutPadConv4_load_14" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 496 'fmul' 'mul21_i181_2_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 497 [1/3] (7.01ns)   --->   "%mul21_i181_3 = fmul i32 %bitcast_ln125_15, i32 %OutPadConv4_load_15" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 497 'fmul' 'mul21_i181_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 498 [2/3] (7.01ns)   --->   "%mul21_i181_3_1 = fmul i32 %bitcast_ln125_16, i32 %OutPadConv4_load_16" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 498 'fmul' 'mul21_i181_3_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 499 [2/3] (7.01ns)   --->   "%mul21_i181_3_2 = fmul i32 %bitcast_ln125_17, i32 %OutPadConv4_load_17" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 499 'fmul' 'mul21_i181_3_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 500 [1/1] (0.00ns)   --->   "%bitcast_ln125_18 = bitcast i32 %Weights_load_107" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 500 'bitcast' 'bitcast_ln125_18' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_12 : Operation 501 [3/3] (7.01ns)   --->   "%mul21_i181_3_3 = fmul i32 %bitcast_ln125_18, i32 %OutPadConv4_load_18" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 501 'fmul' 'mul21_i181_3_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 502 [1/1] (0.00ns)   --->   "%bitcast_ln125_19 = bitcast i32 %Weights_load_108" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 502 'bitcast' 'bitcast_ln125_19' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_12 : Operation 503 [3/3] (7.01ns)   --->   "%mul21_i181_3_4 = fmul i32 %bitcast_ln125_19, i32 %OutPadConv4_load_19" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 503 'fmul' 'mul21_i181_3_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 504 [1/2] (1.23ns)   --->   "%Weights_load_109 = load i14 %Weights_addr_109" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 504 'load' 'Weights_load_109' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_12 : Operation 505 [1/2] (1.23ns)   --->   "%OutPadConv4_load_20 = load i10 %OutPadConv4_addr_20" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 505 'load' 'OutPadConv4_load_20' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_12 : Operation 506 [1/2] (1.23ns)   --->   "%Weights_load_110 = load i14 %Weights_addr_110" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 506 'load' 'Weights_load_110' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_12 : Operation 507 [1/2] (1.23ns)   --->   "%OutPadConv4_load_21 = load i10 %OutPadConv4_addr_21" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 507 'load' 'OutPadConv4_load_21' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_12 : Operation 508 [1/1] (0.79ns)   --->   "%add_ln125_42 = add i11 %p_cast92, i11 626" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 508 'add' 'add_ln125_42' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln125_45 = zext i11 %add_ln125_42" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 509 'zext' 'zext_ln125_45' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_12 : Operation 510 [1/1] (0.00ns)   --->   "%Weights_addr_111 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_45" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 510 'getelementptr' 'Weights_addr_111' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_12 : Operation 511 [2/2] (1.23ns)   --->   "%Weights_load_111 = load i14 %Weights_addr_111" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 511 'load' 'Weights_load_111' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_12 : Operation 512 [1/1] (0.77ns)   --->   "%add_ln125_43 = add i9 %zext_ln119_3, i9 338" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 512 'add' 'add_ln125_43' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln125_46 = zext i9 %add_ln125_43" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 513 'zext' 'zext_ln125_46' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_22 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_46" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 514 'getelementptr' 'OutPadConv4_addr_22' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_12 : Operation 515 [2/2] (1.23ns)   --->   "%OutPadConv4_load_22 = load i10 %OutPadConv4_addr_22" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 515 'load' 'OutPadConv4_load_22' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_12 : Operation 516 [1/1] (0.79ns)   --->   "%add_ln125_44 = add i11 %p_cast92, i11 627" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 516 'add' 'add_ln125_44' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln125_47 = zext i11 %add_ln125_44" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 517 'zext' 'zext_ln125_47' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_12 : Operation 518 [1/1] (0.00ns)   --->   "%Weights_addr_112 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_47" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 518 'getelementptr' 'Weights_addr_112' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_12 : Operation 519 [2/2] (1.23ns)   --->   "%Weights_load_112 = load i14 %Weights_addr_112" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 519 'load' 'Weights_load_112' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_12 : Operation 520 [1/1] (0.77ns)   --->   "%add_ln125_45 = add i9 %zext_ln119_3, i9 339" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 520 'add' 'add_ln125_45' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln125_48 = zext i9 %add_ln125_45" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 521 'zext' 'zext_ln125_48' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_12 : Operation 522 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_23 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_48" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 522 'getelementptr' 'OutPadConv4_addr_23' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_12 : Operation 523 [2/2] (1.23ns)   --->   "%OutPadConv4_load_23 = load i10 %OutPadConv4_addr_23" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 523 'load' 'OutPadConv4_load_23' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 524 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 524 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 525 [1/1] (0.00ns)   --->   "%p_shl31_cast = zext i10 %p_shl" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 525 'zext' 'p_shl31_cast' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 526 [1/1] (0.00ns)   --->   "%p_shl24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 526 'bitconcatenate' 'p_shl24' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %p_shl24" [Conv.cpp:119->CNN.cpp:40]   --->   Operation 527 'zext' 'zext_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 528 [1/4] (6.43ns)   --->   "%s_157 = fadd i32 %s, i32 %mul21_i181_s" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 528 'fadd' 's_157' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 529 [1/3] (7.01ns)   --->   "%mul21_i181_3_1 = fmul i32 %bitcast_ln125_16, i32 %OutPadConv4_load_16" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 529 'fmul' 'mul21_i181_3_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 530 [1/3] (7.01ns)   --->   "%mul21_i181_3_2 = fmul i32 %bitcast_ln125_17, i32 %OutPadConv4_load_17" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 530 'fmul' 'mul21_i181_3_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 531 [2/3] (7.01ns)   --->   "%mul21_i181_3_3 = fmul i32 %bitcast_ln125_18, i32 %OutPadConv4_load_18" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 531 'fmul' 'mul21_i181_3_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 532 [2/3] (7.01ns)   --->   "%mul21_i181_3_4 = fmul i32 %bitcast_ln125_19, i32 %OutPadConv4_load_19" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 532 'fmul' 'mul21_i181_3_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 533 [1/1] (0.00ns)   --->   "%bitcast_ln125_20 = bitcast i32 %Weights_load_109" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 533 'bitcast' 'bitcast_ln125_20' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 534 [3/3] (7.01ns)   --->   "%mul21_i181_4 = fmul i32 %bitcast_ln125_20, i32 %OutPadConv4_load_20" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 534 'fmul' 'mul21_i181_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 535 [1/1] (0.00ns)   --->   "%bitcast_ln125_21 = bitcast i32 %Weights_load_110" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 535 'bitcast' 'bitcast_ln125_21' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 536 [3/3] (7.01ns)   --->   "%mul21_i181_4_1 = fmul i32 %bitcast_ln125_21, i32 %OutPadConv4_load_21" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 536 'fmul' 'mul21_i181_4_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 537 [1/2] (1.23ns)   --->   "%Weights_load_111 = load i14 %Weights_addr_111" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 537 'load' 'Weights_load_111' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_13 : Operation 538 [1/2] (1.23ns)   --->   "%OutPadConv4_load_22 = load i10 %OutPadConv4_addr_22" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 538 'load' 'OutPadConv4_load_22' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_13 : Operation 539 [1/2] (1.23ns)   --->   "%Weights_load_112 = load i14 %Weights_addr_112" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 539 'load' 'Weights_load_112' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_13 : Operation 540 [1/2] (1.23ns)   --->   "%OutPadConv4_load_23 = load i10 %OutPadConv4_addr_23" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 540 'load' 'OutPadConv4_load_23' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_13 : Operation 541 [1/1] (0.79ns)   --->   "%add_ln125_46 = add i11 %p_cast92, i11 628" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 541 'add' 'add_ln125_46' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln125_49 = zext i11 %add_ln125_46" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 542 'zext' 'zext_ln125_49' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 543 [1/1] (0.00ns)   --->   "%Weights_addr_113 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_49" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 543 'getelementptr' 'Weights_addr_113' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 544 [2/2] (1.23ns)   --->   "%Weights_load_113 = load i14 %Weights_addr_113" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 544 'load' 'Weights_load_113' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_13 : Operation 545 [1/1] (0.77ns)   --->   "%add_ln125_47 = add i9 %zext_ln119_3, i9 340" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 545 'add' 'add_ln125_47' <Predicate = (!icmp_ln117)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln125_50 = zext i9 %add_ln125_47" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 546 'zext' 'zext_ln125_50' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 547 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_24 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_50" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 547 'getelementptr' 'OutPadConv4_addr_24' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 548 [2/2] (1.23ns)   --->   "%OutPadConv4_load_24 = load i10 %OutPadConv4_addr_24" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 548 'load' 'OutPadConv4_load_24' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_13 : Operation 549 [1/1] (0.79ns)   --->   "%add_ln125_48 = add i11 %p_cast92, i11 629" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 549 'add' 'add_ln125_48' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln125_51 = zext i11 %add_ln125_48" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 550 'zext' 'zext_ln125_51' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 551 [1/1] (0.00ns)   --->   "%Weights_addr_114 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_51" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 551 'getelementptr' 'Weights_addr_114' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 552 [2/2] (1.23ns)   --->   "%Weights_load_114 = load i14 %Weights_addr_114" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 552 'load' 'Weights_load_114' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_13 : Operation 553 [1/1] (0.76ns)   --->   "%add_ln125_49 = add i8 %zext_ln119_4, i8 164" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 553 'add' 'add_ln125_49' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i8 %add_ln125_49" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 554 'sext' 'sext_ln125' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln125_52 = zext i9 %sext_ln125" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 555 'zext' 'zext_ln125_52' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 556 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_25 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_52" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 556 'getelementptr' 'OutPadConv4_addr_25' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 557 [2/2] (1.23ns)   --->   "%OutPadConv4_load_25 = load i10 %OutPadConv4_addr_25" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 557 'load' 'OutPadConv4_load_25' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_13 : Operation 558 [1/1] (0.76ns)   --->   "%add_ln127_1 = add i9 %zext_ln119, i9 %zext_ln119_3" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 558 'add' 'add_ln127_1' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i9 %add_ln127_1" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 559 'zext' 'zext_ln127' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 560 [1/1] (0.78ns)   --->   "%add_ln127 = add i11 %zext_ln127, i11 %p_shl31_cast" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 560 'add' 'add_ln127' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 561 [4/4] (6.43ns)   --->   "%s_158 = fadd i32 %s_157, i32 %mul21_i181_8" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 561 'fadd' 's_158' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 562 [1/3] (7.01ns)   --->   "%mul21_i181_3_3 = fmul i32 %bitcast_ln125_18, i32 %OutPadConv4_load_18" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 562 'fmul' 'mul21_i181_3_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 563 [1/3] (7.01ns)   --->   "%mul21_i181_3_4 = fmul i32 %bitcast_ln125_19, i32 %OutPadConv4_load_19" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 563 'fmul' 'mul21_i181_3_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 564 [2/3] (7.01ns)   --->   "%mul21_i181_4 = fmul i32 %bitcast_ln125_20, i32 %OutPadConv4_load_20" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 564 'fmul' 'mul21_i181_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 565 [2/3] (7.01ns)   --->   "%mul21_i181_4_1 = fmul i32 %bitcast_ln125_21, i32 %OutPadConv4_load_21" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 565 'fmul' 'mul21_i181_4_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln125_22 = bitcast i32 %Weights_load_111" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 566 'bitcast' 'bitcast_ln125_22' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_14 : Operation 567 [3/3] (7.01ns)   --->   "%mul21_i181_4_2 = fmul i32 %bitcast_ln125_22, i32 %OutPadConv4_load_22" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 567 'fmul' 'mul21_i181_4_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 568 [1/1] (0.00ns)   --->   "%bitcast_ln125_23 = bitcast i32 %Weights_load_112" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 568 'bitcast' 'bitcast_ln125_23' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_14 : Operation 569 [3/3] (7.01ns)   --->   "%mul21_i181_4_3 = fmul i32 %bitcast_ln125_23, i32 %OutPadConv4_load_23" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 569 'fmul' 'mul21_i181_4_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 570 [1/2] (1.23ns)   --->   "%Weights_load_113 = load i14 %Weights_addr_113" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 570 'load' 'Weights_load_113' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_14 : Operation 571 [1/2] (1.23ns)   --->   "%OutPadConv4_load_24 = load i10 %OutPadConv4_addr_24" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 571 'load' 'OutPadConv4_load_24' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_14 : Operation 572 [1/2] (1.23ns)   --->   "%Weights_load_114 = load i14 %Weights_addr_114" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 572 'load' 'Weights_load_114' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_14 : Operation 573 [1/2] (1.23ns)   --->   "%OutPadConv4_load_25 = load i10 %OutPadConv4_addr_25" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 573 'load' 'OutPadConv4_load_25' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_14 : Operation 574 [1/1] (0.79ns)   --->   "%add_ln125_50 = add i11 %p_cast92, i11 630" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 574 'add' 'add_ln125_50' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln125_53 = zext i11 %add_ln125_50" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 575 'zext' 'zext_ln125_53' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_14 : Operation 576 [1/1] (0.00ns)   --->   "%Weights_addr_115 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_53" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 576 'getelementptr' 'Weights_addr_115' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_14 : Operation 577 [2/2] (1.23ns)   --->   "%Weights_load_115 = load i14 %Weights_addr_115" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 577 'load' 'Weights_load_115' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_14 : Operation 578 [1/1] (0.76ns)   --->   "%add_ln125_51 = add i8 %zext_ln119_4, i8 165" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 578 'add' 'add_ln125_51' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln125_1 = sext i8 %add_ln125_51" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 579 'sext' 'sext_ln125_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_14 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln125_54 = zext i9 %sext_ln125_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 580 'zext' 'zext_ln125_54' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_14 : Operation 581 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_26 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_54" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 581 'getelementptr' 'OutPadConv4_addr_26' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_14 : Operation 582 [2/2] (1.23ns)   --->   "%OutPadConv4_load_26 = load i10 %OutPadConv4_addr_26" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 582 'load' 'OutPadConv4_load_26' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_14 : Operation 583 [1/1] (0.79ns)   --->   "%add_ln125_52 = add i11 %p_cast92, i11 631" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 583 'add' 'add_ln125_52' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln125_55 = zext i11 %add_ln125_52" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 584 'zext' 'zext_ln125_55' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_14 : Operation 585 [1/1] (0.00ns)   --->   "%Weights_addr_116 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_55" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 585 'getelementptr' 'Weights_addr_116' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_14 : Operation 586 [2/2] (1.23ns)   --->   "%Weights_load_116 = load i14 %Weights_addr_116" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 586 'load' 'Weights_load_116' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_14 : Operation 587 [1/1] (0.76ns)   --->   "%add_ln125_53 = add i8 %zext_ln119_4, i8 166" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 587 'add' 'add_ln125_53' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln125_2 = sext i8 %add_ln125_53" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 588 'sext' 'sext_ln125_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_14 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln125_56 = zext i9 %sext_ln125_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 589 'zext' 'zext_ln125_56' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_14 : Operation 590 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_27 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_56" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 590 'getelementptr' 'OutPadConv4_addr_27' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_14 : Operation 591 [2/2] (1.23ns)   --->   "%OutPadConv4_load_27 = load i10 %OutPadConv4_addr_27" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 591 'load' 'OutPadConv4_load_27' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 592 [3/4] (6.43ns)   --->   "%s_158 = fadd i32 %s_157, i32 %mul21_i181_8" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 592 'fadd' 's_158' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 593 [1/3] (7.01ns)   --->   "%mul21_i181_4 = fmul i32 %bitcast_ln125_20, i32 %OutPadConv4_load_20" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 593 'fmul' 'mul21_i181_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 594 [1/3] (7.01ns)   --->   "%mul21_i181_4_1 = fmul i32 %bitcast_ln125_21, i32 %OutPadConv4_load_21" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 594 'fmul' 'mul21_i181_4_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 595 [2/3] (7.01ns)   --->   "%mul21_i181_4_2 = fmul i32 %bitcast_ln125_22, i32 %OutPadConv4_load_22" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 595 'fmul' 'mul21_i181_4_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 596 [2/3] (7.01ns)   --->   "%mul21_i181_4_3 = fmul i32 %bitcast_ln125_23, i32 %OutPadConv4_load_23" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 596 'fmul' 'mul21_i181_4_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 597 [1/1] (0.00ns)   --->   "%bitcast_ln125_24 = bitcast i32 %Weights_load_113" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 597 'bitcast' 'bitcast_ln125_24' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_15 : Operation 598 [3/3] (7.01ns)   --->   "%mul21_i181_4_4 = fmul i32 %bitcast_ln125_24, i32 %OutPadConv4_load_24" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 598 'fmul' 'mul21_i181_4_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 599 [1/1] (0.00ns)   --->   "%bitcast_ln125_25 = bitcast i32 %Weights_load_114" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 599 'bitcast' 'bitcast_ln125_25' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_15 : Operation 600 [3/3] (7.01ns)   --->   "%mul21_i181_5 = fmul i32 %bitcast_ln125_25, i32 %OutPadConv4_load_25" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 600 'fmul' 'mul21_i181_5' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 601 [1/2] (1.23ns)   --->   "%Weights_load_115 = load i14 %Weights_addr_115" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 601 'load' 'Weights_load_115' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_15 : Operation 602 [1/2] (1.23ns)   --->   "%OutPadConv4_load_26 = load i10 %OutPadConv4_addr_26" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 602 'load' 'OutPadConv4_load_26' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_15 : Operation 603 [1/2] (1.23ns)   --->   "%Weights_load_116 = load i14 %Weights_addr_116" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 603 'load' 'Weights_load_116' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_15 : Operation 604 [1/2] (1.23ns)   --->   "%OutPadConv4_load_27 = load i10 %OutPadConv4_addr_27" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 604 'load' 'OutPadConv4_load_27' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_15 : Operation 605 [1/1] (0.79ns)   --->   "%add_ln125_54 = add i11 %p_cast92, i11 632" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 605 'add' 'add_ln125_54' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln125_57 = zext i11 %add_ln125_54" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 606 'zext' 'zext_ln125_57' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_15 : Operation 607 [1/1] (0.00ns)   --->   "%Weights_addr_117 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_57" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 607 'getelementptr' 'Weights_addr_117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_15 : Operation 608 [2/2] (1.23ns)   --->   "%Weights_load_117 = load i14 %Weights_addr_117" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 608 'load' 'Weights_load_117' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_15 : Operation 609 [1/1] (0.76ns)   --->   "%add_ln125_55 = add i8 %zext_ln119_4, i8 167" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 609 'add' 'add_ln125_55' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln125_3 = sext i8 %add_ln125_55" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 610 'sext' 'sext_ln125_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_15 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln125_58 = zext i9 %sext_ln125_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 611 'zext' 'zext_ln125_58' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_15 : Operation 612 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_28 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_58" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 612 'getelementptr' 'OutPadConv4_addr_28' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_15 : Operation 613 [2/2] (1.23ns)   --->   "%OutPadConv4_load_28 = load i10 %OutPadConv4_addr_28" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 613 'load' 'OutPadConv4_load_28' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_15 : Operation 614 [1/1] (0.79ns)   --->   "%add_ln125_56 = add i11 %p_cast92, i11 633" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 614 'add' 'add_ln125_56' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln125_59 = zext i11 %add_ln125_56" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 615 'zext' 'zext_ln125_59' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_15 : Operation 616 [1/1] (0.00ns)   --->   "%Weights_addr_118 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_59" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 616 'getelementptr' 'Weights_addr_118' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_15 : Operation 617 [2/2] (1.23ns)   --->   "%Weights_load_118 = load i14 %Weights_addr_118" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 617 'load' 'Weights_load_118' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_15 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln125_4 = sext i8 %add_ln125_20" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 618 'sext' 'sext_ln125_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_15 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln125_60 = zext i9 %sext_ln125_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 619 'zext' 'zext_ln125_60' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_15 : Operation 620 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_29 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_60" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 620 'getelementptr' 'OutPadConv4_addr_29' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_15 : Operation 621 [2/2] (1.23ns)   --->   "%OutPadConv4_load_29 = load i10 %OutPadConv4_addr_29" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 621 'load' 'OutPadConv4_load_29' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i7 %select_ln117" [Conv.cpp:119->CNN.cpp:40]   --->   Operation 622 'zext' 'zext_ln119_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 623 [2/4] (6.43ns)   --->   "%s_158 = fadd i32 %s_157, i32 %mul21_i181_8" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 623 'fadd' 's_158' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 624 [1/3] (7.01ns)   --->   "%mul21_i181_4_2 = fmul i32 %bitcast_ln125_22, i32 %OutPadConv4_load_22" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 624 'fmul' 'mul21_i181_4_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 625 [1/3] (7.01ns)   --->   "%mul21_i181_4_3 = fmul i32 %bitcast_ln125_23, i32 %OutPadConv4_load_23" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 625 'fmul' 'mul21_i181_4_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 626 [2/3] (7.01ns)   --->   "%mul21_i181_4_4 = fmul i32 %bitcast_ln125_24, i32 %OutPadConv4_load_24" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 626 'fmul' 'mul21_i181_4_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 627 [2/3] (7.01ns)   --->   "%mul21_i181_5 = fmul i32 %bitcast_ln125_25, i32 %OutPadConv4_load_25" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 627 'fmul' 'mul21_i181_5' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 628 [1/1] (0.00ns)   --->   "%bitcast_ln125_26 = bitcast i32 %Weights_load_115" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 628 'bitcast' 'bitcast_ln125_26' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 629 [3/3] (7.01ns)   --->   "%mul21_i181_5_1 = fmul i32 %bitcast_ln125_26, i32 %OutPadConv4_load_26" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 629 'fmul' 'mul21_i181_5_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 630 [1/1] (0.00ns)   --->   "%bitcast_ln125_27 = bitcast i32 %Weights_load_116" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 630 'bitcast' 'bitcast_ln125_27' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 631 [3/3] (7.01ns)   --->   "%mul21_i181_5_2 = fmul i32 %bitcast_ln125_27, i32 %OutPadConv4_load_27" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 631 'fmul' 'mul21_i181_5_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 632 [1/2] (1.23ns)   --->   "%Weights_load_117 = load i14 %Weights_addr_117" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 632 'load' 'Weights_load_117' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_16 : Operation 633 [1/2] (1.23ns)   --->   "%OutPadConv4_load_28 = load i10 %OutPadConv4_addr_28" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 633 'load' 'OutPadConv4_load_28' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_16 : Operation 634 [1/2] (1.23ns)   --->   "%Weights_load_118 = load i14 %Weights_addr_118" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 634 'load' 'Weights_load_118' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_16 : Operation 635 [1/2] (1.23ns)   --->   "%OutPadConv4_load_29 = load i10 %OutPadConv4_addr_29" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 635 'load' 'OutPadConv4_load_29' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_16 : Operation 636 [1/1] (0.79ns)   --->   "%add_ln125_57 = add i11 %p_cast92, i11 634" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 636 'add' 'add_ln125_57' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln125_61 = zext i11 %add_ln125_57" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 637 'zext' 'zext_ln125_61' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 638 [1/1] (0.00ns)   --->   "%Weights_addr_119 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_61" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 638 'getelementptr' 'Weights_addr_119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 639 [2/2] (1.23ns)   --->   "%Weights_load_119 = load i14 %Weights_addr_119" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 639 'load' 'Weights_load_119' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_16 : Operation 640 [1/1] (0.78ns)   --->   "%add_ln125_58 = add i10 %zext_ln119_2, i10 504" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 640 'add' 'add_ln125_58' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln125_62 = zext i10 %add_ln125_58" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 641 'zext' 'zext_ln125_62' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 642 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_30 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_62" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 642 'getelementptr' 'OutPadConv4_addr_30' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 643 [2/2] (1.23ns)   --->   "%OutPadConv4_load_30 = load i10 %OutPadConv4_addr_30" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 643 'load' 'OutPadConv4_load_30' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_16 : Operation 644 [1/1] (0.79ns)   --->   "%add_ln125_59 = add i11 %p_cast92, i11 635" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 644 'add' 'add_ln125_59' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln125_63 = zext i11 %add_ln125_59" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 645 'zext' 'zext_ln125_63' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 646 [1/1] (0.00ns)   --->   "%Weights_addr_120 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_63" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 646 'getelementptr' 'Weights_addr_120' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 647 [2/2] (1.23ns)   --->   "%Weights_load_120 = load i14 %Weights_addr_120" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 647 'load' 'Weights_load_120' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_16 : Operation 648 [1/1] (0.78ns)   --->   "%add_ln125_60 = add i10 %zext_ln119_2, i10 505" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 648 'add' 'add_ln125_60' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln125_64 = zext i10 %add_ln125_60" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 649 'zext' 'zext_ln125_64' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 650 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_31 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_64" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 650 'getelementptr' 'OutPadConv4_addr_31' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_16 : Operation 651 [2/2] (1.23ns)   --->   "%OutPadConv4_load_31 = load i10 %OutPadConv4_addr_31" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 651 'load' 'OutPadConv4_load_31' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 652 [1/4] (6.43ns)   --->   "%s_158 = fadd i32 %s_157, i32 %mul21_i181_8" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 652 'fadd' 's_158' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 653 [1/3] (7.01ns)   --->   "%mul21_i181_4_4 = fmul i32 %bitcast_ln125_24, i32 %OutPadConv4_load_24" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 653 'fmul' 'mul21_i181_4_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 654 [1/3] (7.01ns)   --->   "%mul21_i181_5 = fmul i32 %bitcast_ln125_25, i32 %OutPadConv4_load_25" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 654 'fmul' 'mul21_i181_5' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 655 [2/3] (7.01ns)   --->   "%mul21_i181_5_1 = fmul i32 %bitcast_ln125_26, i32 %OutPadConv4_load_26" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 655 'fmul' 'mul21_i181_5_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 656 [2/3] (7.01ns)   --->   "%mul21_i181_5_2 = fmul i32 %bitcast_ln125_27, i32 %OutPadConv4_load_27" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 656 'fmul' 'mul21_i181_5_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 657 [1/1] (0.00ns)   --->   "%bitcast_ln125_28 = bitcast i32 %Weights_load_117" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 657 'bitcast' 'bitcast_ln125_28' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 658 [3/3] (7.01ns)   --->   "%mul21_i181_5_3 = fmul i32 %bitcast_ln125_28, i32 %OutPadConv4_load_28" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 658 'fmul' 'mul21_i181_5_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 659 [1/1] (0.00ns)   --->   "%bitcast_ln125_29 = bitcast i32 %Weights_load_118" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 659 'bitcast' 'bitcast_ln125_29' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 660 [3/3] (7.01ns)   --->   "%mul21_i181_5_4 = fmul i32 %bitcast_ln125_29, i32 %OutPadConv4_load_29" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 660 'fmul' 'mul21_i181_5_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 661 [1/2] (1.23ns)   --->   "%Weights_load_119 = load i14 %Weights_addr_119" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 661 'load' 'Weights_load_119' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_17 : Operation 662 [1/2] (1.23ns)   --->   "%OutPadConv4_load_30 = load i10 %OutPadConv4_addr_30" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 662 'load' 'OutPadConv4_load_30' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_17 : Operation 663 [1/2] (1.23ns)   --->   "%Weights_load_120 = load i14 %Weights_addr_120" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 663 'load' 'Weights_load_120' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_17 : Operation 664 [1/2] (1.23ns)   --->   "%OutPadConv4_load_31 = load i10 %OutPadConv4_addr_31" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 664 'load' 'OutPadConv4_load_31' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_17 : Operation 665 [1/1] (0.79ns)   --->   "%add_ln125_61 = add i11 %p_cast92, i11 636" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 665 'add' 'add_ln125_61' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln125_65 = zext i11 %add_ln125_61" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 666 'zext' 'zext_ln125_65' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 667 [1/1] (0.00ns)   --->   "%Weights_addr_121 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_65" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 667 'getelementptr' 'Weights_addr_121' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 668 [2/2] (1.23ns)   --->   "%Weights_load_121 = load i14 %Weights_addr_121" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 668 'load' 'Weights_load_121' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_17 : Operation 669 [1/1] (0.78ns)   --->   "%add_ln125_62 = add i10 %zext_ln119_2, i10 506" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 669 'add' 'add_ln125_62' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln125_66 = zext i10 %add_ln125_62" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 670 'zext' 'zext_ln125_66' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 671 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_32 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_66" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 671 'getelementptr' 'OutPadConv4_addr_32' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 672 [2/2] (1.23ns)   --->   "%OutPadConv4_load_32 = load i10 %OutPadConv4_addr_32" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 672 'load' 'OutPadConv4_load_32' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_17 : Operation 673 [1/1] (0.79ns)   --->   "%add_ln125_63 = add i11 %p_cast92, i11 637" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 673 'add' 'add_ln125_63' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln125_67 = zext i11 %add_ln125_63" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 674 'zext' 'zext_ln125_67' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 675 [1/1] (0.00ns)   --->   "%Weights_addr_122 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_67" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 675 'getelementptr' 'Weights_addr_122' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 676 [2/2] (1.23ns)   --->   "%Weights_load_122 = load i14 %Weights_addr_122" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 676 'load' 'Weights_load_122' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_17 : Operation 677 [1/1] (0.78ns)   --->   "%add_ln125_64 = add i10 %zext_ln119_2, i10 507" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 677 'add' 'add_ln125_64' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln125_68 = zext i10 %add_ln125_64" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 678 'zext' 'zext_ln125_68' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 679 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_33 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_68" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 679 'getelementptr' 'OutPadConv4_addr_33' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_17 : Operation 680 [2/2] (1.23ns)   --->   "%OutPadConv4_load_33 = load i10 %OutPadConv4_addr_33" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 680 'load' 'OutPadConv4_load_33' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 681 [4/4] (6.43ns)   --->   "%s_159 = fadd i32 %s_158, i32 %mul21_i181_9" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 681 'fadd' 's_159' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 682 [1/3] (7.01ns)   --->   "%mul21_i181_5_1 = fmul i32 %bitcast_ln125_26, i32 %OutPadConv4_load_26" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 682 'fmul' 'mul21_i181_5_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 683 [1/3] (7.01ns)   --->   "%mul21_i181_5_2 = fmul i32 %bitcast_ln125_27, i32 %OutPadConv4_load_27" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 683 'fmul' 'mul21_i181_5_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 684 [2/3] (7.01ns)   --->   "%mul21_i181_5_3 = fmul i32 %bitcast_ln125_28, i32 %OutPadConv4_load_28" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 684 'fmul' 'mul21_i181_5_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 685 [2/3] (7.01ns)   --->   "%mul21_i181_5_4 = fmul i32 %bitcast_ln125_29, i32 %OutPadConv4_load_29" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 685 'fmul' 'mul21_i181_5_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 686 [1/1] (0.00ns)   --->   "%bitcast_ln125_30 = bitcast i32 %Weights_load_119" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 686 'bitcast' 'bitcast_ln125_30' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_18 : Operation 687 [3/3] (7.01ns)   --->   "%mul21_i181_6 = fmul i32 %bitcast_ln125_30, i32 %OutPadConv4_load_30" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 687 'fmul' 'mul21_i181_6' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 688 [1/1] (0.00ns)   --->   "%bitcast_ln125_31 = bitcast i32 %Weights_load_120" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 688 'bitcast' 'bitcast_ln125_31' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_18 : Operation 689 [3/3] (7.01ns)   --->   "%mul21_i181_6_1 = fmul i32 %bitcast_ln125_31, i32 %OutPadConv4_load_31" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 689 'fmul' 'mul21_i181_6_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 690 [1/2] (1.23ns)   --->   "%Weights_load_121 = load i14 %Weights_addr_121" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 690 'load' 'Weights_load_121' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_18 : Operation 691 [1/2] (1.23ns)   --->   "%OutPadConv4_load_32 = load i10 %OutPadConv4_addr_32" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 691 'load' 'OutPadConv4_load_32' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_18 : Operation 692 [1/2] (1.23ns)   --->   "%Weights_load_122 = load i14 %Weights_addr_122" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 692 'load' 'Weights_load_122' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_18 : Operation 693 [1/2] (1.23ns)   --->   "%OutPadConv4_load_33 = load i10 %OutPadConv4_addr_33" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 693 'load' 'OutPadConv4_load_33' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_18 : Operation 694 [1/1] (0.79ns)   --->   "%add_ln125_65 = add i11 %p_cast92, i11 638" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 694 'add' 'add_ln125_65' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln125_69 = zext i11 %add_ln125_65" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 695 'zext' 'zext_ln125_69' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_18 : Operation 696 [1/1] (0.00ns)   --->   "%Weights_addr_123 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_69" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 696 'getelementptr' 'Weights_addr_123' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_18 : Operation 697 [2/2] (1.23ns)   --->   "%Weights_load_123 = load i14 %Weights_addr_123" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 697 'load' 'Weights_load_123' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_18 : Operation 698 [1/1] (0.78ns)   --->   "%add_ln125_66 = add i10 %zext_ln119_2, i10 508" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 698 'add' 'add_ln125_66' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln125_70 = zext i10 %add_ln125_66" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 699 'zext' 'zext_ln125_70' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_18 : Operation 700 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_34 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_70" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 700 'getelementptr' 'OutPadConv4_addr_34' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_18 : Operation 701 [2/2] (1.23ns)   --->   "%OutPadConv4_load_34 = load i10 %OutPadConv4_addr_34" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 701 'load' 'OutPadConv4_load_34' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_18 : Operation 702 [1/1] (0.79ns)   --->   "%add_ln125_67 = add i11 %p_cast92, i11 639" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 702 'add' 'add_ln125_67' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln125_71 = zext i11 %add_ln125_67" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 703 'zext' 'zext_ln125_71' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_18 : Operation 704 [1/1] (0.00ns)   --->   "%Weights_addr_124 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_71" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 704 'getelementptr' 'Weights_addr_124' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_18 : Operation 705 [2/2] (1.23ns)   --->   "%Weights_load_124 = load i14 %Weights_addr_124" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 705 'load' 'Weights_load_124' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_18 : Operation 706 [1/1] (0.78ns)   --->   "%add_ln125_68 = add i10 %zext_ln119_2, i10 588" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 706 'add' 'add_ln125_68' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln125_72 = zext i10 %add_ln125_68" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 707 'zext' 'zext_ln125_72' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_18 : Operation 708 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_35 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_72" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 708 'getelementptr' 'OutPadConv4_addr_35' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_18 : Operation 709 [2/2] (1.23ns)   --->   "%OutPadConv4_load_35 = load i10 %OutPadConv4_addr_35" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 709 'load' 'OutPadConv4_load_35' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 710 [3/4] (6.43ns)   --->   "%s_159 = fadd i32 %s_158, i32 %mul21_i181_9" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 710 'fadd' 's_159' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 711 [1/3] (7.01ns)   --->   "%mul21_i181_5_3 = fmul i32 %bitcast_ln125_28, i32 %OutPadConv4_load_28" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 711 'fmul' 'mul21_i181_5_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 712 [1/3] (7.01ns)   --->   "%mul21_i181_5_4 = fmul i32 %bitcast_ln125_29, i32 %OutPadConv4_load_29" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 712 'fmul' 'mul21_i181_5_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 713 [2/3] (7.01ns)   --->   "%mul21_i181_6 = fmul i32 %bitcast_ln125_30, i32 %OutPadConv4_load_30" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 713 'fmul' 'mul21_i181_6' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 714 [2/3] (7.01ns)   --->   "%mul21_i181_6_1 = fmul i32 %bitcast_ln125_31, i32 %OutPadConv4_load_31" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 714 'fmul' 'mul21_i181_6_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 715 [1/1] (0.00ns)   --->   "%bitcast_ln125_32 = bitcast i32 %Weights_load_121" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 715 'bitcast' 'bitcast_ln125_32' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_19 : Operation 716 [3/3] (7.01ns)   --->   "%mul21_i181_6_2 = fmul i32 %bitcast_ln125_32, i32 %OutPadConv4_load_32" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 716 'fmul' 'mul21_i181_6_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 717 [1/1] (0.00ns)   --->   "%bitcast_ln125_33 = bitcast i32 %Weights_load_122" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 717 'bitcast' 'bitcast_ln125_33' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_19 : Operation 718 [3/3] (7.01ns)   --->   "%mul21_i181_6_3 = fmul i32 %bitcast_ln125_33, i32 %OutPadConv4_load_33" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 718 'fmul' 'mul21_i181_6_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 719 [1/2] (1.23ns)   --->   "%Weights_load_123 = load i14 %Weights_addr_123" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 719 'load' 'Weights_load_123' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_19 : Operation 720 [1/2] (1.23ns)   --->   "%OutPadConv4_load_34 = load i10 %OutPadConv4_addr_34" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 720 'load' 'OutPadConv4_load_34' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_19 : Operation 721 [1/2] (1.23ns)   --->   "%Weights_load_124 = load i14 %Weights_addr_124" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 721 'load' 'Weights_load_124' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_19 : Operation 722 [1/2] (1.23ns)   --->   "%OutPadConv4_load_35 = load i10 %OutPadConv4_addr_35" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 722 'load' 'OutPadConv4_load_35' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_19 : Operation 723 [1/1] (0.79ns)   --->   "%add_ln125_69 = add i11 %p_cast92, i11 640" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 723 'add' 'add_ln125_69' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln125_73 = zext i11 %add_ln125_69" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 724 'zext' 'zext_ln125_73' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_19 : Operation 725 [1/1] (0.00ns)   --->   "%Weights_addr_125 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_73" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 725 'getelementptr' 'Weights_addr_125' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_19 : Operation 726 [2/2] (1.23ns)   --->   "%Weights_load_125 = load i14 %Weights_addr_125" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 726 'load' 'Weights_load_125' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_19 : Operation 727 [1/1] (0.78ns)   --->   "%add_ln125_70 = add i10 %zext_ln119_2, i10 589" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 727 'add' 'add_ln125_70' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln125_74 = zext i10 %add_ln125_70" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 728 'zext' 'zext_ln125_74' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_19 : Operation 729 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_36 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_74" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 729 'getelementptr' 'OutPadConv4_addr_36' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_19 : Operation 730 [2/2] (1.23ns)   --->   "%OutPadConv4_load_36 = load i10 %OutPadConv4_addr_36" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 730 'load' 'OutPadConv4_load_36' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_19 : Operation 731 [1/1] (0.79ns)   --->   "%add_ln125_71 = add i11 %p_cast92, i11 641" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 731 'add' 'add_ln125_71' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln125_75 = zext i11 %add_ln125_71" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 732 'zext' 'zext_ln125_75' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_19 : Operation 733 [1/1] (0.00ns)   --->   "%Weights_addr_126 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_75" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 733 'getelementptr' 'Weights_addr_126' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_19 : Operation 734 [2/2] (1.23ns)   --->   "%Weights_load_126 = load i14 %Weights_addr_126" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 734 'load' 'Weights_load_126' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_19 : Operation 735 [1/1] (0.78ns)   --->   "%add_ln125_72 = add i10 %zext_ln119_2, i10 590" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 735 'add' 'add_ln125_72' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln125_76 = zext i10 %add_ln125_72" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 736 'zext' 'zext_ln125_76' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_19 : Operation 737 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_37 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_76" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 737 'getelementptr' 'OutPadConv4_addr_37' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_19 : Operation 738 [2/2] (1.23ns)   --->   "%OutPadConv4_load_37 = load i10 %OutPadConv4_addr_37" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 738 'load' 'OutPadConv4_load_37' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 739 [2/4] (6.43ns)   --->   "%s_159 = fadd i32 %s_158, i32 %mul21_i181_9" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 739 'fadd' 's_159' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 740 [1/3] (7.01ns)   --->   "%mul21_i181_6 = fmul i32 %bitcast_ln125_30, i32 %OutPadConv4_load_30" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 740 'fmul' 'mul21_i181_6' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 741 [1/3] (7.01ns)   --->   "%mul21_i181_6_1 = fmul i32 %bitcast_ln125_31, i32 %OutPadConv4_load_31" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 741 'fmul' 'mul21_i181_6_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 742 [2/3] (7.01ns)   --->   "%mul21_i181_6_2 = fmul i32 %bitcast_ln125_32, i32 %OutPadConv4_load_32" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 742 'fmul' 'mul21_i181_6_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 743 [2/3] (7.01ns)   --->   "%mul21_i181_6_3 = fmul i32 %bitcast_ln125_33, i32 %OutPadConv4_load_33" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 743 'fmul' 'mul21_i181_6_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 744 [1/1] (0.00ns)   --->   "%bitcast_ln125_34 = bitcast i32 %Weights_load_123" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 744 'bitcast' 'bitcast_ln125_34' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_20 : Operation 745 [3/3] (7.01ns)   --->   "%mul21_i181_6_4 = fmul i32 %bitcast_ln125_34, i32 %OutPadConv4_load_34" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 745 'fmul' 'mul21_i181_6_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 746 [1/1] (0.00ns)   --->   "%bitcast_ln125_35 = bitcast i32 %Weights_load_124" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 746 'bitcast' 'bitcast_ln125_35' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_20 : Operation 747 [3/3] (7.01ns)   --->   "%mul21_i181_7 = fmul i32 %bitcast_ln125_35, i32 %OutPadConv4_load_35" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 747 'fmul' 'mul21_i181_7' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 748 [1/2] (1.23ns)   --->   "%Weights_load_125 = load i14 %Weights_addr_125" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 748 'load' 'Weights_load_125' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_20 : Operation 749 [1/2] (1.23ns)   --->   "%OutPadConv4_load_36 = load i10 %OutPadConv4_addr_36" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 749 'load' 'OutPadConv4_load_36' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_20 : Operation 750 [1/2] (1.23ns)   --->   "%Weights_load_126 = load i14 %Weights_addr_126" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 750 'load' 'Weights_load_126' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_20 : Operation 751 [1/2] (1.23ns)   --->   "%OutPadConv4_load_37 = load i10 %OutPadConv4_addr_37" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 751 'load' 'OutPadConv4_load_37' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_20 : Operation 752 [1/1] (0.79ns)   --->   "%add_ln125_73 = add i11 %p_cast92, i11 642" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 752 'add' 'add_ln125_73' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln125_77 = zext i11 %add_ln125_73" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 753 'zext' 'zext_ln125_77' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_20 : Operation 754 [1/1] (0.00ns)   --->   "%Weights_addr_127 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_77" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 754 'getelementptr' 'Weights_addr_127' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_20 : Operation 755 [2/2] (1.23ns)   --->   "%Weights_load_127 = load i14 %Weights_addr_127" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 755 'load' 'Weights_load_127' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_20 : Operation 756 [1/1] (0.78ns)   --->   "%add_ln125_74 = add i10 %zext_ln119_2, i10 591" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 756 'add' 'add_ln125_74' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln125_78 = zext i10 %add_ln125_74" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 757 'zext' 'zext_ln125_78' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_20 : Operation 758 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_38 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_78" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 758 'getelementptr' 'OutPadConv4_addr_38' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_20 : Operation 759 [2/2] (1.23ns)   --->   "%OutPadConv4_load_38 = load i10 %OutPadConv4_addr_38" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 759 'load' 'OutPadConv4_load_38' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_20 : Operation 760 [1/1] (0.79ns)   --->   "%add_ln125_75 = add i11 %p_cast92, i11 643" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 760 'add' 'add_ln125_75' <Predicate = (!icmp_ln117)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln125_79 = zext i11 %add_ln125_75" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 761 'zext' 'zext_ln125_79' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_20 : Operation 762 [1/1] (0.00ns)   --->   "%Weights_addr_128 = getelementptr i32 %Weights, i64 0, i64 %zext_ln125_79" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 762 'getelementptr' 'Weights_addr_128' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_20 : Operation 763 [2/2] (1.23ns)   --->   "%Weights_load_128 = load i14 %Weights_addr_128" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 763 'load' 'Weights_load_128' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_20 : Operation 764 [1/1] (0.78ns)   --->   "%add_ln125_76 = add i10 %zext_ln119_2, i10 592" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 764 'add' 'add_ln125_76' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln125_80 = zext i10 %add_ln125_76" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 765 'zext' 'zext_ln125_80' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_20 : Operation 766 [1/1] (0.00ns)   --->   "%OutPadConv4_addr_39 = getelementptr i32 %OutPadConv4, i64 0, i64 %zext_ln125_80" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 766 'getelementptr' 'OutPadConv4_addr_39' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_20 : Operation 767 [2/2] (1.23ns)   --->   "%OutPadConv4_load_39 = load i10 %OutPadConv4_addr_39" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 767 'load' 'OutPadConv4_load_39' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 768 [1/4] (6.43ns)   --->   "%s_159 = fadd i32 %s_158, i32 %mul21_i181_9" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 768 'fadd' 's_159' <Predicate = (!icmp_ln117)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 769 [1/3] (7.01ns)   --->   "%mul21_i181_6_2 = fmul i32 %bitcast_ln125_32, i32 %OutPadConv4_load_32" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 769 'fmul' 'mul21_i181_6_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 770 [1/3] (7.01ns)   --->   "%mul21_i181_6_3 = fmul i32 %bitcast_ln125_33, i32 %OutPadConv4_load_33" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 770 'fmul' 'mul21_i181_6_3' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 771 [2/3] (7.01ns)   --->   "%mul21_i181_6_4 = fmul i32 %bitcast_ln125_34, i32 %OutPadConv4_load_34" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 771 'fmul' 'mul21_i181_6_4' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 772 [2/3] (7.01ns)   --->   "%mul21_i181_7 = fmul i32 %bitcast_ln125_35, i32 %OutPadConv4_load_35" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 772 'fmul' 'mul21_i181_7' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 773 [1/1] (0.00ns)   --->   "%bitcast_ln125_36 = bitcast i32 %Weights_load_125" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 773 'bitcast' 'bitcast_ln125_36' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_21 : Operation 774 [3/3] (7.01ns)   --->   "%mul21_i181_7_1 = fmul i32 %bitcast_ln125_36, i32 %OutPadConv4_load_36" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 774 'fmul' 'mul21_i181_7_1' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 775 [1/1] (0.00ns)   --->   "%bitcast_ln125_37 = bitcast i32 %Weights_load_126" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 775 'bitcast' 'bitcast_ln125_37' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_21 : Operation 776 [3/3] (7.01ns)   --->   "%mul21_i181_7_2 = fmul i32 %bitcast_ln125_37, i32 %OutPadConv4_load_37" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 776 'fmul' 'mul21_i181_7_2' <Predicate = (!icmp_ln117)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 777 [1/2] (1.23ns)   --->   "%Weights_load_127 = load i14 %Weights_addr_127" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 777 'load' 'Weights_load_127' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_21 : Operation 778 [1/2] (1.23ns)   --->   "%OutPadConv4_load_38 = load i10 %OutPadConv4_addr_38" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 778 'load' 'OutPadConv4_load_38' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>
ST_21 : Operation 779 [1/2] (1.23ns)   --->   "%Weights_load_128 = load i14 %Weights_addr_128" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 779 'load' 'Weights_load_128' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_21 : Operation 780 [1/2] (1.23ns)   --->   "%OutPadConv4_load_39 = load i10 %OutPadConv4_addr_39" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 780 'load' 'OutPadConv4_load_39' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 672> <RAM>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 781 [4/4] (6.43ns)   --->   "%s_160 = fadd i32 %s_159, i32 %mul21_i181_10" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 781 'fadd' 's_160' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 782 [1/3] (7.01ns)   --->   "%mul21_i181_6_4 = fmul i32 %bitcast_ln125_34, i32 %OutPadConv4_load_34" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 782 'fmul' 'mul21_i181_6_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 783 [1/3] (7.01ns)   --->   "%mul21_i181_7 = fmul i32 %bitcast_ln125_35, i32 %OutPadConv4_load_35" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 783 'fmul' 'mul21_i181_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 784 [2/3] (7.01ns)   --->   "%mul21_i181_7_1 = fmul i32 %bitcast_ln125_36, i32 %OutPadConv4_load_36" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 784 'fmul' 'mul21_i181_7_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 785 [2/3] (7.01ns)   --->   "%mul21_i181_7_2 = fmul i32 %bitcast_ln125_37, i32 %OutPadConv4_load_37" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 785 'fmul' 'mul21_i181_7_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 786 [1/1] (0.00ns)   --->   "%bitcast_ln125_38 = bitcast i32 %Weights_load_127" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 786 'bitcast' 'bitcast_ln125_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 787 [3/3] (7.01ns)   --->   "%mul21_i181_7_3 = fmul i32 %bitcast_ln125_38, i32 %OutPadConv4_load_38" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 787 'fmul' 'mul21_i181_7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 788 [1/1] (0.00ns)   --->   "%bitcast_ln125_39 = bitcast i32 %Weights_load_128" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 788 'bitcast' 'bitcast_ln125_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 789 [3/3] (7.01ns)   --->   "%mul21_i181_7_4 = fmul i32 %bitcast_ln125_39, i32 %OutPadConv4_load_39" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 789 'fmul' 'mul21_i181_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 790 [3/4] (6.43ns)   --->   "%s_160 = fadd i32 %s_159, i32 %mul21_i181_10" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 790 'fadd' 's_160' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 791 [1/3] (7.01ns)   --->   "%mul21_i181_7_1 = fmul i32 %bitcast_ln125_36, i32 %OutPadConv4_load_36" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 791 'fmul' 'mul21_i181_7_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 792 [1/3] (7.01ns)   --->   "%mul21_i181_7_2 = fmul i32 %bitcast_ln125_37, i32 %OutPadConv4_load_37" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 792 'fmul' 'mul21_i181_7_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 793 [2/3] (7.01ns)   --->   "%mul21_i181_7_3 = fmul i32 %bitcast_ln125_38, i32 %OutPadConv4_load_38" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 793 'fmul' 'mul21_i181_7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 794 [2/3] (7.01ns)   --->   "%mul21_i181_7_4 = fmul i32 %bitcast_ln125_39, i32 %OutPadConv4_load_39" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 794 'fmul' 'mul21_i181_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 795 [2/4] (6.43ns)   --->   "%s_160 = fadd i32 %s_159, i32 %mul21_i181_10" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 795 'fadd' 's_160' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 796 [1/3] (7.01ns)   --->   "%mul21_i181_7_3 = fmul i32 %bitcast_ln125_38, i32 %OutPadConv4_load_38" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 796 'fmul' 'mul21_i181_7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 797 [1/3] (7.01ns)   --->   "%mul21_i181_7_4 = fmul i32 %bitcast_ln125_39, i32 %OutPadConv4_load_39" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 797 'fmul' 'mul21_i181_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 798 [1/4] (6.43ns)   --->   "%s_160 = fadd i32 %s_159, i32 %mul21_i181_10" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 798 'fadd' 's_160' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 799 [4/4] (6.43ns)   --->   "%s_161 = fadd i32 %s_160, i32 %mul21_i181_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 799 'fadd' 's_161' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 800 [3/4] (6.43ns)   --->   "%s_161 = fadd i32 %s_160, i32 %mul21_i181_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 800 'fadd' 's_161' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 801 [2/4] (6.43ns)   --->   "%s_161 = fadd i32 %s_160, i32 %mul21_i181_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 801 'fadd' 's_161' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 802 [1/4] (6.43ns)   --->   "%s_161 = fadd i32 %s_160, i32 %mul21_i181_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 802 'fadd' 's_161' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 803 [4/4] (6.43ns)   --->   "%s_162 = fadd i32 %s_161, i32 %mul21_i181_1_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 803 'fadd' 's_162' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 804 [3/4] (6.43ns)   --->   "%s_162 = fadd i32 %s_161, i32 %mul21_i181_1_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 804 'fadd' 's_162' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 805 [2/4] (6.43ns)   --->   "%s_162 = fadd i32 %s_161, i32 %mul21_i181_1_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 805 'fadd' 's_162' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 806 [1/4] (6.43ns)   --->   "%s_162 = fadd i32 %s_161, i32 %mul21_i181_1_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 806 'fadd' 's_162' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 807 [4/4] (6.43ns)   --->   "%s_163 = fadd i32 %s_162, i32 %mul21_i181_1_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 807 'fadd' 's_163' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 808 [3/4] (6.43ns)   --->   "%s_163 = fadd i32 %s_162, i32 %mul21_i181_1_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 808 'fadd' 's_163' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 809 [2/4] (6.43ns)   --->   "%s_163 = fadd i32 %s_162, i32 %mul21_i181_1_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 809 'fadd' 's_163' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 810 [1/4] (6.43ns)   --->   "%s_163 = fadd i32 %s_162, i32 %mul21_i181_1_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 810 'fadd' 's_163' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 811 [4/4] (6.43ns)   --->   "%s_164 = fadd i32 %s_163, i32 %mul21_i181_1_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 811 'fadd' 's_164' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 812 [3/4] (6.43ns)   --->   "%s_164 = fadd i32 %s_163, i32 %mul21_i181_1_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 812 'fadd' 's_164' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 813 [2/4] (6.43ns)   --->   "%s_164 = fadd i32 %s_163, i32 %mul21_i181_1_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 813 'fadd' 's_164' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 814 [1/4] (6.43ns)   --->   "%s_164 = fadd i32 %s_163, i32 %mul21_i181_1_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 814 'fadd' 's_164' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 815 [4/4] (6.43ns)   --->   "%s_165 = fadd i32 %s_164, i32 %mul21_i181_1_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 815 'fadd' 's_165' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 816 [3/4] (6.43ns)   --->   "%s_165 = fadd i32 %s_164, i32 %mul21_i181_1_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 816 'fadd' 's_165' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 817 [2/4] (6.43ns)   --->   "%s_165 = fadd i32 %s_164, i32 %mul21_i181_1_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 817 'fadd' 's_165' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 818 [1/4] (6.43ns)   --->   "%s_165 = fadd i32 %s_164, i32 %mul21_i181_1_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 818 'fadd' 's_165' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 819 [4/4] (6.43ns)   --->   "%s_166 = fadd i32 %s_165, i32 %mul21_i181_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 819 'fadd' 's_166' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 820 [3/4] (6.43ns)   --->   "%s_166 = fadd i32 %s_165, i32 %mul21_i181_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 820 'fadd' 's_166' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 821 [2/4] (6.43ns)   --->   "%s_166 = fadd i32 %s_165, i32 %mul21_i181_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 821 'fadd' 's_166' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 822 [1/4] (6.43ns)   --->   "%s_166 = fadd i32 %s_165, i32 %mul21_i181_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 822 'fadd' 's_166' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 823 [4/4] (6.43ns)   --->   "%s_167 = fadd i32 %s_166, i32 %mul21_i181_2_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 823 'fadd' 's_167' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 824 [3/4] (6.43ns)   --->   "%s_167 = fadd i32 %s_166, i32 %mul21_i181_2_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 824 'fadd' 's_167' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 825 [2/4] (6.43ns)   --->   "%s_167 = fadd i32 %s_166, i32 %mul21_i181_2_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 825 'fadd' 's_167' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 826 [1/4] (6.43ns)   --->   "%s_167 = fadd i32 %s_166, i32 %mul21_i181_2_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 826 'fadd' 's_167' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 827 [4/4] (6.43ns)   --->   "%s_168 = fadd i32 %s_167, i32 %mul21_i181_2_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 827 'fadd' 's_168' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 828 [3/4] (6.43ns)   --->   "%s_168 = fadd i32 %s_167, i32 %mul21_i181_2_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 828 'fadd' 's_168' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 829 [2/4] (6.43ns)   --->   "%s_168 = fadd i32 %s_167, i32 %mul21_i181_2_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 829 'fadd' 's_168' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 830 [1/4] (6.43ns)   --->   "%s_168 = fadd i32 %s_167, i32 %mul21_i181_2_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 830 'fadd' 's_168' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 831 [4/4] (6.43ns)   --->   "%s_169 = fadd i32 %s_168, i32 %mul21_i181_2_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 831 'fadd' 's_169' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 832 [3/4] (6.43ns)   --->   "%s_169 = fadd i32 %s_168, i32 %mul21_i181_2_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 832 'fadd' 's_169' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 833 [2/4] (6.43ns)   --->   "%s_169 = fadd i32 %s_168, i32 %mul21_i181_2_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 833 'fadd' 's_169' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 834 [1/4] (6.43ns)   --->   "%s_169 = fadd i32 %s_168, i32 %mul21_i181_2_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 834 'fadd' 's_169' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 835 [4/4] (6.43ns)   --->   "%s_170 = fadd i32 %s_169, i32 %mul21_i181_2_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 835 'fadd' 's_170' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 836 [3/4] (6.43ns)   --->   "%s_170 = fadd i32 %s_169, i32 %mul21_i181_2_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 836 'fadd' 's_170' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : Operation 837 [2/4] (6.43ns)   --->   "%s_170 = fadd i32 %s_169, i32 %mul21_i181_2_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 837 'fadd' 's_170' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 838 [1/4] (6.43ns)   --->   "%s_170 = fadd i32 %s_169, i32 %mul21_i181_2_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 838 'fadd' 's_170' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 839 [4/4] (6.43ns)   --->   "%s_171 = fadd i32 %s_170, i32 %mul21_i181_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 839 'fadd' 's_171' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 840 [3/4] (6.43ns)   --->   "%s_171 = fadd i32 %s_170, i32 %mul21_i181_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 840 'fadd' 's_171' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 841 [2/4] (6.43ns)   --->   "%s_171 = fadd i32 %s_170, i32 %mul21_i181_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 841 'fadd' 's_171' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 842 [1/4] (6.43ns)   --->   "%s_171 = fadd i32 %s_170, i32 %mul21_i181_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 842 'fadd' 's_171' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 843 [4/4] (6.43ns)   --->   "%s_172 = fadd i32 %s_171, i32 %mul21_i181_3_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 843 'fadd' 's_172' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 844 [3/4] (6.43ns)   --->   "%s_172 = fadd i32 %s_171, i32 %mul21_i181_3_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 844 'fadd' 's_172' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 845 [2/4] (6.43ns)   --->   "%s_172 = fadd i32 %s_171, i32 %mul21_i181_3_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 845 'fadd' 's_172' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 846 [1/4] (6.43ns)   --->   "%s_172 = fadd i32 %s_171, i32 %mul21_i181_3_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 846 'fadd' 's_172' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 847 [4/4] (6.43ns)   --->   "%s_173 = fadd i32 %s_172, i32 %mul21_i181_3_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 847 'fadd' 's_173' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 848 [3/4] (6.43ns)   --->   "%s_173 = fadd i32 %s_172, i32 %mul21_i181_3_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 848 'fadd' 's_173' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 849 [2/4] (6.43ns)   --->   "%s_173 = fadd i32 %s_172, i32 %mul21_i181_3_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 849 'fadd' 's_173' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 850 [1/4] (6.43ns)   --->   "%s_173 = fadd i32 %s_172, i32 %mul21_i181_3_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 850 'fadd' 's_173' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 851 [4/4] (6.43ns)   --->   "%s_174 = fadd i32 %s_173, i32 %mul21_i181_3_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 851 'fadd' 's_174' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 852 [3/4] (6.43ns)   --->   "%s_174 = fadd i32 %s_173, i32 %mul21_i181_3_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 852 'fadd' 's_174' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : Operation 853 [2/4] (6.43ns)   --->   "%s_174 = fadd i32 %s_173, i32 %mul21_i181_3_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 853 'fadd' 's_174' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 854 [1/4] (6.43ns)   --->   "%s_174 = fadd i32 %s_173, i32 %mul21_i181_3_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 854 'fadd' 's_174' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 855 [4/4] (6.43ns)   --->   "%s_175 = fadd i32 %s_174, i32 %mul21_i181_3_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 855 'fadd' 's_175' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 856 [3/4] (6.43ns)   --->   "%s_175 = fadd i32 %s_174, i32 %mul21_i181_3_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 856 'fadd' 's_175' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : Operation 857 [2/4] (6.43ns)   --->   "%s_175 = fadd i32 %s_174, i32 %mul21_i181_3_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 857 'fadd' 's_175' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 858 [1/4] (6.43ns)   --->   "%s_175 = fadd i32 %s_174, i32 %mul21_i181_3_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 858 'fadd' 's_175' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 859 [4/4] (6.43ns)   --->   "%s_176 = fadd i32 %s_175, i32 %mul21_i181_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 859 'fadd' 's_176' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 860 [3/4] (6.43ns)   --->   "%s_176 = fadd i32 %s_175, i32 %mul21_i181_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 860 'fadd' 's_176' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : Operation 861 [2/4] (6.43ns)   --->   "%s_176 = fadd i32 %s_175, i32 %mul21_i181_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 861 'fadd' 's_176' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : Operation 862 [1/4] (6.43ns)   --->   "%s_176 = fadd i32 %s_175, i32 %mul21_i181_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 862 'fadd' 's_176' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 863 [4/4] (6.43ns)   --->   "%s_177 = fadd i32 %s_176, i32 %mul21_i181_4_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 863 'fadd' 's_177' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.43>
ST_91 : Operation 864 [3/4] (6.43ns)   --->   "%s_177 = fadd i32 %s_176, i32 %mul21_i181_4_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 864 'fadd' 's_177' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.43>
ST_92 : Operation 865 [2/4] (6.43ns)   --->   "%s_177 = fadd i32 %s_176, i32 %mul21_i181_4_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 865 'fadd' 's_177' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.43>
ST_93 : Operation 866 [1/4] (6.43ns)   --->   "%s_177 = fadd i32 %s_176, i32 %mul21_i181_4_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 866 'fadd' 's_177' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : Operation 867 [4/4] (6.43ns)   --->   "%s_178 = fadd i32 %s_177, i32 %mul21_i181_4_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 867 'fadd' 's_178' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.43>
ST_95 : Operation 868 [3/4] (6.43ns)   --->   "%s_178 = fadd i32 %s_177, i32 %mul21_i181_4_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 868 'fadd' 's_178' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.43>
ST_96 : Operation 869 [2/4] (6.43ns)   --->   "%s_178 = fadd i32 %s_177, i32 %mul21_i181_4_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 869 'fadd' 's_178' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.43>
ST_97 : Operation 870 [1/4] (6.43ns)   --->   "%s_178 = fadd i32 %s_177, i32 %mul21_i181_4_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 870 'fadd' 's_178' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : Operation 871 [4/4] (6.43ns)   --->   "%s_179 = fadd i32 %s_178, i32 %mul21_i181_4_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 871 'fadd' 's_179' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.43>
ST_99 : Operation 872 [3/4] (6.43ns)   --->   "%s_179 = fadd i32 %s_178, i32 %mul21_i181_4_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 872 'fadd' 's_179' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.43>
ST_100 : Operation 873 [2/4] (6.43ns)   --->   "%s_179 = fadd i32 %s_178, i32 %mul21_i181_4_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 873 'fadd' 's_179' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.43>
ST_101 : Operation 874 [1/4] (6.43ns)   --->   "%s_179 = fadd i32 %s_178, i32 %mul21_i181_4_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 874 'fadd' 's_179' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : Operation 875 [4/4] (6.43ns)   --->   "%s_180 = fadd i32 %s_179, i32 %mul21_i181_4_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 875 'fadd' 's_180' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.43>
ST_103 : Operation 876 [3/4] (6.43ns)   --->   "%s_180 = fadd i32 %s_179, i32 %mul21_i181_4_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 876 'fadd' 's_180' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 6.43>
ST_104 : Operation 877 [2/4] (6.43ns)   --->   "%s_180 = fadd i32 %s_179, i32 %mul21_i181_4_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 877 'fadd' 's_180' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.43>
ST_105 : Operation 878 [1/4] (6.43ns)   --->   "%s_180 = fadd i32 %s_179, i32 %mul21_i181_4_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 878 'fadd' 's_180' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : Operation 879 [4/4] (6.43ns)   --->   "%s_181 = fadd i32 %s_180, i32 %mul21_i181_5" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 879 'fadd' 's_181' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.43>
ST_107 : Operation 880 [3/4] (6.43ns)   --->   "%s_181 = fadd i32 %s_180, i32 %mul21_i181_5" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 880 'fadd' 's_181' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 6.43>
ST_108 : Operation 881 [2/4] (6.43ns)   --->   "%s_181 = fadd i32 %s_180, i32 %mul21_i181_5" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 881 'fadd' 's_181' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.43>
ST_109 : Operation 882 [1/4] (6.43ns)   --->   "%s_181 = fadd i32 %s_180, i32 %mul21_i181_5" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 882 'fadd' 's_181' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.43>
ST_110 : Operation 883 [4/4] (6.43ns)   --->   "%s_182 = fadd i32 %s_181, i32 %mul21_i181_5_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 883 'fadd' 's_182' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.43>
ST_111 : Operation 884 [3/4] (6.43ns)   --->   "%s_182 = fadd i32 %s_181, i32 %mul21_i181_5_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 884 'fadd' 's_182' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 6.43>
ST_112 : Operation 885 [2/4] (6.43ns)   --->   "%s_182 = fadd i32 %s_181, i32 %mul21_i181_5_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 885 'fadd' 's_182' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.43>
ST_113 : Operation 886 [1/4] (6.43ns)   --->   "%s_182 = fadd i32 %s_181, i32 %mul21_i181_5_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 886 'fadd' 's_182' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 6.43>
ST_114 : Operation 887 [4/4] (6.43ns)   --->   "%s_183 = fadd i32 %s_182, i32 %mul21_i181_5_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 887 'fadd' 's_183' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.43>
ST_115 : Operation 888 [3/4] (6.43ns)   --->   "%s_183 = fadd i32 %s_182, i32 %mul21_i181_5_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 888 'fadd' 's_183' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.43>
ST_116 : Operation 889 [2/4] (6.43ns)   --->   "%s_183 = fadd i32 %s_182, i32 %mul21_i181_5_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 889 'fadd' 's_183' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.43>
ST_117 : Operation 890 [1/4] (6.43ns)   --->   "%s_183 = fadd i32 %s_182, i32 %mul21_i181_5_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 890 'fadd' 's_183' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.43>
ST_118 : Operation 891 [4/4] (6.43ns)   --->   "%s_184 = fadd i32 %s_183, i32 %mul21_i181_5_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 891 'fadd' 's_184' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.43>
ST_119 : Operation 892 [3/4] (6.43ns)   --->   "%s_184 = fadd i32 %s_183, i32 %mul21_i181_5_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 892 'fadd' 's_184' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.43>
ST_120 : Operation 893 [2/4] (6.43ns)   --->   "%s_184 = fadd i32 %s_183, i32 %mul21_i181_5_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 893 'fadd' 's_184' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.43>
ST_121 : Operation 894 [1/4] (6.43ns)   --->   "%s_184 = fadd i32 %s_183, i32 %mul21_i181_5_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 894 'fadd' 's_184' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.43>
ST_122 : Operation 895 [4/4] (6.43ns)   --->   "%s_185 = fadd i32 %s_184, i32 %mul21_i181_5_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 895 'fadd' 's_185' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.43>
ST_123 : Operation 896 [3/4] (6.43ns)   --->   "%s_185 = fadd i32 %s_184, i32 %mul21_i181_5_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 896 'fadd' 's_185' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.43>
ST_124 : Operation 897 [2/4] (6.43ns)   --->   "%s_185 = fadd i32 %s_184, i32 %mul21_i181_5_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 897 'fadd' 's_185' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.43>
ST_125 : Operation 898 [1/4] (6.43ns)   --->   "%s_185 = fadd i32 %s_184, i32 %mul21_i181_5_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 898 'fadd' 's_185' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.43>
ST_126 : Operation 899 [4/4] (6.43ns)   --->   "%s_186 = fadd i32 %s_185, i32 %mul21_i181_6" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 899 'fadd' 's_186' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.43>
ST_127 : Operation 900 [3/4] (6.43ns)   --->   "%s_186 = fadd i32 %s_185, i32 %mul21_i181_6" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 900 'fadd' 's_186' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.43>
ST_128 : Operation 901 [2/4] (6.43ns)   --->   "%s_186 = fadd i32 %s_185, i32 %mul21_i181_6" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 901 'fadd' 's_186' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.43>
ST_129 : Operation 902 [1/4] (6.43ns)   --->   "%s_186 = fadd i32 %s_185, i32 %mul21_i181_6" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 902 'fadd' 's_186' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.43>
ST_130 : Operation 903 [4/4] (6.43ns)   --->   "%s_187 = fadd i32 %s_186, i32 %mul21_i181_6_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 903 'fadd' 's_187' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.43>
ST_131 : Operation 904 [3/4] (6.43ns)   --->   "%s_187 = fadd i32 %s_186, i32 %mul21_i181_6_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 904 'fadd' 's_187' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.43>
ST_132 : Operation 905 [2/4] (6.43ns)   --->   "%s_187 = fadd i32 %s_186, i32 %mul21_i181_6_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 905 'fadd' 's_187' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.43>
ST_133 : Operation 906 [1/4] (6.43ns)   --->   "%s_187 = fadd i32 %s_186, i32 %mul21_i181_6_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 906 'fadd' 's_187' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.43>
ST_134 : Operation 907 [4/4] (6.43ns)   --->   "%s_188 = fadd i32 %s_187, i32 %mul21_i181_6_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 907 'fadd' 's_188' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.43>
ST_135 : Operation 908 [3/4] (6.43ns)   --->   "%s_188 = fadd i32 %s_187, i32 %mul21_i181_6_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 908 'fadd' 's_188' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 6.43>
ST_136 : Operation 909 [2/4] (6.43ns)   --->   "%s_188 = fadd i32 %s_187, i32 %mul21_i181_6_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 909 'fadd' 's_188' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 6.43>
ST_137 : Operation 910 [1/4] (6.43ns)   --->   "%s_188 = fadd i32 %s_187, i32 %mul21_i181_6_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 910 'fadd' 's_188' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 6.43>
ST_138 : Operation 911 [4/4] (6.43ns)   --->   "%s_189 = fadd i32 %s_188, i32 %mul21_i181_6_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 911 'fadd' 's_189' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 6.43>
ST_139 : Operation 912 [3/4] (6.43ns)   --->   "%s_189 = fadd i32 %s_188, i32 %mul21_i181_6_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 912 'fadd' 's_189' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 6.43>
ST_140 : Operation 913 [2/4] (6.43ns)   --->   "%s_189 = fadd i32 %s_188, i32 %mul21_i181_6_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 913 'fadd' 's_189' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 6.43>
ST_141 : Operation 914 [1/4] (6.43ns)   --->   "%s_189 = fadd i32 %s_188, i32 %mul21_i181_6_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 914 'fadd' 's_189' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.43>
ST_142 : Operation 915 [4/4] (6.43ns)   --->   "%s_190 = fadd i32 %s_189, i32 %mul21_i181_6_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 915 'fadd' 's_190' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 6.43>
ST_143 : Operation 916 [3/4] (6.43ns)   --->   "%s_190 = fadd i32 %s_189, i32 %mul21_i181_6_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 916 'fadd' 's_190' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 6.43>
ST_144 : Operation 917 [2/4] (6.43ns)   --->   "%s_190 = fadd i32 %s_189, i32 %mul21_i181_6_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 917 'fadd' 's_190' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 6.43>
ST_145 : Operation 918 [1/4] (6.43ns)   --->   "%s_190 = fadd i32 %s_189, i32 %mul21_i181_6_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 918 'fadd' 's_190' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.43>
ST_146 : Operation 919 [4/4] (6.43ns)   --->   "%s_191 = fadd i32 %s_190, i32 %mul21_i181_7" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 919 'fadd' 's_191' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.43>
ST_147 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %select_ln117_1" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 920 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 921 [1/1] (0.79ns)   --->   "%arrayidx31_sum = add i11 %zext_ln117, i11 1244" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 921 'add' 'arrayidx31_sum' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 922 [1/1] (0.00ns)   --->   "%arrayidx31_sum_cast = zext i11 %arrayidx31_sum" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 922 'zext' 'arrayidx31_sum_cast' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 923 [1/1] (0.00ns)   --->   "%Weights_addr_89 = getelementptr i32 %Weights, i64 0, i64 %arrayidx31_sum_cast" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 923 'getelementptr' 'Weights_addr_89' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 924 [2/2] (1.23ns)   --->   "%Weights_load_89 = load i14 %Weights_addr_89" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 924 'load' 'Weights_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_147 : Operation 925 [3/4] (6.43ns)   --->   "%s_191 = fadd i32 %s_190, i32 %mul21_i181_7" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 925 'fadd' 's_191' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 6.43>
ST_148 : Operation 926 [1/2] (1.23ns)   --->   "%Weights_load_89 = load i14 %Weights_addr_89" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 926 'load' 'Weights_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_148 : Operation 927 [2/4] (6.43ns)   --->   "%s_191 = fadd i32 %s_190, i32 %mul21_i181_7" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 927 'fadd' 's_191' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 6.43>
ST_149 : Operation 928 [1/4] (6.43ns)   --->   "%s_191 = fadd i32 %s_190, i32 %mul21_i181_7" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 928 'fadd' 's_191' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 6.43>
ST_150 : Operation 929 [4/4] (6.43ns)   --->   "%s_192 = fadd i32 %s_191, i32 %mul21_i181_7_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 929 'fadd' 's_192' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 967 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 967 'ret' 'ret_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 151 <SV = 150> <Delay = 6.43>
ST_151 : Operation 930 [3/4] (6.43ns)   --->   "%s_192 = fadd i32 %s_191, i32 %mul21_i181_7_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 930 'fadd' 's_192' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 6.43>
ST_152 : Operation 931 [2/4] (6.43ns)   --->   "%s_192 = fadd i32 %s_191, i32 %mul21_i181_7_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 931 'fadd' 's_192' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 6.43>
ST_153 : Operation 932 [1/4] (6.43ns)   --->   "%s_192 = fadd i32 %s_191, i32 %mul21_i181_7_1" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 932 'fadd' 's_192' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 6.43>
ST_154 : Operation 933 [4/4] (6.43ns)   --->   "%s_193 = fadd i32 %s_192, i32 %mul21_i181_7_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 933 'fadd' 's_193' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 6.43>
ST_155 : Operation 934 [3/4] (6.43ns)   --->   "%s_193 = fadd i32 %s_192, i32 %mul21_i181_7_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 934 'fadd' 's_193' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 6.43>
ST_156 : Operation 935 [2/4] (6.43ns)   --->   "%s_193 = fadd i32 %s_192, i32 %mul21_i181_7_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 935 'fadd' 's_193' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 6.43>
ST_157 : Operation 936 [1/4] (6.43ns)   --->   "%s_193 = fadd i32 %s_192, i32 %mul21_i181_7_2" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 936 'fadd' 's_193' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 6.43>
ST_158 : Operation 937 [4/4] (6.43ns)   --->   "%s_194 = fadd i32 %s_193, i32 %mul21_i181_7_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 937 'fadd' 's_194' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 6.43>
ST_159 : Operation 938 [3/4] (6.43ns)   --->   "%s_194 = fadd i32 %s_193, i32 %mul21_i181_7_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 938 'fadd' 's_194' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 6.43>
ST_160 : Operation 939 [2/4] (6.43ns)   --->   "%s_194 = fadd i32 %s_193, i32 %mul21_i181_7_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 939 'fadd' 's_194' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 6.43>
ST_161 : Operation 940 [1/4] (6.43ns)   --->   "%s_194 = fadd i32 %s_193, i32 %mul21_i181_7_3" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 940 'fadd' 's_194' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 6.43>
ST_162 : Operation 941 [4/4] (6.43ns)   --->   "%s_195 = fadd i32 %s_194, i32 %mul21_i181_7_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 941 'fadd' 's_195' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 6.43>
ST_163 : Operation 942 [3/4] (6.43ns)   --->   "%s_195 = fadd i32 %s_194, i32 %mul21_i181_7_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 942 'fadd' 's_195' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 6.43>
ST_164 : Operation 943 [2/4] (6.43ns)   --->   "%s_195 = fadd i32 %s_194, i32 %mul21_i181_7_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 943 'fadd' 's_195' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 6.43>
ST_165 : Operation 944 [1/4] (6.43ns)   --->   "%s_195 = fadd i32 %s_194, i32 %mul21_i181_7_4" [Conv.cpp:125->CNN.cpp:40]   --->   Operation 944 'fadd' 's_195' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 6.43>
ST_166 : Operation 945 [1/1] (0.00ns)   --->   "%empty_157 = bitcast i32 %Weights_load_89" [Conv.cpp:117->CNN.cpp:40]   --->   Operation 945 'bitcast' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 946 [4/4] (6.43ns)   --->   "%add28_i4 = fadd i32 %s_195, i32 %empty_157" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 946 'fadd' 'add28_i4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 6.43>
ST_167 : Operation 947 [3/4] (6.43ns)   --->   "%add28_i4 = fadd i32 %s_195, i32 %empty_157" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 947 'fadd' 'add28_i4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 6.43>
ST_168 : Operation 948 [2/4] (6.43ns)   --->   "%add28_i4 = fadd i32 %s_195, i32 %empty_157" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 948 'fadd' 'add28_i4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 6.43>
ST_169 : Operation 949 [1/4] (6.43ns)   --->   "%add28_i4 = fadd i32 %s_195, i32 %empty_157" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 949 'fadd' 'add28_i4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 2.78>
ST_170 : Operation 950 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_olt  i32 %add28_i4, i32 0" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 950 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 4.46>
ST_171 : Operation 951 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_117_1_loop_for_ap_4_str"   --->   Operation 951 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 952 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 952 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 953 [1/1] (0.00ns)   --->   "%specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:119->CNN.cpp:40]   --->   Operation 953 'specpipeline' 'specpipeline_ln119' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 954 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i32 %add28_i4" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 954 'bitcast' 'bitcast_ln127' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln127, i32 23, i32 30" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 955 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i32 %bitcast_ln127" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 956 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 957 [1/1] (0.76ns)   --->   "%icmp_ln127 = icmp_ne  i8 %tmp_s, i8 255" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 957 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 958 [1/1] (0.92ns)   --->   "%icmp_ln127_1 = icmp_eq  i23 %trunc_ln127, i23 0" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 958 'icmp' 'icmp_ln127_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node select_ln127)   --->   "%or_ln127 = or i1 %icmp_ln127_1, i1 %icmp_ln127" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 959 'or' 'or_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 960 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_olt  i32 %add28_i4, i32 0" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 960 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln127)   --->   "%and_ln127 = and i1 %or_ln127, i1 %tmp_23" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 961 'and' 'and_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i11 %add_ln127" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 962 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 963 [1/1] (0.00ns)   --->   "%OutConv4_addr = getelementptr i32 %OutConv4, i64 0, i64 %zext_ln127_1" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 963 'getelementptr' 'OutConv4_addr' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 964 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln127 = select i1 %and_ln127, i32 0, i32 %add28_i4" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 964 'select' 'select_ln127' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 965 [1/1] (1.23ns)   --->   "%store_ln127 = store i32 %select_ln127, i11 %OutConv4_addr" [Conv.cpp:127->CNN.cpp:40]   --->   Operation 965 'store' 'store_ln127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_171 : Operation 966 [1/1] (0.00ns)   --->   "%br_ln119 = br void %loop_for_fc_4.i" [Conv.cpp:119->CNN.cpp:40]   --->   Operation 966 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.441ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln117', Conv.cpp:117->CNN.cpp:40) of constant 0 on local variable 'n', Conv.cpp:117->CNN.cpp:40 [9]  (0.427 ns)
	'load' operation 5 bit ('n_load', Conv.cpp:117->CNN.cpp:40) on local variable 'n', Conv.cpp:117->CNN.cpp:40 [19]  (0.000 ns)
	'add' operation 5 bit ('add_ln117_1', Conv.cpp:117->CNN.cpp:40) [24]  (0.789 ns)
	'select' operation 5 bit ('select_ln117_1', Conv.cpp:117->CNN.cpp:40) [25]  (0.414 ns)
	'add' operation 10 bit ('empty_156', Conv.cpp:117->CNN.cpp:40) [32]  (0.776 ns)
	'add' operation 11 bit ('add_ln125', Conv.cpp:125->CNN.cpp:40) [48]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_90', Conv.cpp:125->CNN.cpp:40) [50]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_90', Conv.cpp:125->CNN.cpp:40) on array 'Weights' [51]  (1.237 ns)

 <State 2>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln125_3', Conv.cpp:125->CNN.cpp:40) [68]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_91', Conv.cpp:125->CNN.cpp:40) [70]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_91', Conv.cpp:125->CNN.cpp:40) on array 'Weights' [71]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i4', Conv.cpp:125->CNN.cpp:40) [55]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i4', Conv.cpp:125->CNN.cpp:40) [55]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i4', Conv.cpp:125->CNN.cpp:40) [55]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_8', Conv.cpp:125->CNN.cpp:40) [77]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_10', Conv.cpp:125->CNN.cpp:40) [99]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_1_1', Conv.cpp:125->CNN.cpp:40) [123]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_1_3', Conv.cpp:125->CNN.cpp:40) [147]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_2', Conv.cpp:125->CNN.cpp:40) [169]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_2_2', Conv.cpp:125->CNN.cpp:40) [191]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_2_4', Conv.cpp:125->CNN.cpp:40) [213]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_3_1', Conv.cpp:125->CNN.cpp:40) [235]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_3_3', Conv.cpp:125->CNN.cpp:40) [257]  (7.016 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_4', Conv.cpp:125->CNN.cpp:40) [279]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_4_2', Conv.cpp:125->CNN.cpp:40) [301]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_4_4', Conv.cpp:125->CNN.cpp:40) [323]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_5_1', Conv.cpp:125->CNN.cpp:40) [347]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_5_3', Conv.cpp:125->CNN.cpp:40) [371]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_6', Conv.cpp:125->CNN.cpp:40) [393]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_6_2', Conv.cpp:125->CNN.cpp:40) [415]  (7.016 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_6_4', Conv.cpp:125->CNN.cpp:40) [437]  (7.016 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_7_1', Conv.cpp:125->CNN.cpp:40) [459]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i181_7_3', Conv.cpp:125->CNN.cpp:40) [481]  (7.016 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [100]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [111]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [111]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [111]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [111]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [124]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [124]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [124]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [124]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [137]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [137]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [137]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [137]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [148]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [148]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [148]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [148]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [159]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [159]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [159]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [159]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [170]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [170]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [170]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [170]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [181]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [181]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [181]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [181]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [192]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [192]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [192]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [192]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [203]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [203]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [203]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [203]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [214]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [214]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [214]  (6.437 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [214]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [225]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [225]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [225]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [225]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [236]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [236]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [236]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [236]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [247]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [247]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [247]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [247]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [258]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [258]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [258]  (6.437 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [258]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [269]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [269]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [269]  (6.437 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [269]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [280]  (6.437 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [280]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [280]  (6.437 ns)

 <State 89>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [280]  (6.437 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [291]  (6.437 ns)

 <State 91>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [291]  (6.437 ns)

 <State 92>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [291]  (6.437 ns)

 <State 93>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [291]  (6.437 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [302]  (6.437 ns)

 <State 95>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [302]  (6.437 ns)

 <State 96>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [302]  (6.437 ns)

 <State 97>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [302]  (6.437 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [313]  (6.437 ns)

 <State 99>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [313]  (6.437 ns)

 <State 100>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [313]  (6.437 ns)

 <State 101>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [313]  (6.437 ns)

 <State 102>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [324]  (6.437 ns)

 <State 103>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [324]  (6.437 ns)

 <State 104>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [324]  (6.437 ns)

 <State 105>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [324]  (6.437 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [336]  (6.437 ns)

 <State 107>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [336]  (6.437 ns)

 <State 108>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [336]  (6.437 ns)

 <State 109>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [336]  (6.437 ns)

 <State 110>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [348]  (6.437 ns)

 <State 111>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [348]  (6.437 ns)

 <State 112>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [348]  (6.437 ns)

 <State 113>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [348]  (6.437 ns)

 <State 114>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [360]  (6.437 ns)

 <State 115>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [360]  (6.437 ns)

 <State 116>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [360]  (6.437 ns)

 <State 117>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [360]  (6.437 ns)

 <State 118>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [372]  (6.437 ns)

 <State 119>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [372]  (6.437 ns)

 <State 120>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [372]  (6.437 ns)

 <State 121>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [372]  (6.437 ns)

 <State 122>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [383]  (6.437 ns)

 <State 123>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [383]  (6.437 ns)

 <State 124>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [383]  (6.437 ns)

 <State 125>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [383]  (6.437 ns)

 <State 126>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [394]  (6.437 ns)

 <State 127>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [394]  (6.437 ns)

 <State 128>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [394]  (6.437 ns)

 <State 129>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [394]  (6.437 ns)

 <State 130>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [405]  (6.437 ns)

 <State 131>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [405]  (6.437 ns)

 <State 132>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [405]  (6.437 ns)

 <State 133>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [405]  (6.437 ns)

 <State 134>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [416]  (6.437 ns)

 <State 135>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [416]  (6.437 ns)

 <State 136>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [416]  (6.437 ns)

 <State 137>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [416]  (6.437 ns)

 <State 138>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [427]  (6.437 ns)

 <State 139>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [427]  (6.437 ns)

 <State 140>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [427]  (6.437 ns)

 <State 141>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [427]  (6.437 ns)

 <State 142>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [438]  (6.437 ns)

 <State 143>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [438]  (6.437 ns)

 <State 144>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [438]  (6.437 ns)

 <State 145>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [438]  (6.437 ns)

 <State 146>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [449]  (6.437 ns)

 <State 147>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [449]  (6.437 ns)

 <State 148>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [449]  (6.437 ns)

 <State 149>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [449]  (6.437 ns)

 <State 150>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [460]  (6.437 ns)

 <State 151>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [460]  (6.437 ns)

 <State 152>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [460]  (6.437 ns)

 <State 153>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [460]  (6.437 ns)

 <State 154>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [471]  (6.437 ns)

 <State 155>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [471]  (6.437 ns)

 <State 156>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [471]  (6.437 ns)

 <State 157>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [471]  (6.437 ns)

 <State 158>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [482]  (6.437 ns)

 <State 159>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [482]  (6.437 ns)

 <State 160>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [482]  (6.437 ns)

 <State 161>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [482]  (6.437 ns)

 <State 162>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [493]  (6.437 ns)

 <State 163>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [493]  (6.437 ns)

 <State 164>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [493]  (6.437 ns)

 <State 165>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:125->CNN.cpp:40) [493]  (6.437 ns)

 <State 166>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i4', Conv.cpp:127->CNN.cpp:40) [494]  (6.437 ns)

 <State 167>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i4', Conv.cpp:127->CNN.cpp:40) [494]  (6.437 ns)

 <State 168>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i4', Conv.cpp:127->CNN.cpp:40) [494]  (6.437 ns)

 <State 169>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i4', Conv.cpp:127->CNN.cpp:40) [494]  (6.437 ns)

 <State 170>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_23', Conv.cpp:127->CNN.cpp:40) [501]  (2.782 ns)

 <State 171>: 4.468ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_23', Conv.cpp:127->CNN.cpp:40) [501]  (2.782 ns)
	'and' operation 1 bit ('and_ln127', Conv.cpp:127->CNN.cpp:40) [502]  (0.000 ns)
	'select' operation 32 bit ('select_ln127', Conv.cpp:127->CNN.cpp:40) [508]  (0.449 ns)
	'store' operation 0 bit ('store_ln127', Conv.cpp:127->CNN.cpp:40) of variable 'select_ln127', Conv.cpp:127->CNN.cpp:40 on array 'OutConv4' [509]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
