
---------- Begin Simulation Statistics ----------
simSeconds                                   0.555687                       # Number of seconds simulated (Second)
simTicks                                 555687271000                       # Number of ticks simulated (Tick)
finalTick                                555687271000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    245.11                       # Real time elapsed on the host (Second)
hostTickRate                               2267135896                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700776                       # Number of bytes of host memory used (Byte)
simInsts                                    101962088                       # Number of instructions simulated (Count)
simOps                                      152167855                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   415991                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     620823                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        555687271                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               5.449933                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.183488                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts            101962213                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              152168424                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  5.449933                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.183488                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           36760966                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         130147622                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         43983246                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         9143558                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       849550      0.56%      0.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     78624728     51.67%     52.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         9468      0.01%     52.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1817      0.00%     52.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     10469277      6.88%     59.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     59.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     59.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     59.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     59.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     59.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     59.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     59.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          632      0.00%     59.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     59.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       431935      0.28%     59.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     59.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         1624      0.00%     59.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       626765      0.41%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          360      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      3284326      2.16%     61.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       208470      0.14%     62.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv       208296      0.14%     62.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      4324334      2.84%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     65.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     32903456     21.62%     86.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      5258573      3.46%     90.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     11079790      7.28%     97.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      3884985      2.55%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    152168424                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      6916163                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      6061887                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       854207                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      5215167                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1700927                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       629458                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       629454                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       51627092                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          51627092                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      51627092                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         51627092                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1499251                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1499251                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1499251                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1499251                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 154488579000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 154488579000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 154488579000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 154488579000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     53126343                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      53126343                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     53126343                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     53126343                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.028220                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.028220                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.028220                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.028220                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 103043.839224                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 103043.839224                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 103043.839224                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 103043.839224                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       155903                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            155903                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1499251                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1499251                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1499251                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1499251                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 151490077000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 151490077000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 151490077000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 151490077000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.028220                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.028220                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.028220                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.028220                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 101043.839224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 101043.839224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 101043.839224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 101043.839224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1498739                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     42511568                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        42511568                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1471243                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1471243                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 151493332000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 151493332000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     43982811                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     43982811                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.033450                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.033450                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 102969.619567                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 102969.619567                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1471243                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1471243                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 148550846000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 148550846000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.033450                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.033450                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 100969.619567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 100969.619567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      9115524                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        9115524                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        28008                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        28008                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2995247000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2995247000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      9143532                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      9143532                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003063                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003063                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 106942.552128                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 106942.552128                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        28008                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        28008                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2939231000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2939231000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003063                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003063                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 104942.552128                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 104942.552128                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.910894                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             53126343                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1499251                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              35.435256                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              218000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.910894                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999826                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999826                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          305                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          426509995                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         426509995                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1258912                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 555687270.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       53126804                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses     36760966                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads       33731658                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      32869854                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    130147622                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     155547368                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     97183806                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          53126804                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     67198159                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             101962213                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               152168424                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.183488                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            6916163                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.012446                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      148890968                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         148890968                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     148890968                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        148890968                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1564                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1564                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1564                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1564                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    162951000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    162951000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    162951000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    162951000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    148892532                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     148892532                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    148892532                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    148892532                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 104188.618926                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 104188.618926                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 104188.618926                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 104188.618926                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1564                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1564                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1564                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1564                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    159823000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    159823000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    159823000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    159823000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 102188.618926                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 102188.618926                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 102188.618926                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 102188.618926                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1052                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    148890968                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       148890968                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1564                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1564                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    162951000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    162951000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    148892532                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    148892532                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 104188.618926                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 104188.618926                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1564                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1564                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    159823000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    159823000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 102188.618926                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 102188.618926                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.907195                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            148892532                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1564                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           95199.828645                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.907195                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999819                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999819                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           50                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          388                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1191141820                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1191141820                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                43983275                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 9143560                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    617763                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1100                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               148892603                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       243                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    77                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              1472807                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         311568                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            2766163                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               28008                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              28008                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         1472807                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         4180                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      4497241                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  4501421                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       100096                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    105929856                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 106029952                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1577940                       # Total snoops (Count)
system.l2bus.snoopTraffic                     9962560                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             3078755                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.104345                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.305708                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   2757501     89.57%     89.57% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                    321254     10.43%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               3078755                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           3312412000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             4692000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          4497753000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         3000606                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1499791                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops            321254                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops       321254                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                 2                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               377                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  379                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst                2                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              377                       # number of overall hits (Count)
system.l2cache.overallHits::total                 379                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1562                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         1498874                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            1500436                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1562                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        1498874                       # number of overall misses (Count)
system.l2cache.overallMisses::total           1500436                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    155078000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 146984403000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  147139481000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    155078000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 146984403000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 147139481000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1564                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       1499251                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          1500815                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1564                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      1499251                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         1500815                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.998721                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.999749                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.999747                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.998721                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.999749                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.999747                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 99281.690141                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 98063.214787                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 98064.483257                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 99281.690141                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 98063.214787                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 98064.483257                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          155665                       # number of writebacks (Count)
system.l2cache.writebacks::total               155665                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1562                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      1498874                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        1500436                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1562                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      1498874                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       1500436                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    123838000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 117006923000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 117130761000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    123838000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 117006923000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 117130761000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.998721                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.999749                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.999747                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.998721                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.999749                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.999747                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79281.690141                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 78063.214787                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 78064.483257                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79281.690141                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 78063.214787                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 78064.483257                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   1577940                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks       242274                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total       242274                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data            50                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               50                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        27958                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          27958                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   2854156000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   2854156000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        28008                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        28008                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.998215                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.998215                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 102087.273768                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 102087.273768                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        27958                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        27958                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   2294996000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   2294996000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.998215                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.998215                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 82087.273768                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 82087.273768                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst            2                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          327                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          329                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1562                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      1470916                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      1472478                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    155078000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 144130247000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 144285325000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1564                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data      1471243                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      1472807                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.998721                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.999778                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.999777                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 99281.690141                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 97986.728678                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 97988.102369                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1562                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      1470916                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      1472478                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    123838000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 114711927000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 114835765000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.998721                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.999778                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.999777                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79281.690141                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 77986.728678                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 77988.102369                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       155903                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       155903                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       155903                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       155903                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             1023.837126                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 2758332                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               1578964                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.746925                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   155.055073                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     6.757173                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   862.024881                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.151421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.006599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.841821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999841                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              73                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             179                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             309                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             135                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             328                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              25583812                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             25583812                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    155622.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1562.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1486664.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.014432424500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          8647                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          8647                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3274508                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              146957                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1500436                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      155665                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1500436                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    155665                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   12210                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     43                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1500436                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                155665                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1488223                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    8563                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    8569                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    8640                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    8658                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    8649                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    8649                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    8758                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    8648                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    8648                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    8647                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    8647                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    8647                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    8647                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    8648                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    8647                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    8647                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    8647                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    8647                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         8647                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      170.767434                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      21.327986                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     963.801604                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511           8424     97.42%     97.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023            4      0.05%     97.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535            3      0.03%     97.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047            2      0.02%     97.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559            2      0.02%     97.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-3071            2      0.02%     97.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-4095            2      0.02%     97.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607            9      0.10%     97.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-5119           14      0.16%     97.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-6143            1      0.01%     97.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6655          179      2.07%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11776-12287            4      0.05%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-12799            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           8647                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         8647                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.994449                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.992954                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.226544                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                80      0.93%      0.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 5      0.06%      0.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              8446     97.68%     98.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               115      1.33%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           8647                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   781440                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 96027904                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               9962560                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               172809256.23361993                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               17928357.40518519                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   555687172000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      335539.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        99968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     95146496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      9958272                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 179899.747964534530                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 171223097.892411500216                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 17920640.834689911455                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1562                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1498874                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       155665                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     43657500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  40224886500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 13056997407750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27949.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26836.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  83878825.73                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        99968                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     95927936                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        96027904                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        99968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        99968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      9962560                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      9962560                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1562                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1498874                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1500436                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       155665                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          155665                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          179900                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       172629356                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          172809256                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       179900                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         179900                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     17928357                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          17928357                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     17928357                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         179900                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      172629356                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         190737614                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1488226                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               155598                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         91175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         98119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         98567                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         97043                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         93177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         92271                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         92920                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         91029                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         91200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         92028                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        90866                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        91208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        92709                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        92481                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        92324                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        91109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          9313                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         10439                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         10424                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         10010                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         10621                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         10072                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         10036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          9247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          9373                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          9374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         9244                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         9408                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         9830                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         9431                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         9368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         9408                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              12364306500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             7441130000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         40268544000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8308.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27058.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1113155                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              136907                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             74.80                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.99                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       393755                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   267.179012                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   238.987554                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   143.830962                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        25714      6.53%      6.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        47362     12.03%     18.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       278942     70.84%     89.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        19731      5.01%     94.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        10325      2.62%     97.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3508      0.89%     97.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          347      0.09%     98.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          454      0.12%     98.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         7372      1.87%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       393755                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           95246464                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         9958272                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               171.402998                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                17.920641                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                76.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1427664420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        758814045                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      5385709140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      418445640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 43865012880.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 166022161500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  73575776160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   291453583785                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    524.492100                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 189811632500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  18555420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 347320218500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1383796260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        735486180                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      5240224500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      393775920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 43865012880.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 161448499170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  77427281280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   290494076190                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    522.765396                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 199858593250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  18555420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 337273257750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1472478                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        155665                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1343294                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              27958                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             27958                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1472478                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      4499831                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      4499831                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4499831                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    105990464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    105990464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                105990464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1500436                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1500436    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1500436                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 555687271000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          3622055000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         7964189250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2999395                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1498959                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
