// Seed: 4205651454
module module_0 (
    input tri0 id_0
);
  wire id_2;
  supply1 id_3;
  supply0 id_4 = 1;
  assign id_3 = ~id_3;
  wire id_5;
  assign id_4 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wire id_3,
    input wire id_4,
    id_18,
    input supply1 id_5,
    input tri id_6,
    input wand id_7,
    input supply0 id_8,
    input wand id_9,
    input logic id_10,
    output wor id_11,
    output wire id_12,
    output wire id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri id_16
);
  assign id_12 = id_8;
  real id_19;
  always id_18 <= id_10;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
  parameter id_20 = 1'h0 - 1;
  assign id_18 = id_10;
endmodule : SymbolIdentifier
