Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Oct 19 13:58:06 2021
| Host         : spencer-XPS-15-9570 running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file au_plus_top_0_timing_summary_routed.rpt -pb au_plus_top_0_timing_summary_routed.pb -rpx au_plus_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_plus_top_0
| Device       : 7a100t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.746        0.000                      0                  193        0.211        0.000                      0                  193        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.746        0.000                      0                  193        0.211        0.000                      0                  193        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led1_reg_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 2.149ns (31.788%)  route 4.611ns (68.212%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 15.040 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717     5.344    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.419     5.763 r  cpu/M_reg_q_reg[2]/Q
                         net (fo=42, routed)          1.032     6.794    cpu/M_reg_q[2]
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.299     7.093 r  cpu/M_led2_reg_q[3]_i_2/O
                         net (fo=5, routed)           0.448     7.541    cpu/M_led2_reg_q[3]_i_2_n_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.665 r  cpu/M_reg_q[8]_i_9/O
                         net (fo=2, routed)           0.700     8.365    cpu/M_reg_q[8]_i_9_n_0
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.489 r  cpu/M_led2_reg_q[7]_i_9/O
                         net (fo=2, routed)           0.455     8.945    cpu/M_led2_reg_q[7]_i_9_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.124     9.069 r  cpu/M_led2_reg_q[7]_i_13/O
                         net (fo=1, routed)           0.000     9.069    cpu/M_led2_reg_q[7]_i_13_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.470 r  cpu/M_led2_reg_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.470    cpu/M_led2_reg_q_reg[7]_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.709 r  cpu/M_led2_reg_q_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.745    10.453    cpu/M_gp_ram_address[6]
    SLICE_X87Y109        LUT5 (Prop_lut5_I1_O)        0.302    10.755 r  cpu/M_led2_reg_q[7]_i_4/O
                         net (fo=5, routed)           0.586    11.341    cpu/M_led2_reg_q[7]_i_4_n_0
    SLICE_X88Y108        LUT5 (Prop_lut5_I4_O)        0.117    11.458 r  cpu/M_led1_reg_q[7]_i_1/O
                         net (fo=8, routed)           0.646    12.104    cpu_n_3
    SLICE_X89Y113        FDRE                                         r  M_led1_reg_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.594    15.040    clk_IBUF_BUFG
    SLICE_X89Y113        FDRE                                         r  M_led1_reg_q_reg[0]/C
                         clock pessimism              0.275    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X89Y113        FDRE (Setup_fdre_C_CE)      -0.429    14.850    M_led1_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led1_reg_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 2.149ns (31.788%)  route 4.611ns (68.212%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 15.040 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717     5.344    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.419     5.763 r  cpu/M_reg_q_reg[2]/Q
                         net (fo=42, routed)          1.032     6.794    cpu/M_reg_q[2]
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.299     7.093 r  cpu/M_led2_reg_q[3]_i_2/O
                         net (fo=5, routed)           0.448     7.541    cpu/M_led2_reg_q[3]_i_2_n_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.665 r  cpu/M_reg_q[8]_i_9/O
                         net (fo=2, routed)           0.700     8.365    cpu/M_reg_q[8]_i_9_n_0
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.489 r  cpu/M_led2_reg_q[7]_i_9/O
                         net (fo=2, routed)           0.455     8.945    cpu/M_led2_reg_q[7]_i_9_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.124     9.069 r  cpu/M_led2_reg_q[7]_i_13/O
                         net (fo=1, routed)           0.000     9.069    cpu/M_led2_reg_q[7]_i_13_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.470 r  cpu/M_led2_reg_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.470    cpu/M_led2_reg_q_reg[7]_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.709 r  cpu/M_led2_reg_q_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.745    10.453    cpu/M_gp_ram_address[6]
    SLICE_X87Y109        LUT5 (Prop_lut5_I1_O)        0.302    10.755 r  cpu/M_led2_reg_q[7]_i_4/O
                         net (fo=5, routed)           0.586    11.341    cpu/M_led2_reg_q[7]_i_4_n_0
    SLICE_X88Y108        LUT5 (Prop_lut5_I4_O)        0.117    11.458 r  cpu/M_led1_reg_q[7]_i_1/O
                         net (fo=8, routed)           0.646    12.104    cpu_n_3
    SLICE_X89Y113        FDRE                                         r  M_led1_reg_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.594    15.040    clk_IBUF_BUFG
    SLICE_X89Y113        FDRE                                         r  M_led1_reg_q_reg[1]/C
                         clock pessimism              0.275    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X89Y113        FDRE (Setup_fdre_C_CE)      -0.429    14.850    M_led1_reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led1_reg_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 2.149ns (31.788%)  route 4.611ns (68.212%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 15.040 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717     5.344    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.419     5.763 r  cpu/M_reg_q_reg[2]/Q
                         net (fo=42, routed)          1.032     6.794    cpu/M_reg_q[2]
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.299     7.093 r  cpu/M_led2_reg_q[3]_i_2/O
                         net (fo=5, routed)           0.448     7.541    cpu/M_led2_reg_q[3]_i_2_n_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.665 r  cpu/M_reg_q[8]_i_9/O
                         net (fo=2, routed)           0.700     8.365    cpu/M_reg_q[8]_i_9_n_0
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.489 r  cpu/M_led2_reg_q[7]_i_9/O
                         net (fo=2, routed)           0.455     8.945    cpu/M_led2_reg_q[7]_i_9_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.124     9.069 r  cpu/M_led2_reg_q[7]_i_13/O
                         net (fo=1, routed)           0.000     9.069    cpu/M_led2_reg_q[7]_i_13_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.470 r  cpu/M_led2_reg_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.470    cpu/M_led2_reg_q_reg[7]_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.709 r  cpu/M_led2_reg_q_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.745    10.453    cpu/M_gp_ram_address[6]
    SLICE_X87Y109        LUT5 (Prop_lut5_I1_O)        0.302    10.755 r  cpu/M_led2_reg_q[7]_i_4/O
                         net (fo=5, routed)           0.586    11.341    cpu/M_led2_reg_q[7]_i_4_n_0
    SLICE_X88Y108        LUT5 (Prop_lut5_I4_O)        0.117    11.458 r  cpu/M_led1_reg_q[7]_i_1/O
                         net (fo=8, routed)           0.646    12.104    cpu_n_3
    SLICE_X89Y113        FDRE                                         r  M_led1_reg_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.594    15.040    clk_IBUF_BUFG
    SLICE_X89Y113        FDRE                                         r  M_led1_reg_q_reg[2]/C
                         clock pessimism              0.275    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X89Y113        FDRE (Setup_fdre_C_CE)      -0.429    14.850    M_led1_reg_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led1_reg_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 2.149ns (31.788%)  route 4.611ns (68.212%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 15.040 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717     5.344    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.419     5.763 r  cpu/M_reg_q_reg[2]/Q
                         net (fo=42, routed)          1.032     6.794    cpu/M_reg_q[2]
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.299     7.093 r  cpu/M_led2_reg_q[3]_i_2/O
                         net (fo=5, routed)           0.448     7.541    cpu/M_led2_reg_q[3]_i_2_n_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.665 r  cpu/M_reg_q[8]_i_9/O
                         net (fo=2, routed)           0.700     8.365    cpu/M_reg_q[8]_i_9_n_0
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.489 r  cpu/M_led2_reg_q[7]_i_9/O
                         net (fo=2, routed)           0.455     8.945    cpu/M_led2_reg_q[7]_i_9_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.124     9.069 r  cpu/M_led2_reg_q[7]_i_13/O
                         net (fo=1, routed)           0.000     9.069    cpu/M_led2_reg_q[7]_i_13_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.470 r  cpu/M_led2_reg_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.470    cpu/M_led2_reg_q_reg[7]_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.709 r  cpu/M_led2_reg_q_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.745    10.453    cpu/M_gp_ram_address[6]
    SLICE_X87Y109        LUT5 (Prop_lut5_I1_O)        0.302    10.755 r  cpu/M_led2_reg_q[7]_i_4/O
                         net (fo=5, routed)           0.586    11.341    cpu/M_led2_reg_q[7]_i_4_n_0
    SLICE_X88Y108        LUT5 (Prop_lut5_I4_O)        0.117    11.458 r  cpu/M_led1_reg_q[7]_i_1/O
                         net (fo=8, routed)           0.646    12.104    cpu_n_3
    SLICE_X89Y113        FDRE                                         r  M_led1_reg_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.594    15.040    clk_IBUF_BUFG
    SLICE_X89Y113        FDRE                                         r  M_led1_reg_q_reg[3]/C
                         clock pessimism              0.275    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X89Y113        FDRE (Setup_fdre_C_CE)      -0.429    14.850    M_led1_reg_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_hx7l_reg_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 2.148ns (31.857%)  route 4.595ns (68.143%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 15.041 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717     5.344    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.419     5.763 r  cpu/M_reg_q_reg[2]/Q
                         net (fo=42, routed)          1.032     6.794    cpu/M_reg_q[2]
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.299     7.093 r  cpu/M_led2_reg_q[3]_i_2/O
                         net (fo=5, routed)           0.448     7.541    cpu/M_led2_reg_q[3]_i_2_n_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.665 r  cpu/M_reg_q[8]_i_9/O
                         net (fo=2, routed)           0.700     8.365    cpu/M_reg_q[8]_i_9_n_0
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.489 r  cpu/M_led2_reg_q[7]_i_9/O
                         net (fo=2, routed)           0.455     8.945    cpu/M_led2_reg_q[7]_i_9_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.124     9.069 r  cpu/M_led2_reg_q[7]_i_13/O
                         net (fo=1, routed)           0.000     9.069    cpu/M_led2_reg_q[7]_i_13_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.470 r  cpu/M_led2_reg_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.470    cpu/M_led2_reg_q_reg[7]_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.709 r  cpu/M_led2_reg_q_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.745    10.453    cpu/M_gp_ram_address[6]
    SLICE_X87Y109        LUT5 (Prop_lut5_I1_O)        0.302    10.755 r  cpu/M_led2_reg_q[7]_i_4/O
                         net (fo=5, routed)           0.713    11.468    cpu/M_led2_reg_q[7]_i_4_n_0
    SLICE_X88Y108        LUT5 (Prop_lut5_I4_O)        0.116    11.584 r  cpu/M_hx7l_reg_q[7]_i_1/O
                         net (fo=8, routed)           0.502    12.086    cpu_n_1
    SLICE_X84Y109        FDRE                                         r  M_hx7l_reg_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595    15.041    clk_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  M_hx7l_reg_q_reg[2]/C
                         clock pessimism              0.259    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X84Y109        FDRE (Setup_fdre_C_CE)      -0.373    14.891    M_hx7l_reg_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_hx7l_reg_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 2.148ns (31.857%)  route 4.595ns (68.143%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 15.041 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717     5.344    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.419     5.763 r  cpu/M_reg_q_reg[2]/Q
                         net (fo=42, routed)          1.032     6.794    cpu/M_reg_q[2]
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.299     7.093 r  cpu/M_led2_reg_q[3]_i_2/O
                         net (fo=5, routed)           0.448     7.541    cpu/M_led2_reg_q[3]_i_2_n_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.665 r  cpu/M_reg_q[8]_i_9/O
                         net (fo=2, routed)           0.700     8.365    cpu/M_reg_q[8]_i_9_n_0
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.489 r  cpu/M_led2_reg_q[7]_i_9/O
                         net (fo=2, routed)           0.455     8.945    cpu/M_led2_reg_q[7]_i_9_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.124     9.069 r  cpu/M_led2_reg_q[7]_i_13/O
                         net (fo=1, routed)           0.000     9.069    cpu/M_led2_reg_q[7]_i_13_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.470 r  cpu/M_led2_reg_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.470    cpu/M_led2_reg_q_reg[7]_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.709 r  cpu/M_led2_reg_q_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.745    10.453    cpu/M_gp_ram_address[6]
    SLICE_X87Y109        LUT5 (Prop_lut5_I1_O)        0.302    10.755 r  cpu/M_led2_reg_q[7]_i_4/O
                         net (fo=5, routed)           0.713    11.468    cpu/M_led2_reg_q[7]_i_4_n_0
    SLICE_X88Y108        LUT5 (Prop_lut5_I4_O)        0.116    11.584 r  cpu/M_hx7l_reg_q[7]_i_1/O
                         net (fo=8, routed)           0.502    12.086    cpu_n_1
    SLICE_X84Y109        FDRE                                         r  M_hx7l_reg_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595    15.041    clk_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  M_hx7l_reg_q_reg[5]/C
                         clock pessimism              0.259    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X84Y109        FDRE (Setup_fdre_C_CE)      -0.373    14.891    M_hx7l_reg_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_hx7l_reg_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 2.148ns (31.857%)  route 4.595ns (68.143%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 15.041 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717     5.344    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.419     5.763 r  cpu/M_reg_q_reg[2]/Q
                         net (fo=42, routed)          1.032     6.794    cpu/M_reg_q[2]
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.299     7.093 r  cpu/M_led2_reg_q[3]_i_2/O
                         net (fo=5, routed)           0.448     7.541    cpu/M_led2_reg_q[3]_i_2_n_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.665 r  cpu/M_reg_q[8]_i_9/O
                         net (fo=2, routed)           0.700     8.365    cpu/M_reg_q[8]_i_9_n_0
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.489 r  cpu/M_led2_reg_q[7]_i_9/O
                         net (fo=2, routed)           0.455     8.945    cpu/M_led2_reg_q[7]_i_9_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.124     9.069 r  cpu/M_led2_reg_q[7]_i_13/O
                         net (fo=1, routed)           0.000     9.069    cpu/M_led2_reg_q[7]_i_13_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.470 r  cpu/M_led2_reg_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.470    cpu/M_led2_reg_q_reg[7]_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.709 r  cpu/M_led2_reg_q_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.745    10.453    cpu/M_gp_ram_address[6]
    SLICE_X87Y109        LUT5 (Prop_lut5_I1_O)        0.302    10.755 r  cpu/M_led2_reg_q[7]_i_4/O
                         net (fo=5, routed)           0.713    11.468    cpu/M_led2_reg_q[7]_i_4_n_0
    SLICE_X88Y108        LUT5 (Prop_lut5_I4_O)        0.116    11.584 r  cpu/M_hx7l_reg_q[7]_i_1/O
                         net (fo=8, routed)           0.502    12.086    cpu_n_1
    SLICE_X84Y109        FDRE                                         r  M_hx7l_reg_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.595    15.041    clk_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  M_hx7l_reg_q_reg[6]/C
                         clock pessimism              0.259    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X84Y109        FDRE (Setup_fdre_C_CE)      -0.373    14.891    M_hx7l_reg_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_hx7l_reg_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.148ns (31.895%)  route 4.587ns (68.105%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717     5.344    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.419     5.763 r  cpu/M_reg_q_reg[2]/Q
                         net (fo=42, routed)          1.032     6.794    cpu/M_reg_q[2]
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.299     7.093 r  cpu/M_led2_reg_q[3]_i_2/O
                         net (fo=5, routed)           0.448     7.541    cpu/M_led2_reg_q[3]_i_2_n_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.665 r  cpu/M_reg_q[8]_i_9/O
                         net (fo=2, routed)           0.700     8.365    cpu/M_reg_q[8]_i_9_n_0
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.489 r  cpu/M_led2_reg_q[7]_i_9/O
                         net (fo=2, routed)           0.455     8.945    cpu/M_led2_reg_q[7]_i_9_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.124     9.069 r  cpu/M_led2_reg_q[7]_i_13/O
                         net (fo=1, routed)           0.000     9.069    cpu/M_led2_reg_q[7]_i_13_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.470 r  cpu/M_led2_reg_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.470    cpu/M_led2_reg_q_reg[7]_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.709 r  cpu/M_led2_reg_q_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.745    10.453    cpu/M_gp_ram_address[6]
    SLICE_X87Y109        LUT5 (Prop_lut5_I1_O)        0.302    10.755 r  cpu/M_led2_reg_q[7]_i_4/O
                         net (fo=5, routed)           0.713    11.468    cpu/M_led2_reg_q[7]_i_4_n_0
    SLICE_X88Y108        LUT5 (Prop_lut5_I4_O)        0.116    11.584 r  cpu/M_hx7l_reg_q[7]_i_1/O
                         net (fo=8, routed)           0.494    12.078    cpu_n_1
    SLICE_X84Y107        FDRE                                         r  M_hx7l_reg_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.596    15.042    clk_IBUF_BUFG
    SLICE_X84Y107        FDRE                                         r  M_hx7l_reg_q_reg[0]/C
                         clock pessimism              0.259    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y107        FDRE (Setup_fdre_C_CE)      -0.373    14.892    M_hx7l_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_hx7l_reg_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.148ns (31.895%)  route 4.587ns (68.105%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717     5.344    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.419     5.763 r  cpu/M_reg_q_reg[2]/Q
                         net (fo=42, routed)          1.032     6.794    cpu/M_reg_q[2]
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.299     7.093 r  cpu/M_led2_reg_q[3]_i_2/O
                         net (fo=5, routed)           0.448     7.541    cpu/M_led2_reg_q[3]_i_2_n_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.665 r  cpu/M_reg_q[8]_i_9/O
                         net (fo=2, routed)           0.700     8.365    cpu/M_reg_q[8]_i_9_n_0
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.489 r  cpu/M_led2_reg_q[7]_i_9/O
                         net (fo=2, routed)           0.455     8.945    cpu/M_led2_reg_q[7]_i_9_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.124     9.069 r  cpu/M_led2_reg_q[7]_i_13/O
                         net (fo=1, routed)           0.000     9.069    cpu/M_led2_reg_q[7]_i_13_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.470 r  cpu/M_led2_reg_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.470    cpu/M_led2_reg_q_reg[7]_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.709 r  cpu/M_led2_reg_q_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.745    10.453    cpu/M_gp_ram_address[6]
    SLICE_X87Y109        LUT5 (Prop_lut5_I1_O)        0.302    10.755 r  cpu/M_led2_reg_q[7]_i_4/O
                         net (fo=5, routed)           0.713    11.468    cpu/M_led2_reg_q[7]_i_4_n_0
    SLICE_X88Y108        LUT5 (Prop_lut5_I4_O)        0.116    11.584 r  cpu/M_hx7l_reg_q[7]_i_1/O
                         net (fo=8, routed)           0.494    12.078    cpu_n_1
    SLICE_X84Y107        FDRE                                         r  M_hx7l_reg_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.596    15.042    clk_IBUF_BUFG
    SLICE_X84Y107        FDRE                                         r  M_hx7l_reg_q_reg[1]/C
                         clock pessimism              0.259    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y107        FDRE (Setup_fdre_C_CE)      -0.373    14.892    M_hx7l_reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_hx7l_reg_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.148ns (31.895%)  route 4.587ns (68.105%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717     5.344    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.419     5.763 r  cpu/M_reg_q_reg[2]/Q
                         net (fo=42, routed)          1.032     6.794    cpu/M_reg_q[2]
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.299     7.093 r  cpu/M_led2_reg_q[3]_i_2/O
                         net (fo=5, routed)           0.448     7.541    cpu/M_led2_reg_q[3]_i_2_n_0
    SLICE_X85Y107        LUT4 (Prop_lut4_I0_O)        0.124     7.665 r  cpu/M_reg_q[8]_i_9/O
                         net (fo=2, routed)           0.700     8.365    cpu/M_reg_q[8]_i_9_n_0
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.489 r  cpu/M_led2_reg_q[7]_i_9/O
                         net (fo=2, routed)           0.455     8.945    cpu/M_led2_reg_q[7]_i_9_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.124     9.069 r  cpu/M_led2_reg_q[7]_i_13/O
                         net (fo=1, routed)           0.000     9.069    cpu/M_led2_reg_q[7]_i_13_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.470 r  cpu/M_led2_reg_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.470    cpu/M_led2_reg_q_reg[7]_i_3_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.709 r  cpu/M_led2_reg_q_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.745    10.453    cpu/M_gp_ram_address[6]
    SLICE_X87Y109        LUT5 (Prop_lut5_I1_O)        0.302    10.755 r  cpu/M_led2_reg_q[7]_i_4/O
                         net (fo=5, routed)           0.713    11.468    cpu/M_led2_reg_q[7]_i_4_n_0
    SLICE_X88Y108        LUT5 (Prop_lut5_I4_O)        0.116    11.584 r  cpu/M_hx7l_reg_q[7]_i_1/O
                         net (fo=8, routed)           0.494    12.078    cpu_n_1
    SLICE_X84Y107        FDRE                                         r  M_hx7l_reg_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.596    15.042    clk_IBUF_BUFG
    SLICE_X84Y107        FDRE                                         r  M_hx7l_reg_q_reg[3]/C
                         clock pessimism              0.259    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y107        FDRE (Setup_fdre_C_CE)      -0.373    14.892    M_hx7l_reg_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  2.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.058%)  route 0.179ns (55.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.602     1.550    reset_cond/CLK
    SLICE_X85Y106        FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDSE (Prop_fdse_C_Q)         0.141     1.691 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.179     1.871    reset_cond/M_stage_d[2]
    SLICE_X86Y106        FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.874     2.069    reset_cond/CLK
    SLICE_X86Y106        FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.589    
    SLICE_X86Y106        FDSE (Hold_fdse_C_D)         0.070     1.659    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 cpu/M_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.347%)  route 0.144ns (43.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.602     1.550    cpu/CLK
    SLICE_X87Y107        FDRE                                         r  cpu/M_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  cpu/M_reg_q_reg[6]/Q
                         net (fo=11, routed)          0.144     1.836    cpu/M_reg_q[6]
    SLICE_X87Y107        LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  cpu/M_reg_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.881    cpu/M_reg_d[7]
    SLICE_X87Y107        FDRE                                         r  cpu/M_reg_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.068    cpu/CLK
    SLICE_X87Y107        FDRE                                         r  cpu/M_reg_q_reg[7]/C
                         clock pessimism             -0.518     1.550    
    SLICE_X87Y107        FDRE (Hold_fdre_C_D)         0.092     1.642    cpu/M_reg_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.602     1.550    reset_cond/CLK
    SLICE_X85Y106        FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDSE (Prop_fdse_C_Q)         0.141     1.691 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.862    reset_cond/M_stage_d[1]
    SLICE_X85Y106        FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.068    reset_cond/CLK
    SLICE_X85Y106        FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.518     1.550    
    SLICE_X85Y106        FDSE (Hold_fdse_C_D)         0.066     1.616    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.551    reset_cond/CLK
    SLICE_X86Y106        FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDSE (Prop_fdse_C_Q)         0.141     1.692 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.174     1.866    reset_cond/M_stage_d[3]
    SLICE_X86Y106        FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.874     2.069    reset_cond/CLK
    SLICE_X86Y106        FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.518     1.551    
    SLICE_X86Y106        FDSE (Hold_fdse_C_D)         0.066     1.617    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 cpu/M_reg_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_hx7r_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.994%)  route 0.151ns (42.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.601     1.549    cpu/CLK
    SLICE_X84Y108        FDRE                                         r  cpu/M_reg_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.164     1.713 r  cpu/M_reg_q_reg[8]/Q
                         net (fo=6, routed)           0.151     1.865    cpu/data1[0]
    SLICE_X85Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.910 r  cpu/M_led2_reg_q[0]_i_1/O
                         net (fo=5, routed)           0.000     1.910    M_gp_ram_write_data[0]
    SLICE_X85Y107        FDRE                                         r  M_hx7r_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.872     2.067    clk_IBUF_BUFG
    SLICE_X85Y107        FDRE                                         r  M_hx7r_reg_q_reg[0]/C
                         clock pessimism             -0.502     1.565    
    SLICE_X85Y107        FDRE (Hold_fdre_C_D)         0.091     1.656    M_hx7r_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cpu/M_reg_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.601     1.549    cpu/CLK
    SLICE_X83Y108        FDRE                                         r  cpu/M_reg_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  cpu/M_reg_q_reg[27]/Q
                         net (fo=10, routed)          0.193     1.883    cpu/data3[3]
    SLICE_X83Y108        LUT5 (Prop_lut5_I4_O)        0.045     1.928 r  cpu/M_reg_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.928    cpu/M_reg_q[27]_i_1_n_0
    SLICE_X83Y108        FDRE                                         r  cpu/M_reg_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.872     2.067    cpu/CLK
    SLICE_X83Y108        FDRE                                         r  cpu/M_reg_q_reg[27]/C
                         clock pessimism             -0.518     1.549    
    SLICE_X83Y108        FDRE (Hold_fdre_C_D)         0.091     1.640    cpu/M_reg_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 cpu/M_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.611%)  route 0.222ns (54.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.602     1.550    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  cpu/M_reg_q_reg[0]/Q
                         net (fo=36, routed)          0.222     1.913    cpu/M_reg_q[0]
    SLICE_X87Y108        LUT5 (Prop_lut5_I4_O)        0.045     1.958 r  cpu/M_reg_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.958    cpu/M_reg_d[1]
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.068    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[1]/C
                         clock pessimism             -0.518     1.550    
    SLICE_X87Y108        FDRE (Hold_fdre_C_D)         0.092     1.642    cpu/M_reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 cpu/M_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.090%)  route 0.200ns (46.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.602     1.550    cpu/CLK
    SLICE_X87Y107        FDRE                                         r  cpu/M_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_fdre_C_Q)         0.128     1.678 r  cpu/M_reg_q_reg[4]/Q
                         net (fo=13, routed)          0.200     1.878    cpu/M_reg_q[4]
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.098     1.976 r  cpu/M_reg_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.976    cpu/M_reg_d[5]
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.068    cpu/CLK
    SLICE_X87Y108        FDRE                                         r  cpu/M_reg_q_reg[5]/C
                         clock pessimism             -0.502     1.566    
    SLICE_X87Y108        FDRE (Hold_fdre_C_D)         0.092     1.658    cpu/M_reg_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 cpu/M_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.125%)  route 0.302ns (61.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.602     1.550    cpu/CLK
    SLICE_X87Y107        FDRE                                         r  cpu/M_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_fdre_C_Q)         0.141     1.691 f  cpu/M_reg_q_reg[3]/Q
                         net (fo=29, routed)          0.302     1.993    cpu/M_reg_q[3]
    SLICE_X84Y108        LUT3 (Prop_lut3_I0_O)        0.045     2.038 r  cpu/M_reg_q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.038    cpu/M_reg_d[8]
    SLICE_X84Y108        FDRE                                         r  cpu/M_reg_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.872     2.067    cpu/CLK
    SLICE_X84Y108        FDRE                                         r  cpu/M_reg_q_reg[8]/C
                         clock pessimism             -0.480     1.587    
    SLICE_X84Y108        FDRE (Hold_fdre_C_D)         0.121     1.708    cpu/M_reg_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led0_reg_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.385%)  route 0.217ns (60.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.551    reset_cond/CLK
    SLICE_X86Y106        FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDSE (Prop_fdse_C_Q)         0.141     1.692 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=73, routed)          0.217     1.909    rst
    SLICE_X88Y107        FDRE                                         r  M_led0_reg_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.068    clk_IBUF_BUFG
    SLICE_X88Y107        FDRE                                         r  M_led0_reg_q_reg[7]/C
                         clock pessimism             -0.502     1.566    
    SLICE_X88Y107        FDRE (Hold_fdre_C_R)         0.009     1.575    M_led0_reg_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y107  M_hx7l_reg_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y107  M_hx7l_reg_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y109  M_hx7l_reg_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y107  M_hx7l_reg_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y107  M_hx7l_reg_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y109  M_hx7l_reg_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y109  M_hx7l_reg_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y107  M_hx7l_reg_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y107  M_hx7r_reg_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y109  M_hx7l_reg_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y109  M_hx7l_reg_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y109  M_hx7l_reg_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y109  M_hx7l_reg_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y107  M_hx7l_reg_q_reg[4]/C



