# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/ip/design_1_axi_crossbar_0_0/sim/design_1_axi_crossbar_0_0.v" --include "../../../axiCrossBar.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" --include "../../../axiCrossBar.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" --include "../../../axiCrossBar.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" --include "../../../axiCrossBar.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
