Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 17:19:08 2025
| Host         : burger running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_BullCow_Game_NexysA7_control_sets_placed.rpt
| Design       : top_BullCow_Game_NexysA7
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              89 |           40 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              65 |           30 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal         |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+----------------------------------------+------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG              |                                        |                  |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG              | game_logic/FSM_onehot_state[4]_i_1_n_0 | reset_IBUF       |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG              | game_logic/reg_J1_cow_count[2]_i_1_n_0 | reset_IBUF       |                4 |              6 |         1.50 |
|  clock_IBUF_BUFG              | game_logic/reg_J2_cow_count[2]_i_1_n_0 | reset_IBUF       |                3 |              6 |         2.00 |
|  clock_IBUF_BUFG              | game_logic/J2_points[7]_i_1_n_0        | reset_IBUF       |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG              | game_logic/J1_points[7]_i_1_n_0        | reset_IBUF       |                4 |              8 |         2.00 |
|  game_display/ck_1KHz_reg_n_0 |                                        | reset_IBUF       |               10 |             16 |         1.60 |
|  clock_IBUF_BUFG              | game_logic/magic_J1[1][3]_i_1_n_0      | reset_IBUF       |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG              | game_logic/magic_J2[1][3]_i_1_n_0      | reset_IBUF       |                8 |             16 |         2.00 |
|  clock_IBUF_BUFG              |                                        | reset_IBUF       |               30 |             73 |         2.43 |
+-------------------------------+----------------------------------------+------------------+------------------+----------------+--------------+


