// Seed: 1252650642
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
  wand id_10;
  wire id_11;
  wire id_12;
  assign id_4  = id_11;
  assign id_10 = 1;
  uwire id_13 = 1;
  assign module_1.id_4 = 0;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wand id_4,
    input wor id_5,
    output tri1 id_6,
    output supply1 id_7
);
  assign id_3 = 1'd0;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
