

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s'
================================================================
* Date:           Wed Aug 14 11:42:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.212 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  55.000 ns|  55.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      397|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|        5|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      231|     -|
|Register             |        -|      -|      366|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      366|      633|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_13ns_26_1_1_U27  |mul_16s_13ns_26_1_1  |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln42_24_fu_350_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln42_25_fu_370_p2  |         +|   0|  0|  33|          26|          17|
    |add_ln42_26_fu_390_p2  |         +|   0|  0|  33|          26|          20|
    |add_ln42_27_fu_410_p2  |         +|   0|  0|  33|          26|          20|
    |add_ln42_28_fu_430_p2  |         +|   0|  0|  33|          26|          18|
    |add_ln42_29_fu_450_p2  |         +|   0|  0|  33|          26|          22|
    |add_ln42_30_fu_470_p2  |         +|   0|  0|  33|          26|          20|
    |add_ln42_31_fu_490_p2  |         +|   0|  0|  33|          26|          14|
    |add_ln42_32_fu_510_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln42_33_fu_530_p2  |         +|   0|  0|  33|          26|          23|
    |add_ln42_34_fu_550_p2  |         +|   0|  0|  32|          25|          17|
    |add_ln42_fu_330_p2     |         +|   0|  0|  33|          26|          20|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 397|         312|         234|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         13|    1|         13|
    |ap_done           |   9|          2|    1|          2|
    |grp_fu_143_p0     |  65|         13|   16|        208|
    |grp_fu_143_p1     |  65|         13|   13|        169|
    |layer6_out_blk_n  |   9|          2|    1|          2|
    |layer8_out_blk_n  |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 231|         47|   34|        398|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |a_21_reg_603           |  16|   0|   16|          0|
    |a_22_reg_608           |  16|   0|   16|          0|
    |a_23_reg_613           |  16|   0|   16|          0|
    |a_24_reg_618           |  16|   0|   16|          0|
    |a_25_reg_623           |  16|   0|   16|          0|
    |a_26_reg_628           |  16|   0|   16|          0|
    |a_27_reg_633           |  16|   0|   16|          0|
    |a_28_reg_638           |  16|   0|   16|          0|
    |a_29_reg_598           |  16|   0|   16|          0|
    |a_30_reg_593           |  16|   0|   16|          0|
    |a_31_reg_588           |  16|   0|   16|          0|
    |ap_CS_fsm              |  12|   0|   12|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |start_once_reg         |   1|   0|    1|          0|
    |trunc_ln41_23_reg_653  |  16|   0|   16|          0|
    |trunc_ln41_24_reg_658  |  16|   0|   16|          0|
    |trunc_ln41_25_reg_663  |  16|   0|   16|          0|
    |trunc_ln41_26_reg_668  |  16|   0|   16|          0|
    |trunc_ln41_27_reg_673  |  16|   0|   16|          0|
    |trunc_ln41_28_reg_678  |  16|   0|   16|          0|
    |trunc_ln41_29_reg_683  |  16|   0|   16|          0|
    |trunc_ln41_30_reg_688  |  16|   0|   16|          0|
    |trunc_ln41_31_reg_693  |  16|   0|   16|          0|
    |trunc_ln41_s_reg_648   |  16|   0|   16|          0|
    |trunc_ln_reg_643       |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 366|   0|  366|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|layer6_out_dout            |   in|  192|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_num_data_valid  |   in|    2|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_fifo_cap        |   in|    2|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_empty_n         |   in|    1|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_read            |  out|    1|     ap_fifo|                                                              layer6_out|       pointer|
|layer8_out_din             |  out|  192|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_num_data_valid  |   in|    2|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_fifo_cap        |   in|    2|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_full_n          |   in|    1|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_write           |  out|    1|     ap_fifo|                                                              layer8_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

