m255
K3
13
cModel Technology
dC:\Users\davle\Documents\UBA\CESE\CLP\Codigos\clp_tp-FPGA\Guia_VHDL\03-addSub4b\sim
Emux2_1
Z0 w1722826577
Z1 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\davle\Documents\UBA\CESE\CLP\Codigos\clp_tp-FPGA\Guia_VHDL\04-mux2_1\sim
Z5 8C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/04-mux2_1/src/rtl/mux2_1.vhd
Z6 FC:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/04-mux2_1/src/rtl/mux2_1.vhd
l0
L5
VZ`A400ecbC;c]3YzEocK60
Z7 OV;C;10.1d;51
32
Z8 !s108 1722826614.988000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/04-mux2_1/src/rtl/mux2_1.vhd|
Z10 !s107 C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/04-mux2_1/src/rtl/mux2_1.vhd|
Z11 o-work work -2002 -explicit -O0
Z12 tExplicit 1
!s100 Z<R^8djN`aX7:mA13zdNa3
!i10b 1
Amux2_1_arch
R1
R2
R3
DEx4 work 6 mux2_1 0 22 Z`A400ecbC;c]3YzEocK60
l17
L14
VIC>3H?KzzbDdll^NMhJZU2
R7
32
R8
R9
R10
R11
R12
!s100 YSz_4XO7VmT^Q`gzGHK?l3
!i10b 1
Emux2_1_tb
Z13 w1722826528
R1
R2
R3
R4
Z14 8C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/04-mux2_1/src/testbench/mux2_1_tb.vhd
Z15 FC:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/04-mux2_1/src/testbench/mux2_1_tb.vhd
l0
L5
V5KDUlTbR=3XV4iWUK_3Pd1
!s100 b5daSoPDA085I`@PAkRcc3
R7
32
!i10b 1
Z16 !s108 1722826615.053000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/04-mux2_1/src/testbench/mux2_1_tb.vhd|
Z18 !s107 C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/04-mux2_1/src/testbench/mux2_1_tb.vhd|
R11
R12
Amux2_1_tb_arch
R1
R2
R3
DEx4 work 9 mux2_1_tb 0 22 5KDUlTbR=3XV4iWUK_3Pd1
l24
L8
VR8hE7HQR4Q36dgWNe60B;1
!s100 Uk3FjS>Xg[?`[GEBZP0UP3
R7
32
!i10b 1
R16
R17
R18
R11
R12
