{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735089510360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735089510368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 09:18:28 2024 " "Processing started: Wed Dec 25 09:18:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735089510368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089510368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgy -c rgy " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgy -c rgy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089510368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735089510977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735089510977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/EDA/SHIYAN/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735089521511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089521511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_fsm " "Found entity 1: traffic_light_fsm" {  } { { "traffic_light_fsm.v" "" { Text "D:/EDA/SHIYAN/traffic_light_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735089521528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089521528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_controller " "Found entity 1: traffic_light_controller" {  } { { "traffic_light_controller.v" "" { Text "D:/EDA/SHIYAN/traffic_light_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735089521544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089521544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shumaguan.v 1 1 " "Found 1 design units, including 1 entities, in source file shumaguan.v" { { "Info" "ISGN_ENTITY_NAME" "1 shumaguan " "Found entity 1: shumaguan" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735089521578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089521578 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "traffic_light_controller.v(51) " "Verilog HDL Instantiation warning at traffic_light_controller.v(51): instance has no name" {  } { { "traffic_light_controller.v" "" { Text "D:/EDA/SHIYAN/traffic_light_controller.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1735089521583 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light_controller " "Elaborating entity \"traffic_light_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735089522124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "traffic_light_controller.v" "clk_div" { Text "D:/EDA/SHIYAN/traffic_light_controller.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735089522170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock_divider.v(19) " "Verilog HDL assignment warning at clock_divider.v(19): truncated value with size 32 to match size of target (25)" {  } { { "clock_divider.v" "" { Text "D:/EDA/SHIYAN/clock_divider.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735089522197 "|traffic_light_controller|clock_divider:clk_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock_divider.v(33) " "Verilog HDL assignment warning at clock_divider.v(33): truncated value with size 32 to match size of target (25)" {  } { { "clock_divider.v" "" { Text "D:/EDA/SHIYAN/clock_divider.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735089522197 "|traffic_light_controller|clock_divider:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_light_fsm traffic_light_fsm:fsm " "Elaborating entity \"traffic_light_fsm\" for hierarchy \"traffic_light_fsm:fsm\"" {  } { { "traffic_light_controller.v" "fsm" { Text "D:/EDA/SHIYAN/traffic_light_controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735089522201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 traffic_light_fsm.v(39) " "Verilog HDL assignment warning at traffic_light_fsm.v(39): truncated value with size 32 to match size of target (7)" {  } { { "traffic_light_fsm.v" "" { Text "D:/EDA/SHIYAN/traffic_light_fsm.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735089522222 "|traffic_light_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 traffic_light_fsm.v(51) " "Verilog HDL assignment warning at traffic_light_fsm.v(51): truncated value with size 32 to match size of target (7)" {  } { { "traffic_light_fsm.v" "" { Text "D:/EDA/SHIYAN/traffic_light_fsm.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735089522222 "|traffic_light_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shumaguan shumaguan:comb_3 " "Elaborating entity \"shumaguan\" for hierarchy \"shumaguan:comb_3\"" {  } { { "traffic_light_controller.v" "comb_3" { Text "D:/EDA/SHIYAN/traffic_light_controller.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735089522226 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522249 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522250 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522250 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522250 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522250 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522250 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522250 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522250 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522250 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522250 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522250 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522250 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522251 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522252 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522253 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522253 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522253 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522253 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522253 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522253 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522253 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089522253 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "shumaguan:comb_3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"shumaguan:comb_3\|Mod1\"" {  } { { "shumaguan.v" "Mod1" { Text "D:/EDA/SHIYAN/shumaguan.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735089522821 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "shumaguan:comb_3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"shumaguan:comb_3\|Div1\"" {  } { { "shumaguan.v" "Div1" { Text "D:/EDA/SHIYAN/shumaguan.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735089522821 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "shumaguan:comb_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"shumaguan:comb_3\|Mod0\"" {  } { { "shumaguan.v" "Mod0" { Text "D:/EDA/SHIYAN/shumaguan.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735089522821 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "shumaguan:comb_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"shumaguan:comb_3\|Div0\"" {  } { { "shumaguan.v" "Div0" { Text "D:/EDA/SHIYAN/shumaguan.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735089522821 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1735089522821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shumaguan:comb_3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"shumaguan:comb_3\|lpm_divide:Mod1\"" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735089523032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shumaguan:comb_3\|lpm_divide:Mod1 " "Instantiated megafunction \"shumaguan:comb_3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735089523033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735089523033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735089523033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735089523033 ""}  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735089523033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "D:/EDA/SHIYAN/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735089523156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089523156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/EDA/SHIYAN/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735089523198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089523198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/EDA/SHIYAN/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735089523245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089523245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/EDA/SHIYAN/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735089523350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089523350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/EDA/SHIYAN/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735089523436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089523436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shumaguan:comb_3\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"shumaguan:comb_3\|lpm_divide:Div1\"" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735089523505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shumaguan:comb_3\|lpm_divide:Div1 " "Instantiated megafunction \"shumaguan:comb_3\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735089523505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735089523505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735089523505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735089523505 ""}  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735089523505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/EDA/SHIYAN/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735089523542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089523542 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1735089523835 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1735089523835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735089524302 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735089524853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735089525249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735089525249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "458 " "Implemented 458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735089525515 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735089525515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "434 " "Implemented 434 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735089525515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735089525515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735089525535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 09:18:45 2024 " "Processing ended: Wed Dec 25 09:18:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735089525535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735089525535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735089525535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735089525535 ""}
