// Seed: 3632709249
module module_0 (
    output supply1 id_0
    , id_8,
    output tri0 id_1,
    input tri id_2,
    input tri1 module_0,
    output tri0 id_4,
    output uwire id_5,
    input tri1 id_6
);
  wire id_9;
  assign id_1 = 1;
  tri0 id_10;
  id_11 :
  assert property (@(posedge 1'b0) 1'b0 - id_10)
  else $display(1'b0, 1);
  assign module_1.id_0 = 0;
  wire id_12;
  wire id_13;
  integer id_14;
  wire id_15;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
