

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_219_16'
================================================================
* Date:           Mon May 13 18:48:08 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.755 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.160 us|  0.160 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_219_16  |       18|       18|         3|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body588"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_8 = load i6 %i"   --->   Operation 9 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%icmp_ln219 = icmp_ult  i6 %i_8, i6 34" [receiver.cpp:219]   --->   Operation 11 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1241.exitStub, void %for.body588.split" [receiver.cpp:219]   --->   Operation 12 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_8, i32 2, i32 5" [receiver.cpp:219]   --->   Operation 13 'partselect' 'lshr_ln' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i4 %lshr_ln" [receiver.cpp:219]   --->   Operation 14 'zext' 'zext_ln219' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arr_5_I_addr = getelementptr i28 %arr_5_I, i64 0, i64 %zext_ln219" [receiver.cpp:220]   --->   Operation 15 'getelementptr' 'arr_5_I_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_5_I_2_addr = getelementptr i28 %arr_5_I_2, i64 0, i64 %zext_ln219" [receiver.cpp:220]   --->   Operation 16 'getelementptr' 'arr_5_I_2_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%arr_5_I_load = load i4 %arr_5_I_addr" [receiver.cpp:220]   --->   Operation 17 'load' 'arr_5_I_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%arr_5_I_2_load = load i4 %arr_5_I_2_addr" [receiver.cpp:220]   --->   Operation 18 'load' 'arr_5_I_2_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_5_I_1_addr = getelementptr i28 %arr_5_I_1, i64 0, i64 %zext_ln219" [receiver.cpp:220]   --->   Operation 19 'getelementptr' 'arr_5_I_1_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_5_I_3_addr = getelementptr i28 %arr_5_I_3, i64 0, i64 %zext_ln219" [receiver.cpp:220]   --->   Operation 20 'getelementptr' 'arr_5_I_3_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%arr_5_I_1_load = load i4 %arr_5_I_1_addr" [receiver.cpp:220]   --->   Operation 21 'load' 'arr_5_I_1_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%arr_5_I_3_load = load i4 %arr_5_I_3_addr" [receiver.cpp:220]   --->   Operation 22 'load' 'arr_5_I_3_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_5_Q_addr = getelementptr i28 %arr_5_Q, i64 0, i64 %zext_ln219" [receiver.cpp:221]   --->   Operation 23 'getelementptr' 'arr_5_Q_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arr_5_Q_2_addr = getelementptr i28 %arr_5_Q_2, i64 0, i64 %zext_ln219" [receiver.cpp:221]   --->   Operation 24 'getelementptr' 'arr_5_Q_2_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%arr_5_Q_load = load i4 %arr_5_Q_addr" [receiver.cpp:221]   --->   Operation 25 'load' 'arr_5_Q_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%arr_5_Q_2_load = load i4 %arr_5_Q_2_addr" [receiver.cpp:221]   --->   Operation 26 'load' 'arr_5_Q_2_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_5_Q_1_addr = getelementptr i28 %arr_5_Q_1, i64 0, i64 %zext_ln219" [receiver.cpp:221]   --->   Operation 27 'getelementptr' 'arr_5_Q_1_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arr_5_Q_3_addr = getelementptr i28 %arr_5_Q_3, i64 0, i64 %zext_ln219" [receiver.cpp:221]   --->   Operation 28 'getelementptr' 'arr_5_Q_3_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%arr_5_Q_1_load = load i4 %arr_5_Q_1_addr" [receiver.cpp:221]   --->   Operation 29 'load' 'arr_5_Q_1_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%arr_5_Q_3_load = load i4 %arr_5_Q_3_addr" [receiver.cpp:221]   --->   Operation 30 'load' 'arr_5_Q_3_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln219 = add i6 %i_8, i6 2" [receiver.cpp:219]   --->   Operation 31 'add' 'add_ln219' <Predicate = (icmp_ln219)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln219 = store i6 %add_ln219, i6 %i" [receiver.cpp:219]   --->   Operation 32 'store' 'store_ln219' <Predicate = (icmp_ln219)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i6 %i_8"   --->   Operation 33 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%arr_5_I_load = load i4 %arr_5_I_addr" [receiver.cpp:220]   --->   Operation 34 'load' 'arr_5_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%arr_5_I_2_load = load i4 %arr_5_I_2_addr" [receiver.cpp:220]   --->   Operation 35 'load' 'arr_5_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 36 [1/1] (1.70ns)   --->   "%tmp_s = mux i28 @_ssdm_op_Mux.ap_auto.3i28.i2, i28 %arr_5_I_load, i28 0, i28 %arr_5_I_2_load, i2 %empty" [receiver.cpp:220]   --->   Operation 36 'mux' 'tmp_s' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%arr_5_I_1_load = load i4 %arr_5_I_1_addr" [receiver.cpp:220]   --->   Operation 37 'load' 'arr_5_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 38 [1/2] (2.32ns)   --->   "%arr_5_I_3_load = load i4 %arr_5_I_3_addr" [receiver.cpp:220]   --->   Operation 38 'load' 'arr_5_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 39 [1/1] (1.70ns)   --->   "%tmp_1 = mux i28 @_ssdm_op_Mux.ap_auto.3i28.i2, i28 %arr_5_I_1_load, i28 0, i28 %arr_5_I_3_load, i2 %empty" [receiver.cpp:220]   --->   Operation 39 'mux' 'tmp_1' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i_8, i32 1, i32 5" [receiver.cpp:220]   --->   Operation 40 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%arr_5_Q_load = load i4 %arr_5_Q_addr" [receiver.cpp:221]   --->   Operation 41 'load' 'arr_5_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%arr_5_Q_2_load = load i4 %arr_5_Q_2_addr" [receiver.cpp:221]   --->   Operation 42 'load' 'arr_5_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 43 [1/1] (1.70ns)   --->   "%tmp_2 = mux i28 @_ssdm_op_Mux.ap_auto.3i28.i2, i28 %arr_5_Q_load, i28 0, i28 %arr_5_Q_2_load, i2 %empty" [receiver.cpp:221]   --->   Operation 43 'mux' 'tmp_2' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/2] (2.32ns)   --->   "%arr_5_Q_1_load = load i4 %arr_5_Q_1_addr" [receiver.cpp:221]   --->   Operation 44 'load' 'arr_5_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%arr_5_Q_3_load = load i4 %arr_5_Q_3_addr" [receiver.cpp:221]   --->   Operation 45 'load' 'arr_5_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_2 : Operation 46 [1/1] (1.70ns)   --->   "%tmp_3 = mux i28 @_ssdm_op_Mux.ap_auto.3i28.i2, i28 %arr_5_Q_1_load, i28 0, i28 %arr_5_Q_3_load, i2 %empty" [receiver.cpp:221]   --->   Operation 46 'mux' 'tmp_3' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.75>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln219 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [receiver.cpp:219]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln219 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [receiver.cpp:219]   --->   Operation 48 'specloopname' 'specloopname_ln219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln220 = sext i28 %tmp_s" [receiver.cpp:220]   --->   Operation 49 'sext' 'sext_ln220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln220_1 = sext i28 %tmp_1" [receiver.cpp:220]   --->   Operation 50 'sext' 'sext_ln220_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.43ns)   --->   "%add_ln220 = add i29 %sext_ln220_1, i29 %sext_ln220" [receiver.cpp:220]   --->   Operation 51 'add' 'add_ln220' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i5 %lshr_ln1" [receiver.cpp:220]   --->   Operation 52 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%arr_6_I_addr_1 = getelementptr i29 %arr_6_I, i64 0, i64 %zext_ln220" [receiver.cpp:220]   --->   Operation 53 'getelementptr' 'arr_6_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln220 = store i29 %add_ln220, i5 %arr_6_I_addr_1" [receiver.cpp:220]   --->   Operation 54 'store' 'store_ln220' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 17> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln221 = sext i28 %tmp_2" [receiver.cpp:221]   --->   Operation 55 'sext' 'sext_ln221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln221_1 = sext i28 %tmp_3" [receiver.cpp:221]   --->   Operation 56 'sext' 'sext_ln221_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.43ns)   --->   "%add_ln221 = add i29 %sext_ln221_1, i29 %sext_ln221" [receiver.cpp:221]   --->   Operation 57 'add' 'add_ln221' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%arr_6_Q_addr_1 = getelementptr i29 %arr_6_Q, i64 0, i64 %zext_ln220" [receiver.cpp:221]   --->   Operation 58 'getelementptr' 'arr_6_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln221 = store i29 %add_ln221, i5 %arr_6_Q_addr_1" [receiver.cpp:221]   --->   Operation 59 'store' 'store_ln221' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 17> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln219 = br void %for.body588" [receiver.cpp:219]   --->   Operation 60 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.413ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0.000 ns)
	'load' operation ('i') on local variable 'i' [15]  (0.000 ns)
	'add' operation ('add_ln219', receiver.cpp:219) [57]  (1.825 ns)
	'store' operation ('store_ln219', receiver.cpp:219) of variable 'add_ln219', receiver.cpp:219 on local variable 'i' [58]  (1.588 ns)

 <State 2>: 4.029ns
The critical path consists of the following:
	'load' operation ('arr_5_I_load', receiver.cpp:220) on array 'arr_5_I' [27]  (2.322 ns)
	'mux' operation ('tmp_s', receiver.cpp:220) [29]  (1.707 ns)

 <State 3>: 4.755ns
The critical path consists of the following:
	'add' operation ('add_ln220', receiver.cpp:220) [37]  (2.433 ns)
	'store' operation ('store_ln220', receiver.cpp:220) of variable 'add_ln220', receiver.cpp:220 on array 'arr_6_I' [41]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
