/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_qafe_if_0_0.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/23/10 3:22p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jun 21 20:22:54 2010
 *                 MD5 Checksum         ca6a65ea070ab31476b927e4308136d1
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_ds_qafe_if_0_0.h $
 * 
 * Hydra_Software_Devel/2   6/23/10 3:22p albertl
 * SW7125-1: Updated to match RDB.
 *
 ***************************************************************************/

#ifndef BCHP_DS_QAFE_IF_0_0_H__
#define BCHP_DS_QAFE_IF_0_0_H__

/***************************************************************************
 *DS_QAFE_IF_0_0 - QDSAFE interface registers 0 0
 ***************************************************************************/
#define BCHP_DS_QAFE_IF_0_0_MISC                 0x04c35000 /* AI Top controls */
#define BCHP_DS_QAFE_IF_0_0_CTL                  0x04c35004 /* AI Control Register */
#define BCHP_DS_QAFE_IF_0_0_DCOC                 0x04c35010 /* AI DC Canceller Control Register */
#define BCHP_DS_QAFE_IF_0_0_IFDCI                0x04c35014 /* AI DC Canceller Integrator Value for I */
#define BCHP_DS_QAFE_IF_0_0_IFDCI_Q              0x04c35030 /* AI DC Canceller Integrator Value for Q */
#define BCHP_DS_QAFE_IF_0_0_TMUXC                0x04c3501c /* AI Test Mux Control Register */
#define BCHP_DS_QAFE_IF_0_0_SIG                  0x04c35020 /* AI TOP signature value */
#define BCHP_DS_QAFE_IF_0_0_SPARE1               0x04c35024 /* AI Spare Register 1 */
#define BCHP_DS_QAFE_IF_0_0_SPARE2               0x04c35028 /* AI Spare Register 2 */
#define BCHP_DS_QAFE_IF_0_0_AGC1                 0x04c35080 /* IF / Tuner AGC Control Register 1 */
#define BCHP_DS_QAFE_IF_0_0_AGC2                 0x04c35084 /* IF / Tuner AGC Control Register 2 */
#define BCHP_DS_QAFE_IF_0_0_AGC3                 0x04c35088 /* IF / Tuner AGC Control Register 3 */
#define BCHP_DS_QAFE_IF_0_0_AGCII                0x04c3508c /* IF AGC Integrator Value */
#define BCHP_DS_QAFE_IF_0_0_PGA                  0x04c35094 /* Analog Front End PGA Control Register */
#define BCHP_DS_QAFE_IF_0_0_PGADI                0x04c35098 /* Analog Front End PGA Control Register (Decimation) */
#define BCHP_DS_QAFE_IF_0_0_PGAHI                0x04c3509c /* Analog Front End PGA Control Register (Hysteresis) */
#define BCHP_DS_QAFE_IF_0_0_AGCILI               0x04c350a0 /* IF AGC Leaky Integrator Value */
#define BCHP_DS_QAFE_IF_0_0_AGCIDI               0x04c350a4 /* IF AGC Delta Sigma Integrator Value */
#define BCHP_DS_QAFE_IF_0_0_AGCTI                0x04c350a8 /* Tuner AGC Integrator Value */
#define BCHP_DS_QAFE_IF_0_0_AGCTDI               0x04c350b0 /* Tuner AGC Delta Sigma Integrator Value */
#define BCHP_DS_QAFE_IF_0_0_GDI                  0x04c350b4 /* General Purpose Sigma Delta Control Register */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC             0x04c350b8 /* AGC miscellaneous controls */
#define BCHP_DS_QAFE_IF_0_0_AIFUT                0x04c350c0 /* AI AGC IF Integrator Upper Threshold */
#define BCHP_DS_QAFE_IF_0_0_ARFUT                0x04c350c4 /* AI AGC RF Integrator Upper Threshold */
#define BCHP_DS_QAFE_IF_0_0_AIFLT                0x04c350c8 /* AI AGC IF Integrator Lower Threshold */
#define BCHP_DS_QAFE_IF_0_0_ARFLT                0x04c350cc /* AI AGC RF Integrator Lower Threshold */
#define BCHP_DS_QAFE_IF_0_0_ADSFCNT              0x04c350d0 /* AI AGC Delta Sigma Clock Enable Counter */
#define BCHP_DS_QAFE_IF_0_0_MISCTL               0x04c350d4 /* AI Miscellaneous Control */
#define BCHP_DS_QAFE_IF_0_0_ALBK                 0x04c350f0 /* AI AGC Status Ready Only Register */
#define BCHP_DS_QAFE_IF_0_0_ADSG                 0x04c350f4 /* AI Fixed Values For AGC IF And RF Delta-Sigmas */

/***************************************************************************
 *MISC - AI Top controls
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: MISC :: USE_LOG2 [31:31] */
#define BCHP_DS_QAFE_IF_0_0_MISC_USE_LOG2_MASK                     0x80000000
#define BCHP_DS_QAFE_IF_0_0_MISC_USE_LOG2_SHIFT                    31

/* DS_QAFE_IF_0_0 :: MISC :: reserved0 [30:28] */
#define BCHP_DS_QAFE_IF_0_0_MISC_reserved0_MASK                    0x70000000
#define BCHP_DS_QAFE_IF_0_0_MISC_reserved0_SHIFT                   28

/* DS_QAFE_IF_0_0 :: MISC :: SIGRST [27:27] */
#define BCHP_DS_QAFE_IF_0_0_MISC_SIGRST_MASK                       0x08000000
#define BCHP_DS_QAFE_IF_0_0_MISC_SIGRST_SHIFT                      27

/* DS_QAFE_IF_0_0 :: MISC :: SIGEN [26:26] */
#define BCHP_DS_QAFE_IF_0_0_MISC_SIGEN_MASK                        0x04000000
#define BCHP_DS_QAFE_IF_0_0_MISC_SIGEN_SHIFT                       26

/* DS_QAFE_IF_0_0 :: MISC :: PNRST [25:25] */
#define BCHP_DS_QAFE_IF_0_0_MISC_PNRST_MASK                        0x02000000
#define BCHP_DS_QAFE_IF_0_0_MISC_PNRST_SHIFT                       25

/* DS_QAFE_IF_0_0 :: MISC :: PNEN [24:24] */
#define BCHP_DS_QAFE_IF_0_0_MISC_PNEN_MASK                         0x01000000
#define BCHP_DS_QAFE_IF_0_0_MISC_PNEN_SHIFT                        24

/* DS_QAFE_IF_0_0 :: MISC :: reserved1 [23:21] */
#define BCHP_DS_QAFE_IF_0_0_MISC_reserved1_MASK                    0x00e00000
#define BCHP_DS_QAFE_IF_0_0_MISC_reserved1_SHIFT                   21

/* DS_QAFE_IF_0_0 :: MISC :: TPOUT_SEL [20:17] */
#define BCHP_DS_QAFE_IF_0_0_MISC_TPOUT_SEL_MASK                    0x001e0000
#define BCHP_DS_QAFE_IF_0_0_MISC_TPOUT_SEL_SHIFT                   17

/* DS_QAFE_IF_0_0 :: MISC :: PD_BETA [16:15] */
#define BCHP_DS_QAFE_IF_0_0_MISC_PD_BETA_MASK                      0x00018000
#define BCHP_DS_QAFE_IF_0_0_MISC_PD_BETA_SHIFT                     15

/* DS_QAFE_IF_0_0 :: MISC :: reserved2 [14:14] */
#define BCHP_DS_QAFE_IF_0_0_MISC_reserved2_MASK                    0x00004000
#define BCHP_DS_QAFE_IF_0_0_MISC_reserved2_SHIFT                   14

/* DS_QAFE_IF_0_0 :: MISC :: RST_FIFO [13:13] */
#define BCHP_DS_QAFE_IF_0_0_MISC_RST_FIFO_MASK                     0x00002000
#define BCHP_DS_QAFE_IF_0_0_MISC_RST_FIFO_SHIFT                    13

/* DS_QAFE_IF_0_0 :: MISC :: AGC_TP_SEL [12:09] */
#define BCHP_DS_QAFE_IF_0_0_MISC_AGC_TP_SEL_MASK                   0x00001e00
#define BCHP_DS_QAFE_IF_0_0_MISC_AGC_TP_SEL_SHIFT                  9

/* DS_QAFE_IF_0_0 :: MISC :: BYPAD [08:08] */
#define BCHP_DS_QAFE_IF_0_0_MISC_BYPAD_MASK                        0x00000100
#define BCHP_DS_QAFE_IF_0_0_MISC_BYPAD_SHIFT                       8

/* DS_QAFE_IF_0_0 :: MISC :: reserved3 [07:07] */
#define BCHP_DS_QAFE_IF_0_0_MISC_reserved3_MASK                    0x00000080
#define BCHP_DS_QAFE_IF_0_0_MISC_reserved3_SHIFT                   7

/* DS_QAFE_IF_0_0 :: MISC :: GP_LF_EN [06:05] */
#define BCHP_DS_QAFE_IF_0_0_MISC_GP_LF_EN_MASK                     0x00000060
#define BCHP_DS_QAFE_IF_0_0_MISC_GP_LF_EN_SHIFT                    5

/* DS_QAFE_IF_0_0 :: MISC :: AGC_LF_EN [04:03] */
#define BCHP_DS_QAFE_IF_0_0_MISC_AGC_LF_EN_MASK                    0x00000018
#define BCHP_DS_QAFE_IF_0_0_MISC_AGC_LF_EN_SHIFT                   3

/* DS_QAFE_IF_0_0 :: MISC :: DELSIG_CLKDIV [02:00] */
#define BCHP_DS_QAFE_IF_0_0_MISC_DELSIG_CLKDIV_MASK                0x00000007
#define BCHP_DS_QAFE_IF_0_0_MISC_DELSIG_CLKDIV_SHIFT               0

/***************************************************************************
 *CTL - AI Control Register
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: CTL :: reserved0 [31:13] */
#define BCHP_DS_QAFE_IF_0_0_CTL_reserved0_MASK                     0xffffe000
#define BCHP_DS_QAFE_IF_0_0_CTL_reserved0_SHIFT                    13

/* DS_QAFE_IF_0_0 :: CTL :: IN_FMT [12:12] */
#define BCHP_DS_QAFE_IF_0_0_CTL_IN_FMT_MASK                        0x00001000
#define BCHP_DS_QAFE_IF_0_0_CTL_IN_FMT_SHIFT                       12

/* DS_QAFE_IF_0_0 :: CTL :: FIFO_BYP [11:11] */
#define BCHP_DS_QAFE_IF_0_0_CTL_FIFO_BYP_MASK                      0x00000800
#define BCHP_DS_QAFE_IF_0_0_CTL_FIFO_BYP_SHIFT                     11

/* DS_QAFE_IF_0_0 :: CTL :: BYP_ANLG_HANDOFF [10:10] */
#define BCHP_DS_QAFE_IF_0_0_CTL_BYP_ANLG_HANDOFF_MASK              0x00000400
#define BCHP_DS_QAFE_IF_0_0_CTL_BYP_ANLG_HANDOFF_SHIFT             10

/* DS_QAFE_IF_0_0 :: CTL :: EDGE_SEL [09:09] */
#define BCHP_DS_QAFE_IF_0_0_CTL_EDGE_SEL_MASK                      0x00000200
#define BCHP_DS_QAFE_IF_0_0_CTL_EDGE_SEL_SHIFT                     9

/* DS_QAFE_IF_0_0 :: CTL :: reserved1 [08:00] */
#define BCHP_DS_QAFE_IF_0_0_CTL_reserved1_MASK                     0x000001ff
#define BCHP_DS_QAFE_IF_0_0_CTL_reserved1_SHIFT                    0

/***************************************************************************
 *DCOC - AI DC Canceller Control Register
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: DCOC :: reserved0 [31:09] */
#define BCHP_DS_QAFE_IF_0_0_DCOC_reserved0_MASK                    0xfffffe00
#define BCHP_DS_QAFE_IF_0_0_DCOC_reserved0_SHIFT                   9

/* DS_QAFE_IF_0_0 :: DCOC :: AI_DCOC_BWC [08:04] */
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_BWC_MASK                  0x000001f0
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_BWC_SHIFT                 4

/* DS_QAFE_IF_0_0 :: DCOC :: AI_DCOC_LPRST_Q [03:03] */
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPRST_Q_MASK              0x00000008
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPRST_Q_SHIFT             3
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPRST_Q_on                1
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPRST_Q_off               0

/* DS_QAFE_IF_0_0 :: DCOC :: AI_DCOC_LPFRZ_Q [02:02] */
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPFRZ_Q_MASK              0x00000004
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPFRZ_Q_SHIFT             2
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPFRZ_Q_on                1
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPFRZ_Q_off               0

/* DS_QAFE_IF_0_0 :: DCOC :: AI_DCOC_LPRST_I [01:01] */
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPRST_I_MASK              0x00000002
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPRST_I_SHIFT             1
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPRST_I_on                1
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPRST_I_off               0

/* DS_QAFE_IF_0_0 :: DCOC :: AI_DCOC_LPFRZ_I [00:00] */
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPFRZ_I_MASK              0x00000001
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPFRZ_I_SHIFT             0
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPFRZ_I_on                1
#define BCHP_DS_QAFE_IF_0_0_DCOC_AI_DCOC_LPFRZ_I_off               0

/***************************************************************************
 *IFDCI - AI DC Canceller Integrator Value for I
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: IFDCI :: IFDCVAL [31:00] */
#define BCHP_DS_QAFE_IF_0_0_IFDCI_IFDCVAL_MASK                     0xffffffff
#define BCHP_DS_QAFE_IF_0_0_IFDCI_IFDCVAL_SHIFT                    0

/***************************************************************************
 *IFDCI_Q - AI DC Canceller Integrator Value for Q
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: IFDCI_Q :: IFDCVAL_Q [31:00] */
#define BCHP_DS_QAFE_IF_0_0_IFDCI_Q_IFDCVAL_Q_MASK                 0xffffffff
#define BCHP_DS_QAFE_IF_0_0_IFDCI_Q_IFDCVAL_Q_SHIFT                0

/***************************************************************************
 *TMUXC - AI Test Mux Control Register
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: TMUXC :: reserved0 [31:25] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved0_MASK                   0xfe000000
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved0_SHIFT                  25

/* DS_QAFE_IF_0_0 :: TMUXC :: TPIN_IQ_SEL [24:24] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_TPIN_IQ_SEL_MASK                 0x01000000
#define BCHP_DS_QAFE_IF_0_0_TMUXC_TPIN_IQ_SEL_SHIFT                24

/* DS_QAFE_IF_0_0 :: TMUXC :: GPDS_LFIN_REGW_SEL [23:23] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_GPDS_LFIN_REGW_SEL_MASK          0x00800000
#define BCHP_DS_QAFE_IF_0_0_TMUXC_GPDS_LFIN_REGW_SEL_SHIFT         23

/* DS_QAFE_IF_0_0 :: TMUXC :: GPDS_LFIN_E_SEL [22:22] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_GPDS_LFIN_E_SEL_MASK             0x00400000
#define BCHP_DS_QAFE_IF_0_0_TMUXC_GPDS_LFIN_E_SEL_SHIFT            22

/* DS_QAFE_IF_0_0 :: TMUXC :: GPDS_LF_TPIN_SEL [21:21] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_GPDS_LF_TPIN_SEL_MASK            0x00200000
#define BCHP_DS_QAFE_IF_0_0_TMUXC_GPDS_LF_TPIN_SEL_SHIFT           21

/* DS_QAFE_IF_0_0 :: TMUXC :: GPDS_TMUX_SEL [20:18] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_GPDS_TMUX_SEL_MASK               0x001c0000
#define BCHP_DS_QAFE_IF_0_0_TMUXC_GPDS_TMUX_SEL_SHIFT              18

/* DS_QAFE_IF_0_0 :: TMUXC :: reserved1 [17:16] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved1_MASK                   0x00030000
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved1_SHIFT                  16

/* DS_QAFE_IF_0_0 :: TMUXC :: TPIN_AFIFO_SEL [15:15] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_TPIN_AFIFO_SEL_MASK              0x00008000
#define BCHP_DS_QAFE_IF_0_0_TMUXC_TPIN_AFIFO_SEL_SHIFT             15

/* DS_QAFE_IF_0_0 :: TMUXC :: reserved2 [14:10] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved2_MASK                   0x00007c00
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved2_SHIFT                  10

/* DS_QAFE_IF_0_0 :: TMUXC :: AGC_LFIN_REGW_SEL [09:09] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_AGC_LFIN_REGW_SEL_MASK           0x00000200
#define BCHP_DS_QAFE_IF_0_0_TMUXC_AGC_LFIN_REGW_SEL_SHIFT          9

/* DS_QAFE_IF_0_0 :: TMUXC :: reserved3 [08:08] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved3_MASK                   0x00000100
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved3_SHIFT                  8

/* DS_QAFE_IF_0_0 :: TMUXC :: AGC_LF_TPIN [07:07] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_AGC_LF_TPIN_MASK                 0x00000080
#define BCHP_DS_QAFE_IF_0_0_TMUXC_AGC_LF_TPIN_SHIFT                7

/* DS_QAFE_IF_0_0 :: TMUXC :: reserved4 [06:06] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved4_MASK                   0x00000040
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved4_SHIFT                  6

/* DS_QAFE_IF_0_0 :: TMUXC :: ADC_TP_IN [05:05] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_ADC_TP_IN_MASK                   0x00000020
#define BCHP_DS_QAFE_IF_0_0_TMUXC_ADC_TP_IN_SHIFT                  5

/* DS_QAFE_IF_0_0 :: TMUXC :: reserved5 [04:04] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved5_MASK                   0x00000010
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved5_SHIFT                  4

/* DS_QAFE_IF_0_0 :: TMUXC :: LOOPBACK_M1 [03:03] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_LOOPBACK_M1_MASK                 0x00000008
#define BCHP_DS_QAFE_IF_0_0_TMUXC_LOOPBACK_M1_SHIFT                3

/* DS_QAFE_IF_0_0 :: TMUXC :: reserved6 [02:00] */
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved6_MASK                   0x00000007
#define BCHP_DS_QAFE_IF_0_0_TMUXC_reserved6_SHIFT                  0

/***************************************************************************
 *SIG - AI TOP signature value
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: SIG :: SIGAVAL [31:00] */
#define BCHP_DS_QAFE_IF_0_0_SIG_SIGAVAL_MASK                       0xffffffff
#define BCHP_DS_QAFE_IF_0_0_SIG_SIGAVAL_SHIFT                      0

/***************************************************************************
 *SPARE1 - AI Spare Register 1
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: SPARE1 :: SPARE [31:00] */
#define BCHP_DS_QAFE_IF_0_0_SPARE1_SPARE_MASK                      0xffffffff
#define BCHP_DS_QAFE_IF_0_0_SPARE1_SPARE_SHIFT                     0

/***************************************************************************
 *SPARE2 - AI Spare Register 2
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: SPARE2 :: SPARE [31:00] */
#define BCHP_DS_QAFE_IF_0_0_SPARE2_SPARE_MASK                      0xffffffff
#define BCHP_DS_QAFE_IF_0_0_SPARE2_SPARE_SHIFT                     0

/***************************************************************************
 *AGC1 - IF / Tuner AGC Control Register 1
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: AGC1 :: reserved0 [31:29] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_reserved0_MASK                    0xe0000000
#define BCHP_DS_QAFE_IF_0_0_AGC1_reserved0_SHIFT                   29

/* DS_QAFE_IF_0_0 :: AGC1 :: BYPASS_RF [28:28] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_BYPASS_RF_MASK                    0x10000000
#define BCHP_DS_QAFE_IF_0_0_AGC1_BYPASS_RF_SHIFT                   28
#define BCHP_DS_QAFE_IF_0_0_AGC1_BYPASS_RF_enable                  1
#define BCHP_DS_QAFE_IF_0_0_AGC1_BYPASS_RF_disable                 0

/* DS_QAFE_IF_0_0 :: AGC1 :: BYPASS_IF [27:27] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_BYPASS_IF_MASK                    0x08000000
#define BCHP_DS_QAFE_IF_0_0_AGC1_BYPASS_IF_SHIFT                   27
#define BCHP_DS_QAFE_IF_0_0_AGC1_BYPASS_IF_enable                  1
#define BCHP_DS_QAFE_IF_0_0_AGC1_BYPASS_IF_disable                 0

/* DS_QAFE_IF_0_0 :: AGC1 :: FIXED_GP_DSI [26:26] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_FIXED_GP_DSI_MASK                 0x04000000
#define BCHP_DS_QAFE_IF_0_0_AGC1_FIXED_GP_DSI_SHIFT                26
#define BCHP_DS_QAFE_IF_0_0_AGC1_FIXED_GP_DSI_on                   1
#define BCHP_DS_QAFE_IF_0_0_AGC1_FIXED_GP_DSI_off                  0

/* DS_QAFE_IF_0_0 :: AGC1 :: FIXED_RF_DSI [25:25] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_FIXED_RF_DSI_MASK                 0x02000000
#define BCHP_DS_QAFE_IF_0_0_AGC1_FIXED_RF_DSI_SHIFT                25
#define BCHP_DS_QAFE_IF_0_0_AGC1_FIXED_RF_DSI_on                   1
#define BCHP_DS_QAFE_IF_0_0_AGC1_FIXED_RF_DSI_off                  0

/* DS_QAFE_IF_0_0 :: AGC1 :: FIXED_IF_DSI [24:24] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_FIXED_IF_DSI_MASK                 0x01000000
#define BCHP_DS_QAFE_IF_0_0_AGC1_FIXED_IF_DSI_SHIFT                24
#define BCHP_DS_QAFE_IF_0_0_AGC1_FIXED_IF_DSI_on                   1
#define BCHP_DS_QAFE_IF_0_0_AGC1_FIXED_IF_DSI_off                  0

/* DS_QAFE_IF_0_0 :: AGC1 :: INV_IF_THRC [23:23] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_INV_IF_THRC_MASK                  0x00800000
#define BCHP_DS_QAFE_IF_0_0_AGC1_INV_IF_THRC_SHIFT                 23
#define BCHP_DS_QAFE_IF_0_0_AGC1_INV_IF_THRC_on                    1
#define BCHP_DS_QAFE_IF_0_0_AGC1_INV_IF_THRC_off                   0

/* DS_QAFE_IF_0_0 :: AGC1 :: INV_RF_THRC [22:22] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_INV_RF_THRC_MASK                  0x00400000
#define BCHP_DS_QAFE_IF_0_0_AGC1_INV_RF_THRC_SHIFT                 22
#define BCHP_DS_QAFE_IF_0_0_AGC1_INV_RF_THRC_on                    1
#define BCHP_DS_QAFE_IF_0_0_AGC1_INV_RF_THRC_off                   0

/* DS_QAFE_IF_0_0 :: AGC1 :: reserved_for_eco1 [21:20] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_reserved_for_eco1_MASK            0x00300000
#define BCHP_DS_QAFE_IF_0_0_AGC1_reserved_for_eco1_SHIFT           20

/* DS_QAFE_IF_0_0 :: AGC1 :: reserved2 [19:19] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_reserved2_MASK                    0x00080000
#define BCHP_DS_QAFE_IF_0_0_AGC1_reserved2_SHIFT                   19

/* DS_QAFE_IF_0_0 :: AGC1 :: TUNAVGSEL [18:18] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_TUNAVGSEL_MASK                    0x00040000
#define BCHP_DS_QAFE_IF_0_0_AGC1_TUNAVGSEL_SHIFT                   18

/* DS_QAFE_IF_0_0 :: AGC1 :: reserved_for_eco3 [17:12] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_reserved_for_eco3_MASK            0x0003f000
#define BCHP_DS_QAFE_IF_0_0_AGC1_reserved_for_eco3_SHIFT           12

/* DS_QAFE_IF_0_0 :: AGC1 :: AGCTPOS [11:11] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCTPOS_MASK                      0x00000800
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCTPOS_SHIFT                     11

/* DS_QAFE_IF_0_0 :: AGC1 :: AGCGPPOS [10:10] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCGPPOS_MASK                     0x00000400
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCGPPOS_SHIFT                    10

/* DS_QAFE_IF_0_0 :: AGC1 :: reserved4 [09:09] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_reserved4_MASK                    0x00000200
#define BCHP_DS_QAFE_IF_0_0_AGC1_reserved4_SHIFT                   9

/* DS_QAFE_IF_0_0 :: AGC1 :: AGCTRST [08:08] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCTRST_MASK                      0x00000100
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCTRST_SHIFT                     8

/* DS_QAFE_IF_0_0 :: AGC1 :: PGATST [07:07] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_PGATST_MASK                       0x00000080
#define BCHP_DS_QAFE_IF_0_0_AGC1_PGATST_SHIFT                      7

/* DS_QAFE_IF_0_0 :: AGC1 :: AGCF [06:06] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCF_MASK                         0x00000040
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCF_SHIFT                        6

/* DS_QAFE_IF_0_0 :: AGC1 :: AGCTZ [05:05] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCTZ_MASK                        0x00000020
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCTZ_SHIFT                       5

/* DS_QAFE_IF_0_0 :: AGC1 :: AGCIZ [04:04] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCIZ_MASK                        0x00000010
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCIZ_SHIFT                       4

/* DS_QAFE_IF_0_0 :: AGC1 :: AGCIPOS [03:03] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCIPOS_MASK                      0x00000008
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCIPOS_SHIFT                     3

/* DS_QAFE_IF_0_0 :: AGC1 :: reserved5 [02:01] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_reserved5_MASK                    0x00000006
#define BCHP_DS_QAFE_IF_0_0_AGC1_reserved5_SHIFT                   1

/* DS_QAFE_IF_0_0 :: AGC1 :: AGCIRST [00:00] */
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCIRST_MASK                      0x00000001
#define BCHP_DS_QAFE_IF_0_0_AGC1_AGCIRST_SHIFT                     0

/***************************************************************************
 *AGC2 - IF / Tuner AGC Control Register 2
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: AGC2 :: reserved0 [31:21] */
#define BCHP_DS_QAFE_IF_0_0_AGC2_reserved0_MASK                    0xffe00000
#define BCHP_DS_QAFE_IF_0_0_AGC2_reserved0_SHIFT                   21

/* DS_QAFE_IF_0_0 :: AGC2 :: AGCIFBW [20:16] */
#define BCHP_DS_QAFE_IF_0_0_AGC2_AGCIFBW_MASK                      0x001f0000
#define BCHP_DS_QAFE_IF_0_0_AGC2_AGCIFBW_SHIFT                     16

/* DS_QAFE_IF_0_0 :: AGC2 :: AGCIFTHRES [15:00] */
#define BCHP_DS_QAFE_IF_0_0_AGC2_AGCIFTHRES_MASK                   0x0000ffff
#define BCHP_DS_QAFE_IF_0_0_AGC2_AGCIFTHRES_SHIFT                  0

/***************************************************************************
 *AGC3 - IF / Tuner AGC Control Register 3
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: AGC3 :: USE_EXT_TUNER [31:31] */
#define BCHP_DS_QAFE_IF_0_0_AGC3_USE_EXT_TUNER_MASK                0x80000000
#define BCHP_DS_QAFE_IF_0_0_AGC3_USE_EXT_TUNER_SHIFT               31

/* DS_QAFE_IF_0_0 :: AGC3 :: reserved0 [30:21] */
#define BCHP_DS_QAFE_IF_0_0_AGC3_reserved0_MASK                    0x7fe00000
#define BCHP_DS_QAFE_IF_0_0_AGC3_reserved0_SHIFT                   21

/* DS_QAFE_IF_0_0 :: AGC3 :: AGCTNBW [20:16] */
#define BCHP_DS_QAFE_IF_0_0_AGC3_AGCTNBW_MASK                      0x001f0000
#define BCHP_DS_QAFE_IF_0_0_AGC3_AGCTNBW_SHIFT                     16

/* DS_QAFE_IF_0_0 :: AGC3 :: AGCTNTHRES [15:00] */
#define BCHP_DS_QAFE_IF_0_0_AGC3_AGCTNTHRES_MASK                   0x0000ffff
#define BCHP_DS_QAFE_IF_0_0_AGC3_AGCTNTHRES_SHIFT                  0

/***************************************************************************
 *AGCII - IF AGC Integrator Value
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: AGCII :: AGCIVAL [31:00] */
#define BCHP_DS_QAFE_IF_0_0_AGCII_AGCIVAL_MASK                     0xffffffff
#define BCHP_DS_QAFE_IF_0_0_AGCII_AGCIVAL_SHIFT                    0

/***************************************************************************
 *PGA - Analog Front End PGA Control Register
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: PGA :: reserved0 [31:26] */
#define BCHP_DS_QAFE_IF_0_0_PGA_reserved0_MASK                     0xfc000000
#define BCHP_DS_QAFE_IF_0_0_PGA_reserved0_SHIFT                    26

/* DS_QAFE_IF_0_0 :: PGA :: PGASEL [25:24] */
#define BCHP_DS_QAFE_IF_0_0_PGA_PGASEL_MASK                        0x03000000
#define BCHP_DS_QAFE_IF_0_0_PGA_PGASEL_SHIFT                       24

/* DS_QAFE_IF_0_0 :: PGA :: reserved1 [23:20] */
#define BCHP_DS_QAFE_IF_0_0_PGA_reserved1_MASK                     0x00f00000
#define BCHP_DS_QAFE_IF_0_0_PGA_reserved1_SHIFT                    20

/* DS_QAFE_IF_0_0 :: PGA :: PGA_GAIN_INV [19:19] */
#define BCHP_DS_QAFE_IF_0_0_PGA_PGA_GAIN_INV_MASK                  0x00080000
#define BCHP_DS_QAFE_IF_0_0_PGA_PGA_GAIN_INV_SHIFT                 19

/* DS_QAFE_IF_0_0 :: PGA :: PGAGAIN [18:08] */
#define BCHP_DS_QAFE_IF_0_0_PGA_PGAGAIN_MASK                       0x0007ff00
#define BCHP_DS_QAFE_IF_0_0_PGA_PGAGAIN_SHIFT                      8

/* DS_QAFE_IF_0_0 :: PGA :: PGAHYS [07:04] */
#define BCHP_DS_QAFE_IF_0_0_PGA_PGAHYS_MASK                        0x000000f0
#define BCHP_DS_QAFE_IF_0_0_PGA_PGAHYS_SHIFT                       4

/* DS_QAFE_IF_0_0 :: PGA :: PGADEC [03:00] */
#define BCHP_DS_QAFE_IF_0_0_PGA_PGADEC_MASK                        0x0000000f
#define BCHP_DS_QAFE_IF_0_0_PGA_PGADEC_SHIFT                       0

/***************************************************************************
 *PGADI - Analog Front End PGA Control Register (Decimation)
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: PGADI :: reserved0 [31:15] */
#define BCHP_DS_QAFE_IF_0_0_PGADI_reserved0_MASK                   0xffff8000
#define BCHP_DS_QAFE_IF_0_0_PGADI_reserved0_SHIFT                  15

/* DS_QAFE_IF_0_0 :: PGADI :: PGADECVAL [14:00] */
#define BCHP_DS_QAFE_IF_0_0_PGADI_PGADECVAL_MASK                   0x00007fff
#define BCHP_DS_QAFE_IF_0_0_PGADI_PGADECVAL_SHIFT                  0

/***************************************************************************
 *PGAHI - Analog Front End PGA Control Register (Hysteresis)
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: PGAHI :: reserved0 [31:16] */
#define BCHP_DS_QAFE_IF_0_0_PGAHI_reserved0_MASK                   0xffff0000
#define BCHP_DS_QAFE_IF_0_0_PGAHI_reserved0_SHIFT                  16

/* DS_QAFE_IF_0_0 :: PGAHI :: PGAHYSVAL [15:00] */
#define BCHP_DS_QAFE_IF_0_0_PGAHI_PGAHYSVAL_MASK                   0x0000ffff
#define BCHP_DS_QAFE_IF_0_0_PGAHI_PGAHYSVAL_SHIFT                  0

/***************************************************************************
 *AGCILI - IF AGC Leaky Integrator Value
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: AGCILI :: AGCILVAL [31:03] */
#define BCHP_DS_QAFE_IF_0_0_AGCILI_AGCILVAL_MASK                   0xfffffff8
#define BCHP_DS_QAFE_IF_0_0_AGCILI_AGCILVAL_SHIFT                  3

/* DS_QAFE_IF_0_0 :: AGCILI :: reserved0 [02:00] */
#define BCHP_DS_QAFE_IF_0_0_AGCILI_reserved0_MASK                  0x00000007
#define BCHP_DS_QAFE_IF_0_0_AGCILI_reserved0_SHIFT                 0

/***************************************************************************
 *AGCIDI - IF AGC Delta Sigma Integrator Value
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: AGCIDI :: reserved0 [31:16] */
#define BCHP_DS_QAFE_IF_0_0_AGCIDI_reserved0_MASK                  0xffff0000
#define BCHP_DS_QAFE_IF_0_0_AGCIDI_reserved0_SHIFT                 16

/* DS_QAFE_IF_0_0 :: AGCIDI :: AGCIDSVAL [15:00] */
#define BCHP_DS_QAFE_IF_0_0_AGCIDI_AGCIDSVAL_MASK                  0x0000ffff
#define BCHP_DS_QAFE_IF_0_0_AGCIDI_AGCIDSVAL_SHIFT                 0

/***************************************************************************
 *AGCTI - Tuner AGC Integrator Value
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: AGCTI :: AGCTDSVAL [31:00] */
#define BCHP_DS_QAFE_IF_0_0_AGCTI_AGCTDSVAL_MASK                   0xffffffff
#define BCHP_DS_QAFE_IF_0_0_AGCTI_AGCTDSVAL_SHIFT                  0

/***************************************************************************
 *AGCTDI - Tuner AGC Delta Sigma Integrator Value
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: AGCTDI :: reserved0 [31:16] */
#define BCHP_DS_QAFE_IF_0_0_AGCTDI_reserved0_MASK                  0xffff0000
#define BCHP_DS_QAFE_IF_0_0_AGCTDI_reserved0_SHIFT                 16

/* DS_QAFE_IF_0_0 :: AGCTDI :: AGCTDSVAL [15:00] */
#define BCHP_DS_QAFE_IF_0_0_AGCTDI_AGCTDSVAL_MASK                  0x0000ffff
#define BCHP_DS_QAFE_IF_0_0_AGCTDI_AGCTDSVAL_SHIFT                 0

/***************************************************************************
 *GDI - General Purpose Sigma Delta Control Register
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: GDI :: reserved0 [31:16] */
#define BCHP_DS_QAFE_IF_0_0_GDI_reserved0_MASK                     0xffff0000
#define BCHP_DS_QAFE_IF_0_0_GDI_reserved0_SHIFT                    16

/* DS_QAFE_IF_0_0 :: GDI :: AI_GDI [15:00] */
#define BCHP_DS_QAFE_IF_0_0_GDI_AI_GDI_MASK                        0x0000ffff
#define BCHP_DS_QAFE_IF_0_0_GDI_AI_GDI_SHIFT                       0

/***************************************************************************
 *AGC_MISC - AGC miscellaneous controls
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: AGC_MISC :: reserved0 [31:14] */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_reserved0_MASK                0xffffc000
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_reserved0_SHIFT               14

/* DS_QAFE_IF_0_0 :: AGC_MISC :: SEL_DELSIG_GP [13:12] */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_SEL_DELSIG_GP_MASK            0x00003000
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_SEL_DELSIG_GP_SHIFT           12

/* DS_QAFE_IF_0_0 :: AGC_MISC :: SEL_DELSIG_IF [11:10] */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_SEL_DELSIG_IF_MASK            0x00000c00
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_SEL_DELSIG_IF_SHIFT           10

/* DS_QAFE_IF_0_0 :: AGC_MISC :: SEL_DELSIG_RF [09:08] */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_SEL_DELSIG_RF_MASK            0x00000300
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_SEL_DELSIG_RF_SHIFT           8
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_SEL_DELSIG_RF_on              1
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_SEL_DELSIG_RF_off             0

/* DS_QAFE_IF_0_0 :: AGC_MISC :: IF_OD_CTRL [07:07] */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_IF_OD_CTRL_MASK               0x00000080
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_IF_OD_CTRL_SHIFT              7

/* DS_QAFE_IF_0_0 :: AGC_MISC :: RF_OD_CTRL [06:06] */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_RF_OD_CTRL_MASK               0x00000040
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_RF_OD_CTRL_SHIFT              6

/* DS_QAFE_IF_0_0 :: AGC_MISC :: GP_OD_CTRL [05:05] */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_GP_OD_CTRL_MASK               0x00000020
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_GP_OD_CTRL_SHIFT              5

/* DS_QAFE_IF_0_0 :: AGC_MISC :: GDSRST [04:04] */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_GDSRST_MASK                   0x00000010
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_GDSRST_SHIFT                  4

/* DS_QAFE_IF_0_0 :: AGC_MISC :: AGCTFRZ [03:03] */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_AGCTFRZ_MASK                  0x00000008
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_AGCTFRZ_SHIFT                 3

/* DS_QAFE_IF_0_0 :: AGC_MISC :: AGCIFRZ [02:02] */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_AGCIFRZ_MASK                  0x00000004
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_AGCIFRZ_SHIFT                 2

/* DS_QAFE_IF_0_0 :: AGC_MISC :: AGCSNR_USE [01:01] */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_AGCSNR_USE_MASK               0x00000002
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_AGCSNR_USE_SHIFT              1

/* DS_QAFE_IF_0_0 :: AGC_MISC :: AGC_DIS [00:00] */
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_AGC_DIS_MASK                  0x00000001
#define BCHP_DS_QAFE_IF_0_0_AGC_MISC_AGC_DIS_SHIFT                 0

/***************************************************************************
 *AIFUT - AI AGC IF Integrator Upper Threshold
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: AIFUT :: UPPER_THRESHOLD [31:00] */
#define BCHP_DS_QAFE_IF_0_0_AIFUT_UPPER_THRESHOLD_MASK             0xffffffff
#define BCHP_DS_QAFE_IF_0_0_AIFUT_UPPER_THRESHOLD_SHIFT            0

/***************************************************************************
 *ARFUT - AI AGC RF Integrator Upper Threshold
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: ARFUT :: UPPER_THRESHOLD [31:00] */
#define BCHP_DS_QAFE_IF_0_0_ARFUT_UPPER_THRESHOLD_MASK             0xffffffff
#define BCHP_DS_QAFE_IF_0_0_ARFUT_UPPER_THRESHOLD_SHIFT            0

/***************************************************************************
 *AIFLT - AI AGC IF Integrator Lower Threshold
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: AIFLT :: LOWER_THRESHOLD [31:00] */
#define BCHP_DS_QAFE_IF_0_0_AIFLT_LOWER_THRESHOLD_MASK             0xffffffff
#define BCHP_DS_QAFE_IF_0_0_AIFLT_LOWER_THRESHOLD_SHIFT            0

/***************************************************************************
 *ARFLT - AI AGC RF Integrator Lower Threshold
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: ARFLT :: LOWER_THRESHOLD [31:00] */
#define BCHP_DS_QAFE_IF_0_0_ARFLT_LOWER_THRESHOLD_MASK             0xffffffff
#define BCHP_DS_QAFE_IF_0_0_ARFLT_LOWER_THRESHOLD_SHIFT            0

/***************************************************************************
 *ADSFCNT - AI AGC Delta Sigma Clock Enable Counter
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: ADSFCNT :: DS_GP_FCNT [31:24] */
#define BCHP_DS_QAFE_IF_0_0_ADSFCNT_DS_GP_FCNT_MASK                0xff000000
#define BCHP_DS_QAFE_IF_0_0_ADSFCNT_DS_GP_FCNT_SHIFT               24

/* DS_QAFE_IF_0_0 :: ADSFCNT :: DS_RF_FCNT [23:16] */
#define BCHP_DS_QAFE_IF_0_0_ADSFCNT_DS_RF_FCNT_MASK                0x00ff0000
#define BCHP_DS_QAFE_IF_0_0_ADSFCNT_DS_RF_FCNT_SHIFT               16

/* DS_QAFE_IF_0_0 :: ADSFCNT :: DS_IF_FCNT [15:08] */
#define BCHP_DS_QAFE_IF_0_0_ADSFCNT_DS_IF_FCNT_MASK                0x0000ff00
#define BCHP_DS_QAFE_IF_0_0_ADSFCNT_DS_IF_FCNT_SHIFT               8

/* DS_QAFE_IF_0_0 :: ADSFCNT :: reserved0 [07:00] */
#define BCHP_DS_QAFE_IF_0_0_ADSFCNT_reserved0_MASK                 0x000000ff
#define BCHP_DS_QAFE_IF_0_0_ADSFCNT_reserved0_SHIFT                0

/***************************************************************************
 *MISCTL - AI Miscellaneous Control
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: MISCTL :: GP_RTZ_EN [31:31] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_GP_RTZ_EN_MASK                  0x80000000
#define BCHP_DS_QAFE_IF_0_0_MISCTL_GP_RTZ_EN_SHIFT                 31

/* DS_QAFE_IF_0_0 :: MISCTL :: RF_RTZ_EN [30:30] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_RF_RTZ_EN_MASK                  0x40000000
#define BCHP_DS_QAFE_IF_0_0_MISCTL_RF_RTZ_EN_SHIFT                 30

/* DS_QAFE_IF_0_0 :: MISCTL :: IF_RTZ_EN [29:29] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_IF_RTZ_EN_MASK                  0x20000000
#define BCHP_DS_QAFE_IF_0_0_MISCTL_IF_RTZ_EN_SHIFT                 29

/* DS_QAFE_IF_0_0 :: MISCTL :: reserved0 [28:19] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_reserved0_MASK                  0x1ff80000
#define BCHP_DS_QAFE_IF_0_0_MISCTL_reserved0_SHIFT                 19

/* DS_QAFE_IF_0_0 :: MISCTL :: SEL_ASIGDEL_GP [18:18] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_SEL_ASIGDEL_GP_MASK             0x00040000
#define BCHP_DS_QAFE_IF_0_0_MISCTL_SEL_ASIGDEL_GP_SHIFT            18

/* DS_QAFE_IF_0_0 :: MISCTL :: SEL_ASIGDEL_RF [17:17] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_SEL_ASIGDEL_RF_MASK             0x00020000
#define BCHP_DS_QAFE_IF_0_0_MISCTL_SEL_ASIGDEL_RF_SHIFT            17

/* DS_QAFE_IF_0_0 :: MISCTL :: SEL_ASIGDEL_IF [16:16] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_SEL_ASIGDEL_IF_MASK             0x00010000
#define BCHP_DS_QAFE_IF_0_0_MISCTL_SEL_ASIGDEL_IF_SHIFT            16

/* DS_QAFE_IF_0_0 :: MISCTL :: INV_RF_MSB [15:15] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_INV_RF_MSB_MASK                 0x00008000
#define BCHP_DS_QAFE_IF_0_0_MISCTL_INV_RF_MSB_SHIFT                15

/* DS_QAFE_IF_0_0 :: MISCTL :: INV_IF_MSB [14:14] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_INV_IF_MSB_MASK                 0x00004000
#define BCHP_DS_QAFE_IF_0_0_MISCTL_INV_IF_MSB_SHIFT                14

/* DS_QAFE_IF_0_0 :: MISCTL :: reserved1 [13:12] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_reserved1_MASK                  0x00003000
#define BCHP_DS_QAFE_IF_0_0_MISCTL_reserved1_SHIFT                 12

/* DS_QAFE_IF_0_0 :: MISCTL :: RF_EN_SEL [11:11] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_RF_EN_SEL_MASK                  0x00000800
#define BCHP_DS_QAFE_IF_0_0_MISCTL_RF_EN_SEL_SHIFT                 11
#define BCHP_DS_QAFE_IF_0_0_MISCTL_RF_EN_SEL_on                    1
#define BCHP_DS_QAFE_IF_0_0_MISCTL_RF_EN_SEL_off                   0

/* DS_QAFE_IF_0_0 :: MISCTL :: IF_EN_SEL [10:10] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_IF_EN_SEL_MASK                  0x00000400
#define BCHP_DS_QAFE_IF_0_0_MISCTL_IF_EN_SEL_SHIFT                 10
#define BCHP_DS_QAFE_IF_0_0_MISCTL_IF_EN_SEL_on                    1
#define BCHP_DS_QAFE_IF_0_0_MISCTL_IF_EN_SEL_off                   0

/* DS_QAFE_IF_0_0 :: MISCTL :: reserved2 [09:07] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_reserved2_MASK                  0x00000380
#define BCHP_DS_QAFE_IF_0_0_MISCTL_reserved2_SHIFT                 7

/* DS_QAFE_IF_0_0 :: MISCTL :: SEL_SIGDEL [06:05] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_SEL_SIGDEL_MASK                 0x00000060
#define BCHP_DS_QAFE_IF_0_0_MISCTL_SEL_SIGDEL_SHIFT                5

/* DS_QAFE_IF_0_0 :: MISCTL :: reserved3 [04:04] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_reserved3_MASK                  0x00000010
#define BCHP_DS_QAFE_IF_0_0_MISCTL_reserved3_SHIFT                 4

/* DS_QAFE_IF_0_0 :: MISCTL :: FEDE_D_COEF [03:01] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_FEDE_D_COEF_MASK                0x0000000e
#define BCHP_DS_QAFE_IF_0_0_MISCTL_FEDE_D_COEF_SHIFT               1

/* DS_QAFE_IF_0_0 :: MISCTL :: reserved4 [00:00] */
#define BCHP_DS_QAFE_IF_0_0_MISCTL_reserved4_MASK                  0x00000001
#define BCHP_DS_QAFE_IF_0_0_MISCTL_reserved4_SHIFT                 0

/***************************************************************************
 *ALBK - AI AGC Status Ready Only Register
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: ALBK :: reserved0 [31:31] */
#define BCHP_DS_QAFE_IF_0_0_ALBK_reserved0_MASK                    0x80000000
#define BCHP_DS_QAFE_IF_0_0_ALBK_reserved0_SHIFT                   31

/* DS_QAFE_IF_0_0 :: ALBK :: RF_SATD [30:30] */
#define BCHP_DS_QAFE_IF_0_0_ALBK_RF_SATD_MASK                      0x40000000
#define BCHP_DS_QAFE_IF_0_0_ALBK_RF_SATD_SHIFT                     30

/* DS_QAFE_IF_0_0 :: ALBK :: IF_SATD [29:29] */
#define BCHP_DS_QAFE_IF_0_0_ALBK_IF_SATD_MASK                      0x20000000
#define BCHP_DS_QAFE_IF_0_0_ALBK_IF_SATD_SHIFT                     29

/* DS_QAFE_IF_0_0 :: ALBK :: reserved1 [28:28] */
#define BCHP_DS_QAFE_IF_0_0_ALBK_reserved1_MASK                    0x10000000
#define BCHP_DS_QAFE_IF_0_0_ALBK_reserved1_SHIFT                   28

/* DS_QAFE_IF_0_0 :: ALBK :: FRZ_RF [27:27] */
#define BCHP_DS_QAFE_IF_0_0_ALBK_FRZ_RF_MASK                       0x08000000
#define BCHP_DS_QAFE_IF_0_0_ALBK_FRZ_RF_SHIFT                      27

/* DS_QAFE_IF_0_0 :: ALBK :: FRZ_IF [26:26] */
#define BCHP_DS_QAFE_IF_0_0_ALBK_FRZ_IF_MASK                       0x04000000
#define BCHP_DS_QAFE_IF_0_0_ALBK_FRZ_IF_SHIFT                      26

/* DS_QAFE_IF_0_0 :: ALBK :: reserved2 [25:24] */
#define BCHP_DS_QAFE_IF_0_0_ALBK_reserved2_MASK                    0x03000000
#define BCHP_DS_QAFE_IF_0_0_ALBK_reserved2_SHIFT                   24

/* DS_QAFE_IF_0_0 :: ALBK :: RF_SAT_UP1_LOW0 [23:23] */
#define BCHP_DS_QAFE_IF_0_0_ALBK_RF_SAT_UP1_LOW0_MASK              0x00800000
#define BCHP_DS_QAFE_IF_0_0_ALBK_RF_SAT_UP1_LOW0_SHIFT             23

/* DS_QAFE_IF_0_0 :: ALBK :: IF_SAT_UP1_LOW0 [22:22] */
#define BCHP_DS_QAFE_IF_0_0_ALBK_IF_SAT_UP1_LOW0_MASK              0x00400000
#define BCHP_DS_QAFE_IF_0_0_ALBK_IF_SAT_UP1_LOW0_SHIFT             22

/* DS_QAFE_IF_0_0 :: ALBK :: reserved3 [21:00] */
#define BCHP_DS_QAFE_IF_0_0_ALBK_reserved3_MASK                    0x003fffff
#define BCHP_DS_QAFE_IF_0_0_ALBK_reserved3_SHIFT                   0

/***************************************************************************
 *ADSG - AI Fixed Values For AGC IF And RF Delta-Sigmas
 ***************************************************************************/
/* DS_QAFE_IF_0_0 :: ADSG :: IF_DELSIG_IN [31:16] */
#define BCHP_DS_QAFE_IF_0_0_ADSG_IF_DELSIG_IN_MASK                 0xffff0000
#define BCHP_DS_QAFE_IF_0_0_ADSG_IF_DELSIG_IN_SHIFT                16

/* DS_QAFE_IF_0_0 :: ADSG :: RF_DELSIG_IN [15:00] */
#define BCHP_DS_QAFE_IF_0_0_ADSG_RF_DELSIG_IN_MASK                 0x0000ffff
#define BCHP_DS_QAFE_IF_0_0_ADSG_RF_DELSIG_IN_SHIFT                0

#endif /* #ifndef BCHP_DS_QAFE_IF_0_0_H__ */

/* End of File */
