
---------- Begin Simulation Statistics ----------
simSeconds                                   0.042344                       # Number of seconds simulated (Second)
simTicks                                  42343742000                       # Number of ticks simulated (Tick)
finalTick                                 42343742000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    557.36                       # Real time elapsed on the host (Second)
hostTickRate                                 75971794                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                    175645680                       # Number of instructions simulated (Count)
simOps                                      201473575                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   315138                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     361477                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         84687485                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       202484294                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      417                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      202161865                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  13749                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1011135                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            873311                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 144                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            84550775                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.391011                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.375439                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  27275787     32.26%     32.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  11897976     14.07%     46.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  10742497     12.71%     59.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   7752884      9.17%     68.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   9021574     10.67%     78.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   6683800      7.91%     86.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   5014517      5.93%     92.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   3366075      3.98%     96.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   2795665      3.31%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              84550775                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   32375      0.06%      0.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 210432      0.37%      0.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                54575431     97.18%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     17      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                   199      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1326617      2.36%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14900      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     10238800      5.06%      5.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      89072275     44.06%     49.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      5977568      2.96%     52.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       5978937      2.96%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd     19673156      9.73%     64.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       803020      0.40%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          117      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     19673139      9.73%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult     19673072      9.73%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     25941676     12.83%     97.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      5130103      2.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      202161865                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.387152                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            56159986                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.277797                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                362629846                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               112732738                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       111507931                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                182418394                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                90763207                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        90541662                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   166461162                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    81621889                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         202123792                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      25921857                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     38073                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              997207                       # Number of nop insts executed (Count)
system.cpu.numRefs                           31050408                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       13753676                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5128551                       # Number of stores executed (Count)
system.cpu.numRate                           2.386702                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1458                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          136710                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   175645680                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     201473575                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.482150                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.482150                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.074045                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.074045                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  194055076                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  92920234                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                  212595460                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    58404306                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   58404702                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 165893756                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      213                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       25938262                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5143997                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4921408                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      4924442                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                13904075                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          13829576                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             20771                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              5330521                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7829                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 5327675                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999466                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17541                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 42                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6694                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1339                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5355                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          669                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1002967                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             20635                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     84405465                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.398736                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.293385                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        43165399     51.14%     51.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        12271388     14.54%     65.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2852637      3.38%     69.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2383703      2.82%     71.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          526501      0.62%     72.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         2811133      3.33%     75.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          884276      1.05%     76.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          212059      0.25%     77.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        19298369     22.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     84405465                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            176638566                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              202466461                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    30869196                       # Number of memory references committed (Count)
system.cpu.commit.loads                      25770408                       # Number of loads committed (Count)
system.cpu.commit.amos                            106                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         114                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   13683880                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         90401855                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   137694675                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11005                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     10222849      5.05%      5.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     89698952     44.30%     49.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      5974429      2.95%     52.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      5969927      2.95%     55.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     55.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     55.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     55.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     55.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     55.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     55.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     55.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd     19642699      9.70%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       802967      0.40%     65.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     65.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     19642723      9.70%     75.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult     19642624      9.70%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     25770408     12.73%     97.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      5098788      2.52%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    202466461                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      19298369                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       29539578                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          29539578                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      29539578                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         29539578                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       319974                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          319974                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       319974                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         319974                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  24188151990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  24188151990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  24188151990                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  24188151990                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     29859552                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      29859552                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     29859552                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     29859552                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.010716                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.010716                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.010716                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.010716                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 75594.116991                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 75594.116991                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 75594.116991                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 75594.116991                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       101616                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          596                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2210                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      45.980090                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    66.222222                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        54284                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             54284                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        51334                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         51334                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        51334                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        51334                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       268640                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       268640                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       268640                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       268640                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  20509191699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  20509191699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  20509191699                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  20509191699                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.008997                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.008997                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.008997                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.008997                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 76344.519427                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 76344.519427                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 76344.519427                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 76344.519427                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 267622                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     24446596                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        24446596                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       314260                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        314260                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  23859517000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  23859517000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     24760856                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     24760856                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.012692                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.012692                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 75922.856870                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 75922.856870                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        47877                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        47877                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       266383                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       266383                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  20376993500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  20376993500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.010758                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.010758                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 76495.097285                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 76495.097285                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       343000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       343000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 57166.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 57166.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       337000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       337000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 56166.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 56166.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4173908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4173908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31861.893130                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31861.893130                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4042908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4042908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30861.893130                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30861.893130                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5092982                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5092982                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5583                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5583                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    324461082                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    324461082                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5098565                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5098565                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001095                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001095                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 58115.902203                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58115.902203                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3457                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3457                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2126                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2126                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    128155291                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    128155291                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000417                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000417                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60280.005174                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60280.005174                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.119620                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             29808324                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             268646                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             110.957632                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.119620                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999140                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999140                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          573                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          331                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          119707278                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         119707278                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  8025254                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              49022393                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  16546565                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              10935180                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  21383                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5302339                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   833                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              203695450                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2816                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           16440456                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      177981358                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    13904075                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5346555                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      68082707                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   44388                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  711                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4655                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  16390125                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  6750                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           84550775                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.412728                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.358997                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 50845279     60.14%     60.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3414878      4.04%     64.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1458523      1.73%     65.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   879782      1.04%     66.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4504764      5.33%     72.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1915524      2.27%     74.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1688875      2.00%     76.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1448394      1.71%     78.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 18394756     21.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             84550775                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.164181                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.101625                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       16387516                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          16387516                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      16387516                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         16387516                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2609                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2609                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2609                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2609                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    172658998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    172658998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    172658998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    172658998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     16390125                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      16390125                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     16390125                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     16390125                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000159                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000159                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000159                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000159                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66178.228440                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66178.228440                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66178.228440                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66178.228440                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          755                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      50.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1774                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1774                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          578                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           578                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          578                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          578                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2031                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2031                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2031                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2031                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    135920999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    135920999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    135920999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    135920999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000124                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000124                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000124                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000124                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66923.190054                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66923.190054                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66923.190054                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66923.190054                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1774                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     16387516                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        16387516                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2609                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2609                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    172658998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    172658998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     16390125                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     16390125                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000159                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000159                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66178.228440                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66178.228440                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          578                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          578                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2031                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2031                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    135920999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    135920999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000124                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000124                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66923.190054                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66923.190054                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.908840                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             16389546                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2030                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            8073.667980                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.908840                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999644                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999644                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           65562530                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          65562530                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     21383                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   17049218                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   515079                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              203481918                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1895                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 25938262                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5143997                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   411                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    129443                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    25627                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             99                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          13242                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9884                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                23126                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                202060273                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               202049593                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 166164042                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 270843860                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.385826                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.613505                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                     1120194                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  167854                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   40                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  99                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  45209                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9260                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2113                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           25770408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.284110                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            18.413804                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               25464211     98.81%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2863      0.01%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 8210      0.03%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1228      0.00%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  869      0.00%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  272      0.00%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  212      0.00%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  233      0.00%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  192      0.00%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  360      0.00%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                728      0.00%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1284      0.00%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2070      0.01%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4448      0.02%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             242762      0.94%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1730      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1305      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              18352      0.07%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                732      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2113      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4742      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                448      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                206      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 84      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 47      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 95      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                184      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                183      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                300      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                244      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             9701      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1045                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             25770408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  21383                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 12808582                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                27598380                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          38456                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  21240924                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              22843050                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              203615029                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               4721631                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               13809958                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 101602                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  33856                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           246567065                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   548063029                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                194666781                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                131615594                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             245294949                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1272116                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     378                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 100                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  68113066                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        268567879                       # The number of ROB reads (Count)
system.cpu.rob.writes                       407085034                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                175645680                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  201473575                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    54                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    407                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   5738                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      6145                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   407                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  5738                       # number of overall hits (Count)
system.l2.overallHits::total                     6145                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1624                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               262762                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  264386                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1624                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              262762                       # number of overall misses (Count)
system.l2.overallMisses::total                 264386                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       128472500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     20041287000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        20169759500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      128472500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    20041287000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       20169759500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2031                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             268500                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                270531                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2031                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            268500                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               270531                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.799606                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.978629                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.977285                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.799606                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.978629                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.977285                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79108.682266                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 76271.633646                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    76289.060313                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79108.682266                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 76271.633646                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   76289.060313                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                51510                       # number of writebacks (Count)
system.l2.writebacks::total                     51510                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1624                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           262762                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              264386                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1624                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          262762                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             264386                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    112242500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  17413667000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    17525909500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    112242500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  17413667000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   17525909500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.799606                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.978629                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.977285                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.799606                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.978629                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.977285                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69114.839901                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 66271.633646                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 66289.098137                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69114.839901                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 66271.633646                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 66289.098137                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         260982                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          532                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            532                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2749500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2749500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18962.068966                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18962.068966                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             407                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                407                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1624                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1624                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    128472500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    128472500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2031                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2031                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.799606                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.799606                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79108.682266                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79108.682266                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1624                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1624                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    112242500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    112242500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.799606                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.799606                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69114.839901                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69114.839901                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1479                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1479                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    117827500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      117827500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2117                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2117                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.698630                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.698630                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79667.004733                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79667.004733                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1479                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1479                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    103037500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    103037500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.698630                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.698630                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69667.004733                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69667.004733                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           5100                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              5100                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       261283                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          261283                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  19923459500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  19923459500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       266383                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        266383                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.980855                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.980855                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 76252.414049                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 76252.414049                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       261283                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       261283                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  17310629500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  17310629500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.980855                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.980855                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 66252.414049                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66252.414049                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1773                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1773                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1773                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1773                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        54284                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            54284                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        54284                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        54284                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4086.620425                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       539394                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     265079                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.034842                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       3.627636                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        11.578308                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4071.414482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000886                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.002827                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.993998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997710                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  228                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  903                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2952                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   13                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4585655                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4585655                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     51510.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1623.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    262743.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000332120500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2866                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2866                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              590306                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              48685                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      264385                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      51510                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    264385                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    51510                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     19                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                264385                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                51510                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  256036                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    6800                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1092                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     409                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2780                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2871                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2878                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2866                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2866                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2866                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      92.210747                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     69.440315                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     99.834797                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2153     75.12%     75.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255          550     19.19%     94.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383          155      5.41%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            7      0.24%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2866                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2866                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.961968                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.957590                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.385991                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               87      3.04%      3.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                9      0.31%      3.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2696     94.07%     97.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               74      2.58%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2866                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                16920640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3296640                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              399601905.75504643                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              77854243.49128143                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   42343630000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     134043.37                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       103872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     16815552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3294656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2453066.146114342380                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 397120122.260333120823                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 77807388.869883075356                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1623                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       262762                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        51510                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     45442000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   6687836500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 989612236000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27998.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25452.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  19212041.08                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       103872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     16816768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       16920640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       103872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       103872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3296640                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3296640                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1623                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       262762                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          264385                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        51510                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          51510                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2453066                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      397148840                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         399601906                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2453066                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2453066                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     77854243                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         77854243                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     77854243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2453066                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     397148840                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        477456149                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               264366                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               51479                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        17667                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        15636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        15042                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        18775                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        14545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        16479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        18663                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        15797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        17990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        17632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        15539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        19180                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        14675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        15558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        16746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        14442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         3587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         4049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         4496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1583                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         4620                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         4676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         4722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         4491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1776416000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1321830000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         6733278500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6719.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           25469.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              238586                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              44161                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.78                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        33092                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   610.800435                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   439.541376                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   381.232320                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3366     10.17%     10.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         4692     14.18%     24.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3187      9.63%     33.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3577     10.81%     44.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1682      5.08%     49.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1498      4.53%     54.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1403      4.24%     58.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1333      4.03%     62.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12354     37.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        33092                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              16919424                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            3294656                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              399.573188                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               77.807389                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.73                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.12                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.52                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       116917500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        62131740                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      946792560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     125634960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3342412320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  11991188610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   6162154080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   22747231770                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   537.204099                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  15872759000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1413880000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25057103000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       119402220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        63452400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      940780680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     143085420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3342412320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  12306275490                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5896817760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   22812226290                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   538.739025                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  15194313250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1413880000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  25735548750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              262906                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         51510                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            208814                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1479                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1479                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         262906                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            145                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       789239                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  789239                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     20217280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 20217280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             264530                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   264530    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               264530                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           742416000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1393891750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         524854                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       260324                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             268413                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       105794                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1774                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           422810                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2117                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2117                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2031                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        266383                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           146                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          146                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5835                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       804914                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 810749                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       243456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     20658176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                20901632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          260982                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3296640                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            531659                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002240                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.047277                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  530468     99.78%     99.78% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1191      0.22%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              531659                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  42343742000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          326094500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3046497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         402823499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        540073                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       269396                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1190                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1190                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
