#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa37b624870 .scope module, "testbench" "testbench" 2 23;
 .timescale -9 -12;
v0x7fa37b65ceb0_0 .var "Clk", 0 0;
v0x7fa37b65cfc0_0 .var "Start", 0 0;
S_0x7fa37b62b3b0 .scope module, "CPU" "Simple_Single_CPU" 2 28, 3 11 0, S_0x7fa37b624870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0x7fa37b65d050 .functor AND 1, L_0x7fa37b65dec0, v0x7fa37b655260_0, C4<1>, C4<1>;
v0x7fa37b65af50_0 .net "ALUCtrl", 3 0, v0x7fa37b648e20_0;  1 drivers
v0x7fa37b65b030_0 .net "ALUOp", 2 0, v0x7fa37b6551a0_0;  1 drivers
v0x7fa37b65b110_0 .net "ALUSrc", 0 0, v0x7fa37b655110_0;  1 drivers
v0x7fa37b65b1e0_0 .net "ALU_Result", 31 0, v0x7fa37b624a50_0;  1 drivers
v0x7fa37b65b270_0 .net "Addr_MUX", 31 0, L_0x7fa37b660560;  1 drivers
v0x7fa37b65b380_0 .net "Branch", 0 0, v0x7fa37b655260_0;  1 drivers
v0x7fa37b65b410_0 .net "Jump", 0 0, v0x7fa37b655310_0;  1 drivers
v0x7fa37b65b4e0_0 .net "MUX_ALU", 31 0, v0x7fa37b658370_0;  1 drivers
v0x7fa37b65b5b0_0 .net "MUX_MUX", 31 0, v0x7fa37b6563a0_0;  1 drivers
v0x7fa37b65b6c0_0 .net "MUX_Reg", 4 0, v0x7fa37b657d10_0;  1 drivers
v0x7fa37b65b790_0 .net "MemRead", 0 0, v0x7fa37b6553a0_0;  1 drivers
v0x7fa37b65b860_0 .net "MemToReg", 0 0, v0x7fa37b655520_0;  1 drivers
v0x7fa37b65b930_0 .net "MemWrite", 0 0, v0x7fa37b655470_0;  1 drivers
v0x7fa37b65ba00_0 .net "PC_addr", 31 0, v0x7fa37b6594f0_0;  1 drivers
v0x7fa37b65ba90_0 .net "PC_addr_4", 31 0, L_0x7fa37b65d140;  1 drivers
v0x7fa37b65bba0_0 .net "RS_data", 31 0, L_0x7fa37b65d980;  1 drivers
v0x7fa37b65bc30_0 .net "RT_data", 31 0, L_0x7fa37b65dc70;  1 drivers
v0x7fa37b65bdc0_0 .net "Readdata", 31 0, v0x7fa37b6547f0_0;  1 drivers
v0x7fa37b65be50_0 .net "RegDst", 0 0, v0x7fa37b6555b0_0;  1 drivers
v0x7fa37b65bee0_0 .net "RegWrite", 0 0, v0x7fa37b655640_0;  1 drivers
v0x7fa37b65bf70_0 .net "S_Extend", 31 0, v0x7fa37b65a960_0;  1 drivers
v0x7fa37b65c000_0 .net "Shift_Left_2", 31 0, L_0x7fa37b6606c0;  1 drivers
v0x7fa37b65c0d0_0 .net "WriteData", 31 0, v0x7fa37b656a20_0;  1 drivers
v0x7fa37b65c1a0_0 .net "WriteData_src", 31 0, v0x7fa37b657080_0;  1 drivers
v0x7fa37b65c270_0 .net *"_ivl_16", 3 0, L_0x7fa37b660820;  1 drivers
L_0x7fa3800781b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa37b65c300_0 .net/2u *"_ivl_17", 1 0, L_0x7fa3800781b8;  1 drivers
v0x7fa37b65c390_0 .net "and_MUX", 0 0, L_0x7fa37b65d050;  1 drivers
v0x7fa37b65c420_0 .net "clk_i", 0 0, v0x7fa37b65ceb0_0;  1 drivers
v0x7fa37b65c4b0_0 .net "funcode", 5 0, L_0x7fa37b65d720;  1 drivers
v0x7fa37b65c540_0 .net "jal", 0 0, v0x7fa37b655810_0;  1 drivers
v0x7fa37b65c5d0_0 .net "jr", 0 0, v0x7fa37b634370_0;  1 drivers
v0x7fa37b65c6a0_0 .net "next_PC", 31 0, v0x7fa37b6589c0_0;  1 drivers
v0x7fa37b65c770_0 .net "opcode", 5 0, L_0x7fa37b65d2c0;  1 drivers
v0x7fa37b65bcc0_0 .net "rd_addr", 4 0, L_0x7fa37b65d520;  1 drivers
v0x7fa37b65ca00_0 .net "rs_addr", 4 0, L_0x7fa37b65d360;  1 drivers
v0x7fa37b65ca90_0 .net "rst_i", 0 0, v0x7fa37b65cfc0_0;  1 drivers
v0x7fa37b65cb20_0 .net "rt_addr", 4 0, L_0x7fa37b65d480;  1 drivers
v0x7fa37b65cbf0_0 .net "shamt", 4 0, L_0x7fa37b65d680;  1 drivers
v0x7fa37b65cc80_0 .net "to_jal", 4 0, v0x7fa37b659010_0;  1 drivers
v0x7fa37b65cd50_0 .net "to_jr", 31 0, v0x7fa37b6576c0_0;  1 drivers
v0x7fa37b65ce20_0 .net "zero", 0 0, L_0x7fa37b65dec0;  1 drivers
L_0x7fa37b65d2c0 .part v0x7fa37b655d20_0, 26, 6;
L_0x7fa37b65d360 .part v0x7fa37b655d20_0, 21, 5;
L_0x7fa37b65d480 .part v0x7fa37b655d20_0, 16, 5;
L_0x7fa37b65d520 .part v0x7fa37b655d20_0, 11, 5;
L_0x7fa37b65d680 .part v0x7fa37b655d20_0, 6, 5;
L_0x7fa37b65d720 .part v0x7fa37b655d20_0, 0, 6;
L_0x7fa37b65dd60 .concat [ 6 5 5 0], L_0x7fa37b65d720, L_0x7fa37b65d680, L_0x7fa37b65d520;
L_0x7fa37b660820 .part L_0x7fa37b65d140, 28, 4;
LS_0x7fa37b6608c0_0_0 .concat [ 2 6 5 5], L_0x7fa3800781b8, L_0x7fa37b65d720, L_0x7fa37b65d680, L_0x7fa37b65d520;
LS_0x7fa37b6608c0_0_4 .concat [ 5 5 4 0], L_0x7fa37b65d480, L_0x7fa37b65d360, L_0x7fa37b660820;
L_0x7fa37b6608c0 .concat [ 18 14 0 0], LS_0x7fa37b6608c0_0_0, LS_0x7fa37b6608c0_0_4;
S_0x7fa37b62a1d0 .scope module, "AC" "ALU_Ctrl" 3 126, 4 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
    .port_info 3 /OUTPUT 1 "jr_i";
v0x7fa37b648e20_0 .var "ALUCtrl_o", 3 0;
v0x7fa37b634580_0 .net "ALUOp_i", 2 0, v0x7fa37b6551a0_0;  alias, 1 drivers
v0x7fa37b6342b0_0 .net "funct_i", 5 0, L_0x7fa37b65d720;  alias, 1 drivers
v0x7fa37b634370_0 .var "jr_i", 0 0;
E_0x7fa37b60f0c0 .event edge, v0x7fa37b634580_0, v0x7fa37b6342b0_0;
S_0x7fa37b6332b0 .scope module, "ALU" "ALU" 3 145, 5 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
L_0x7fa380078128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa37b6330c0_0 .net/2u *"_ivl_0", 31 0, L_0x7fa380078128;  1 drivers
v0x7fa37b633150_0 .net "ctrl_i", 3 0, v0x7fa37b648e20_0;  alias, 1 drivers
v0x7fa37b624a50_0 .var "result_o", 31 0;
v0x7fa37b624ae0_0 .net/s "src1_i", 31 0, L_0x7fa37b65d980;  alias, 1 drivers
v0x7fa37b604bb0_0 .net/s "src2_i", 31 0, v0x7fa37b658370_0;  alias, 1 drivers
v0x7fa37b604c40_0 .net "zero_o", 0 0, L_0x7fa37b65dec0;  alias, 1 drivers
E_0x7fa37b6335e0 .event edge, v0x7fa37b648e20_0, v0x7fa37b624ae0_0, v0x7fa37b604bb0_0;
L_0x7fa37b65dec0 .cmp/eq 32, v0x7fa37b624a50_0, L_0x7fa380078128;
S_0x7fa37b653100 .scope module, "Adder1" "Adder" 3 73, 6 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x7fa37b604df0_0 .net "src1_i", 31 0, v0x7fa37b6594f0_0;  alias, 1 drivers
L_0x7fa380078008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa37b653270_0 .net "src2_i", 31 0, L_0x7fa380078008;  1 drivers
v0x7fa37b653300_0 .net "sum_o", 31 0, L_0x7fa37b65d140;  alias, 1 drivers
L_0x7fa37b65d140 .arith/sum 32, v0x7fa37b6594f0_0, L_0x7fa380078008;
S_0x7fa37b653410 .scope module, "Adder2" "Adder" 3 162, 6 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x7fa37b653620_0 .net "src1_i", 31 0, L_0x7fa37b6606c0;  alias, 1 drivers
v0x7fa37b6536e0_0 .net "src2_i", 31 0, L_0x7fa37b65d140;  alias, 1 drivers
v0x7fa37b6537a0_0 .net "sum_o", 31 0, L_0x7fa37b660560;  alias, 1 drivers
L_0x7fa37b660560 .arith/sum 32, L_0x7fa37b6606c0, L_0x7fa37b65d140;
S_0x7fa37b6538a0 .scope module, "Data_Memory" "Data_Memory" 3 153, 7 21 0, S_0x7fa37b62b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7fa37b653bd0 .array "Mem", 127 0, 7 0;
v0x7fa37b654480_0 .net "MemRead_i", 0 0, v0x7fa37b6553a0_0;  alias, 1 drivers
v0x7fa37b654520_0 .net "MemWrite_i", 0 0, v0x7fa37b655470_0;  alias, 1 drivers
v0x7fa37b6545b0_0 .net "addr_i", 31 0, v0x7fa37b624a50_0;  alias, 1 drivers
v0x7fa37b654670_0 .net "clk_i", 0 0, v0x7fa37b65ceb0_0;  alias, 1 drivers
v0x7fa37b654740_0 .net "data_i", 31 0, L_0x7fa37b65dc70;  alias, 1 drivers
v0x7fa37b6547f0_0 .var "data_o", 31 0;
v0x7fa37b6548a0_0 .var/i "i", 31 0;
v0x7fa37b654950 .array "memory", 31 0;
v0x7fa37b654950_0 .net v0x7fa37b654950 0, 31 0, L_0x7fa37b65dfe0; 1 drivers
v0x7fa37b654950_1 .net v0x7fa37b654950 1, 31 0, L_0x7fa37b65e0a0; 1 drivers
v0x7fa37b654950_2 .net v0x7fa37b654950 2, 31 0, L_0x7fa37b65e1f0; 1 drivers
v0x7fa37b654950_3 .net v0x7fa37b654950 3, 31 0, L_0x7fa37b65e320; 1 drivers
v0x7fa37b654950_4 .net v0x7fa37b654950 4, 31 0, L_0x7fa37b65e430; 1 drivers
v0x7fa37b654950_5 .net v0x7fa37b654950 5, 31 0, L_0x7fa37b65e570; 1 drivers
v0x7fa37b654950_6 .net v0x7fa37b654950 6, 31 0, L_0x7fa37b65e680; 1 drivers
v0x7fa37b654950_7 .net v0x7fa37b654950 7, 31 0, L_0x7fa37b65e7d0; 1 drivers
v0x7fa37b654950_8 .net v0x7fa37b654950 8, 31 0, L_0x7fa37b65e8d0; 1 drivers
v0x7fa37b654950_9 .net v0x7fa37b654950 9, 31 0, L_0x7fa37b65ea30; 1 drivers
v0x7fa37b654950_10 .net v0x7fa37b654950 10, 31 0, L_0x7fa37b65eb20; 1 drivers
v0x7fa37b654950_11 .net v0x7fa37b654950 11, 31 0, L_0x7fa37b65ec90; 1 drivers
v0x7fa37b654950_12 .net v0x7fa37b654950 12, 31 0, L_0x7fa37b65ed80; 1 drivers
v0x7fa37b654950_13 .net v0x7fa37b654950 13, 31 0, L_0x7fa37b65ef00; 1 drivers
v0x7fa37b654950_14 .net v0x7fa37b654950 14, 31 0, L_0x7fa37b65efd0; 1 drivers
v0x7fa37b654950_15 .net v0x7fa37b654950 15, 31 0, L_0x7fa37b65f160; 1 drivers
v0x7fa37b654950_16 .net v0x7fa37b654950 16, 31 0, L_0x7fa37b65f230; 1 drivers
v0x7fa37b654950_17 .net v0x7fa37b654950 17, 31 0, L_0x7fa37b65f3d0; 1 drivers
v0x7fa37b654950_18 .net v0x7fa37b654950 18, 31 0, L_0x7fa37b65f4a0; 1 drivers
v0x7fa37b654950_19 .net v0x7fa37b654950 19, 31 0, L_0x7fa37b65f630; 1 drivers
v0x7fa37b654950_20 .net v0x7fa37b654950 20, 31 0, L_0x7fa37b65f700; 1 drivers
v0x7fa37b654950_21 .net v0x7fa37b654950 21, 31 0, L_0x7fa37b65f590; 1 drivers
v0x7fa37b654950_22 .net v0x7fa37b654950 22, 31 0, L_0x7fa37b65f920; 1 drivers
v0x7fa37b654950_23 .net v0x7fa37b654950 23, 31 0, L_0x7fa37b65faf0; 1 drivers
v0x7fa37b654950_24 .net v0x7fa37b654950 24, 31 0, L_0x7fa37b65fbc0; 1 drivers
v0x7fa37b654950_25 .net v0x7fa37b654950 25, 31 0, L_0x7fa37b65fd50; 1 drivers
v0x7fa37b654950_26 .net v0x7fa37b654950 26, 31 0, L_0x7fa37b65fe20; 1 drivers
v0x7fa37b654950_27 .net v0x7fa37b654950 27, 31 0, L_0x7fa37b65ffc0; 1 drivers
v0x7fa37b654950_28 .net v0x7fa37b654950 28, 31 0, L_0x7fa37b660090; 1 drivers
v0x7fa37b654950_29 .net v0x7fa37b654950 29, 31 0, L_0x7fa37b660220; 1 drivers
v0x7fa37b654950_30 .net v0x7fa37b654950 30, 31 0, L_0x7fa37b6602f0; 1 drivers
v0x7fa37b654950_31 .net v0x7fa37b654950 31, 31 0, L_0x7fa37b660490; 1 drivers
E_0x7fa37b653b60 .event edge, v0x7fa37b654480_0, v0x7fa37b624a50_0;
E_0x7fa37b653b90 .event posedge, v0x7fa37b654670_0;
v0x7fa37b653bd0_0 .array/port v0x7fa37b653bd0, 0;
v0x7fa37b653bd0_1 .array/port v0x7fa37b653bd0, 1;
v0x7fa37b653bd0_2 .array/port v0x7fa37b653bd0, 2;
v0x7fa37b653bd0_3 .array/port v0x7fa37b653bd0, 3;
L_0x7fa37b65dfe0 .concat [ 8 8 8 8], v0x7fa37b653bd0_0, v0x7fa37b653bd0_1, v0x7fa37b653bd0_2, v0x7fa37b653bd0_3;
v0x7fa37b653bd0_4 .array/port v0x7fa37b653bd0, 4;
v0x7fa37b653bd0_5 .array/port v0x7fa37b653bd0, 5;
v0x7fa37b653bd0_6 .array/port v0x7fa37b653bd0, 6;
v0x7fa37b653bd0_7 .array/port v0x7fa37b653bd0, 7;
L_0x7fa37b65e0a0 .concat [ 8 8 8 8], v0x7fa37b653bd0_4, v0x7fa37b653bd0_5, v0x7fa37b653bd0_6, v0x7fa37b653bd0_7;
v0x7fa37b653bd0_8 .array/port v0x7fa37b653bd0, 8;
v0x7fa37b653bd0_9 .array/port v0x7fa37b653bd0, 9;
v0x7fa37b653bd0_10 .array/port v0x7fa37b653bd0, 10;
v0x7fa37b653bd0_11 .array/port v0x7fa37b653bd0, 11;
L_0x7fa37b65e1f0 .concat [ 8 8 8 8], v0x7fa37b653bd0_8, v0x7fa37b653bd0_9, v0x7fa37b653bd0_10, v0x7fa37b653bd0_11;
v0x7fa37b653bd0_12 .array/port v0x7fa37b653bd0, 12;
v0x7fa37b653bd0_13 .array/port v0x7fa37b653bd0, 13;
v0x7fa37b653bd0_14 .array/port v0x7fa37b653bd0, 14;
v0x7fa37b653bd0_15 .array/port v0x7fa37b653bd0, 15;
L_0x7fa37b65e320 .concat [ 8 8 8 8], v0x7fa37b653bd0_12, v0x7fa37b653bd0_13, v0x7fa37b653bd0_14, v0x7fa37b653bd0_15;
v0x7fa37b653bd0_16 .array/port v0x7fa37b653bd0, 16;
v0x7fa37b653bd0_17 .array/port v0x7fa37b653bd0, 17;
v0x7fa37b653bd0_18 .array/port v0x7fa37b653bd0, 18;
v0x7fa37b653bd0_19 .array/port v0x7fa37b653bd0, 19;
L_0x7fa37b65e430 .concat [ 8 8 8 8], v0x7fa37b653bd0_16, v0x7fa37b653bd0_17, v0x7fa37b653bd0_18, v0x7fa37b653bd0_19;
v0x7fa37b653bd0_20 .array/port v0x7fa37b653bd0, 20;
v0x7fa37b653bd0_21 .array/port v0x7fa37b653bd0, 21;
v0x7fa37b653bd0_22 .array/port v0x7fa37b653bd0, 22;
v0x7fa37b653bd0_23 .array/port v0x7fa37b653bd0, 23;
L_0x7fa37b65e570 .concat [ 8 8 8 8], v0x7fa37b653bd0_20, v0x7fa37b653bd0_21, v0x7fa37b653bd0_22, v0x7fa37b653bd0_23;
v0x7fa37b653bd0_24 .array/port v0x7fa37b653bd0, 24;
v0x7fa37b653bd0_25 .array/port v0x7fa37b653bd0, 25;
v0x7fa37b653bd0_26 .array/port v0x7fa37b653bd0, 26;
v0x7fa37b653bd0_27 .array/port v0x7fa37b653bd0, 27;
L_0x7fa37b65e680 .concat [ 8 8 8 8], v0x7fa37b653bd0_24, v0x7fa37b653bd0_25, v0x7fa37b653bd0_26, v0x7fa37b653bd0_27;
v0x7fa37b653bd0_28 .array/port v0x7fa37b653bd0, 28;
v0x7fa37b653bd0_29 .array/port v0x7fa37b653bd0, 29;
v0x7fa37b653bd0_30 .array/port v0x7fa37b653bd0, 30;
v0x7fa37b653bd0_31 .array/port v0x7fa37b653bd0, 31;
L_0x7fa37b65e7d0 .concat [ 8 8 8 8], v0x7fa37b653bd0_28, v0x7fa37b653bd0_29, v0x7fa37b653bd0_30, v0x7fa37b653bd0_31;
v0x7fa37b653bd0_32 .array/port v0x7fa37b653bd0, 32;
v0x7fa37b653bd0_33 .array/port v0x7fa37b653bd0, 33;
v0x7fa37b653bd0_34 .array/port v0x7fa37b653bd0, 34;
v0x7fa37b653bd0_35 .array/port v0x7fa37b653bd0, 35;
L_0x7fa37b65e8d0 .concat [ 8 8 8 8], v0x7fa37b653bd0_32, v0x7fa37b653bd0_33, v0x7fa37b653bd0_34, v0x7fa37b653bd0_35;
v0x7fa37b653bd0_36 .array/port v0x7fa37b653bd0, 36;
v0x7fa37b653bd0_37 .array/port v0x7fa37b653bd0, 37;
v0x7fa37b653bd0_38 .array/port v0x7fa37b653bd0, 38;
v0x7fa37b653bd0_39 .array/port v0x7fa37b653bd0, 39;
L_0x7fa37b65ea30 .concat [ 8 8 8 8], v0x7fa37b653bd0_36, v0x7fa37b653bd0_37, v0x7fa37b653bd0_38, v0x7fa37b653bd0_39;
v0x7fa37b653bd0_40 .array/port v0x7fa37b653bd0, 40;
v0x7fa37b653bd0_41 .array/port v0x7fa37b653bd0, 41;
v0x7fa37b653bd0_42 .array/port v0x7fa37b653bd0, 42;
v0x7fa37b653bd0_43 .array/port v0x7fa37b653bd0, 43;
L_0x7fa37b65eb20 .concat [ 8 8 8 8], v0x7fa37b653bd0_40, v0x7fa37b653bd0_41, v0x7fa37b653bd0_42, v0x7fa37b653bd0_43;
v0x7fa37b653bd0_44 .array/port v0x7fa37b653bd0, 44;
v0x7fa37b653bd0_45 .array/port v0x7fa37b653bd0, 45;
v0x7fa37b653bd0_46 .array/port v0x7fa37b653bd0, 46;
v0x7fa37b653bd0_47 .array/port v0x7fa37b653bd0, 47;
L_0x7fa37b65ec90 .concat [ 8 8 8 8], v0x7fa37b653bd0_44, v0x7fa37b653bd0_45, v0x7fa37b653bd0_46, v0x7fa37b653bd0_47;
v0x7fa37b653bd0_48 .array/port v0x7fa37b653bd0, 48;
v0x7fa37b653bd0_49 .array/port v0x7fa37b653bd0, 49;
v0x7fa37b653bd0_50 .array/port v0x7fa37b653bd0, 50;
v0x7fa37b653bd0_51 .array/port v0x7fa37b653bd0, 51;
L_0x7fa37b65ed80 .concat [ 8 8 8 8], v0x7fa37b653bd0_48, v0x7fa37b653bd0_49, v0x7fa37b653bd0_50, v0x7fa37b653bd0_51;
v0x7fa37b653bd0_52 .array/port v0x7fa37b653bd0, 52;
v0x7fa37b653bd0_53 .array/port v0x7fa37b653bd0, 53;
v0x7fa37b653bd0_54 .array/port v0x7fa37b653bd0, 54;
v0x7fa37b653bd0_55 .array/port v0x7fa37b653bd0, 55;
L_0x7fa37b65ef00 .concat [ 8 8 8 8], v0x7fa37b653bd0_52, v0x7fa37b653bd0_53, v0x7fa37b653bd0_54, v0x7fa37b653bd0_55;
v0x7fa37b653bd0_56 .array/port v0x7fa37b653bd0, 56;
v0x7fa37b653bd0_57 .array/port v0x7fa37b653bd0, 57;
v0x7fa37b653bd0_58 .array/port v0x7fa37b653bd0, 58;
v0x7fa37b653bd0_59 .array/port v0x7fa37b653bd0, 59;
L_0x7fa37b65efd0 .concat [ 8 8 8 8], v0x7fa37b653bd0_56, v0x7fa37b653bd0_57, v0x7fa37b653bd0_58, v0x7fa37b653bd0_59;
v0x7fa37b653bd0_60 .array/port v0x7fa37b653bd0, 60;
v0x7fa37b653bd0_61 .array/port v0x7fa37b653bd0, 61;
v0x7fa37b653bd0_62 .array/port v0x7fa37b653bd0, 62;
v0x7fa37b653bd0_63 .array/port v0x7fa37b653bd0, 63;
L_0x7fa37b65f160 .concat [ 8 8 8 8], v0x7fa37b653bd0_60, v0x7fa37b653bd0_61, v0x7fa37b653bd0_62, v0x7fa37b653bd0_63;
v0x7fa37b653bd0_64 .array/port v0x7fa37b653bd0, 64;
v0x7fa37b653bd0_65 .array/port v0x7fa37b653bd0, 65;
v0x7fa37b653bd0_66 .array/port v0x7fa37b653bd0, 66;
v0x7fa37b653bd0_67 .array/port v0x7fa37b653bd0, 67;
L_0x7fa37b65f230 .concat [ 8 8 8 8], v0x7fa37b653bd0_64, v0x7fa37b653bd0_65, v0x7fa37b653bd0_66, v0x7fa37b653bd0_67;
v0x7fa37b653bd0_68 .array/port v0x7fa37b653bd0, 68;
v0x7fa37b653bd0_69 .array/port v0x7fa37b653bd0, 69;
v0x7fa37b653bd0_70 .array/port v0x7fa37b653bd0, 70;
v0x7fa37b653bd0_71 .array/port v0x7fa37b653bd0, 71;
L_0x7fa37b65f3d0 .concat [ 8 8 8 8], v0x7fa37b653bd0_68, v0x7fa37b653bd0_69, v0x7fa37b653bd0_70, v0x7fa37b653bd0_71;
v0x7fa37b653bd0_72 .array/port v0x7fa37b653bd0, 72;
v0x7fa37b653bd0_73 .array/port v0x7fa37b653bd0, 73;
v0x7fa37b653bd0_74 .array/port v0x7fa37b653bd0, 74;
v0x7fa37b653bd0_75 .array/port v0x7fa37b653bd0, 75;
L_0x7fa37b65f4a0 .concat [ 8 8 8 8], v0x7fa37b653bd0_72, v0x7fa37b653bd0_73, v0x7fa37b653bd0_74, v0x7fa37b653bd0_75;
v0x7fa37b653bd0_76 .array/port v0x7fa37b653bd0, 76;
v0x7fa37b653bd0_77 .array/port v0x7fa37b653bd0, 77;
v0x7fa37b653bd0_78 .array/port v0x7fa37b653bd0, 78;
v0x7fa37b653bd0_79 .array/port v0x7fa37b653bd0, 79;
L_0x7fa37b65f630 .concat [ 8 8 8 8], v0x7fa37b653bd0_76, v0x7fa37b653bd0_77, v0x7fa37b653bd0_78, v0x7fa37b653bd0_79;
v0x7fa37b653bd0_80 .array/port v0x7fa37b653bd0, 80;
v0x7fa37b653bd0_81 .array/port v0x7fa37b653bd0, 81;
v0x7fa37b653bd0_82 .array/port v0x7fa37b653bd0, 82;
v0x7fa37b653bd0_83 .array/port v0x7fa37b653bd0, 83;
L_0x7fa37b65f700 .concat [ 8 8 8 8], v0x7fa37b653bd0_80, v0x7fa37b653bd0_81, v0x7fa37b653bd0_82, v0x7fa37b653bd0_83;
v0x7fa37b653bd0_84 .array/port v0x7fa37b653bd0, 84;
v0x7fa37b653bd0_85 .array/port v0x7fa37b653bd0, 85;
v0x7fa37b653bd0_86 .array/port v0x7fa37b653bd0, 86;
v0x7fa37b653bd0_87 .array/port v0x7fa37b653bd0, 87;
L_0x7fa37b65f590 .concat [ 8 8 8 8], v0x7fa37b653bd0_84, v0x7fa37b653bd0_85, v0x7fa37b653bd0_86, v0x7fa37b653bd0_87;
v0x7fa37b653bd0_88 .array/port v0x7fa37b653bd0, 88;
v0x7fa37b653bd0_89 .array/port v0x7fa37b653bd0, 89;
v0x7fa37b653bd0_90 .array/port v0x7fa37b653bd0, 90;
v0x7fa37b653bd0_91 .array/port v0x7fa37b653bd0, 91;
L_0x7fa37b65f920 .concat [ 8 8 8 8], v0x7fa37b653bd0_88, v0x7fa37b653bd0_89, v0x7fa37b653bd0_90, v0x7fa37b653bd0_91;
v0x7fa37b653bd0_92 .array/port v0x7fa37b653bd0, 92;
v0x7fa37b653bd0_93 .array/port v0x7fa37b653bd0, 93;
v0x7fa37b653bd0_94 .array/port v0x7fa37b653bd0, 94;
v0x7fa37b653bd0_95 .array/port v0x7fa37b653bd0, 95;
L_0x7fa37b65faf0 .concat [ 8 8 8 8], v0x7fa37b653bd0_92, v0x7fa37b653bd0_93, v0x7fa37b653bd0_94, v0x7fa37b653bd0_95;
v0x7fa37b653bd0_96 .array/port v0x7fa37b653bd0, 96;
v0x7fa37b653bd0_97 .array/port v0x7fa37b653bd0, 97;
v0x7fa37b653bd0_98 .array/port v0x7fa37b653bd0, 98;
v0x7fa37b653bd0_99 .array/port v0x7fa37b653bd0, 99;
L_0x7fa37b65fbc0 .concat [ 8 8 8 8], v0x7fa37b653bd0_96, v0x7fa37b653bd0_97, v0x7fa37b653bd0_98, v0x7fa37b653bd0_99;
v0x7fa37b653bd0_100 .array/port v0x7fa37b653bd0, 100;
v0x7fa37b653bd0_101 .array/port v0x7fa37b653bd0, 101;
v0x7fa37b653bd0_102 .array/port v0x7fa37b653bd0, 102;
v0x7fa37b653bd0_103 .array/port v0x7fa37b653bd0, 103;
L_0x7fa37b65fd50 .concat [ 8 8 8 8], v0x7fa37b653bd0_100, v0x7fa37b653bd0_101, v0x7fa37b653bd0_102, v0x7fa37b653bd0_103;
v0x7fa37b653bd0_104 .array/port v0x7fa37b653bd0, 104;
v0x7fa37b653bd0_105 .array/port v0x7fa37b653bd0, 105;
v0x7fa37b653bd0_106 .array/port v0x7fa37b653bd0, 106;
v0x7fa37b653bd0_107 .array/port v0x7fa37b653bd0, 107;
L_0x7fa37b65fe20 .concat [ 8 8 8 8], v0x7fa37b653bd0_104, v0x7fa37b653bd0_105, v0x7fa37b653bd0_106, v0x7fa37b653bd0_107;
v0x7fa37b653bd0_108 .array/port v0x7fa37b653bd0, 108;
v0x7fa37b653bd0_109 .array/port v0x7fa37b653bd0, 109;
v0x7fa37b653bd0_110 .array/port v0x7fa37b653bd0, 110;
v0x7fa37b653bd0_111 .array/port v0x7fa37b653bd0, 111;
L_0x7fa37b65ffc0 .concat [ 8 8 8 8], v0x7fa37b653bd0_108, v0x7fa37b653bd0_109, v0x7fa37b653bd0_110, v0x7fa37b653bd0_111;
v0x7fa37b653bd0_112 .array/port v0x7fa37b653bd0, 112;
v0x7fa37b653bd0_113 .array/port v0x7fa37b653bd0, 113;
v0x7fa37b653bd0_114 .array/port v0x7fa37b653bd0, 114;
v0x7fa37b653bd0_115 .array/port v0x7fa37b653bd0, 115;
L_0x7fa37b660090 .concat [ 8 8 8 8], v0x7fa37b653bd0_112, v0x7fa37b653bd0_113, v0x7fa37b653bd0_114, v0x7fa37b653bd0_115;
v0x7fa37b653bd0_116 .array/port v0x7fa37b653bd0, 116;
v0x7fa37b653bd0_117 .array/port v0x7fa37b653bd0, 117;
v0x7fa37b653bd0_118 .array/port v0x7fa37b653bd0, 118;
v0x7fa37b653bd0_119 .array/port v0x7fa37b653bd0, 119;
L_0x7fa37b660220 .concat [ 8 8 8 8], v0x7fa37b653bd0_116, v0x7fa37b653bd0_117, v0x7fa37b653bd0_118, v0x7fa37b653bd0_119;
v0x7fa37b653bd0_120 .array/port v0x7fa37b653bd0, 120;
v0x7fa37b653bd0_121 .array/port v0x7fa37b653bd0, 121;
v0x7fa37b653bd0_122 .array/port v0x7fa37b653bd0, 122;
v0x7fa37b653bd0_123 .array/port v0x7fa37b653bd0, 123;
L_0x7fa37b6602f0 .concat [ 8 8 8 8], v0x7fa37b653bd0_120, v0x7fa37b653bd0_121, v0x7fa37b653bd0_122, v0x7fa37b653bd0_123;
v0x7fa37b653bd0_124 .array/port v0x7fa37b653bd0, 124;
v0x7fa37b653bd0_125 .array/port v0x7fa37b653bd0, 125;
v0x7fa37b653bd0_126 .array/port v0x7fa37b653bd0, 126;
v0x7fa37b653bd0_127 .array/port v0x7fa37b653bd0, 127;
L_0x7fa37b660490 .concat [ 8 8 8 8], v0x7fa37b653bd0_124, v0x7fa37b653bd0_125, v0x7fa37b653bd0_126, v0x7fa37b653bd0_127;
S_0x7fa37b654de0 .scope module, "Decoder" "Decoder" 3 110, 8 12 0, S_0x7fa37b62b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 3 "ALU_op_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
    .port_info 6 /OUTPUT 1 "Jump_o";
    .port_info 7 /OUTPUT 1 "MemRead_o";
    .port_info 8 /OUTPUT 1 "MemWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 1 "jal_o";
v0x7fa37b655110_0 .var "ALUSrc_o", 0 0;
v0x7fa37b6551a0_0 .var "ALU_op_o", 2 0;
v0x7fa37b655260_0 .var "Branch_o", 0 0;
v0x7fa37b655310_0 .var "Jump_o", 0 0;
v0x7fa37b6553a0_0 .var "MemRead_o", 0 0;
v0x7fa37b655470_0 .var "MemWrite_o", 0 0;
v0x7fa37b655520_0 .var "MemtoReg_o", 0 0;
v0x7fa37b6555b0_0 .var "RegDst_o", 0 0;
v0x7fa37b655640_0 .var "RegWrite_o", 0 0;
v0x7fa37b655760_0 .net "instr_op_i", 5 0, L_0x7fa37b65d2c0;  alias, 1 drivers
v0x7fa37b655810_0 .var "jal_o", 0 0;
E_0x7fa37b653aa0 .event edge, v0x7fa37b655760_0;
S_0x7fa37b6559c0 .scope module, "IM" "Instr_Memory" 3 79, 9 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v0x7fa37b655bd0 .array "Instr_Mem", 31 0, 31 0;
v0x7fa37b655c80_0 .var/i "i", 31 0;
v0x7fa37b655d20_0 .var "instr_o", 31 0;
v0x7fa37b655db0_0 .net "pc_addr_i", 31 0, v0x7fa37b6594f0_0;  alias, 1 drivers
E_0x7fa37b655b80 .event edge, v0x7fa37b604df0_0;
S_0x7fa37b655e70 .scope module, "MUX_MUX_MUX" "MUX_2to1" 3 180, 10 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fa37b656030 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7fa37b656220_0 .net "data0_i", 31 0, L_0x7fa37b65d140;  alias, 1 drivers
v0x7fa37b656310_0 .net "data1_i", 31 0, L_0x7fa37b660560;  alias, 1 drivers
v0x7fa37b6563a0_0 .var "data_o", 31 0;
v0x7fa37b656430_0 .net "select_i", 0 0, L_0x7fa37b65d050;  alias, 1 drivers
E_0x7fa37b6561d0 .event edge, v0x7fa37b656430_0, v0x7fa37b653300_0, v0x7fa37b6537a0_0;
S_0x7fa37b6564e0 .scope module, "MUX_WriteData" "MUX_2to1" 3 194, 10 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fa37b653a60 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7fa37b6568c0_0 .net "data0_i", 31 0, v0x7fa37b657080_0;  alias, 1 drivers
v0x7fa37b656980_0 .net "data1_i", 31 0, L_0x7fa37b65d140;  alias, 1 drivers
v0x7fa37b656a20_0 .var "data_o", 31 0;
v0x7fa37b656ab0_0 .net "select_i", 0 0, v0x7fa37b655810_0;  alias, 1 drivers
E_0x7fa37b656860 .event edge, v0x7fa37b655810_0, v0x7fa37b6568c0_0, v0x7fa37b653300_0;
S_0x7fa37b656b60 .scope module, "MUX_WriteData_src" "MUX_2to1" 3 187, 10 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fa37b656d20 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7fa37b656f00_0 .net "data0_i", 31 0, v0x7fa37b624a50_0;  alias, 1 drivers
v0x7fa37b656ff0_0 .net "data1_i", 31 0, v0x7fa37b6547f0_0;  alias, 1 drivers
v0x7fa37b657080_0 .var "data_o", 31 0;
v0x7fa37b657110_0 .net "select_i", 0 0, v0x7fa37b655520_0;  alias, 1 drivers
E_0x7fa37b656ea0 .event edge, v0x7fa37b655520_0, v0x7fa37b624a50_0, v0x7fa37b6547f0_0;
S_0x7fa37b6571c0 .scope module, "MUX_to_jr" "MUX_2to1" 3 173, 10 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fa37b657380 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7fa37b657560_0 .net "data0_i", 31 0, v0x7fa37b6563a0_0;  alias, 1 drivers
v0x7fa37b657630_0 .net "data1_i", 31 0, L_0x7fa37b6608c0;  1 drivers
v0x7fa37b6576c0_0 .var "data_o", 31 0;
v0x7fa37b657750_0 .net "select_i", 0 0, v0x7fa37b655310_0;  alias, 1 drivers
E_0x7fa37b657500 .event edge, v0x7fa37b655310_0, v0x7fa37b6563a0_0, v0x7fa37b657630_0;
S_0x7fa37b657810 .scope module, "MUXjal" "MUX_2to1" 3 103, 10 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x7fa37b6579d0 .param/l "size" 0 10 19, +C4<00000000000000000000000000000101>;
v0x7fa37b657bb0_0 .net "data0_i", 4 0, v0x7fa37b659010_0;  alias, 1 drivers
L_0x7fa3800780e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x7fa37b657c70_0 .net "data1_i", 4 0, L_0x7fa3800780e0;  1 drivers
v0x7fa37b657d10_0 .var "data_o", 4 0;
v0x7fa37b657da0_0 .net "select_i", 0 0, v0x7fa37b655810_0;  alias, 1 drivers
E_0x7fa37b657b50 .event edge, v0x7fa37b655810_0, v0x7fa37b657bb0_0, v0x7fa37b657c70_0;
S_0x7fa37b657e70 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 138, 10 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fa37b658030 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7fa37b658210_0 .net "data0_i", 31 0, L_0x7fa37b65dc70;  alias, 1 drivers
v0x7fa37b6582e0_0 .net "data1_i", 31 0, v0x7fa37b65a960_0;  alias, 1 drivers
v0x7fa37b658370_0 .var "data_o", 31 0;
v0x7fa37b658400_0 .net "select_i", 0 0, v0x7fa37b655110_0;  alias, 1 drivers
E_0x7fa37b6581b0 .event edge, v0x7fa37b655110_0, v0x7fa37b654740_0, v0x7fa37b6582e0_0;
S_0x7fa37b6584c0 .scope module, "Mux_PC_Source" "MUX_2to1" 3 201, 10 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fa37b658680 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7fa37b658860_0 .net "data0_i", 31 0, v0x7fa37b6576c0_0;  alias, 1 drivers
v0x7fa37b658930_0 .net "data1_i", 31 0, L_0x7fa37b65d980;  alias, 1 drivers
v0x7fa37b6589c0_0 .var "data_o", 31 0;
v0x7fa37b658a50_0 .net "select_i", 0 0, v0x7fa37b634370_0;  alias, 1 drivers
E_0x7fa37b658800 .event edge, v0x7fa37b634370_0, v0x7fa37b6576c0_0, v0x7fa37b624ae0_0;
S_0x7fa37b658b10 .scope module, "Mux_Write_Reg" "MUX_2to1" 3 84, 10 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x7fa37b658cd0 .param/l "size" 0 10 19, +C4<00000000000000000000000000000101>;
v0x7fa37b658eb0_0 .net "data0_i", 4 0, L_0x7fa37b65d480;  alias, 1 drivers
v0x7fa37b658f70_0 .net "data1_i", 4 0, L_0x7fa37b65d520;  alias, 1 drivers
v0x7fa37b659010_0 .var "data_o", 4 0;
v0x7fa37b6590a0_0 .net "select_i", 0 0, v0x7fa37b6555b0_0;  alias, 1 drivers
E_0x7fa37b658e50 .event edge, v0x7fa37b6555b0_0, v0x7fa37b658eb0_0, v0x7fa37b658f70_0;
S_0x7fa37b659160 .scope module, "PC" "ProgramCounter" 3 66, 11 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v0x7fa37b659380_0 .net "clk_i", 0 0, v0x7fa37b65ceb0_0;  alias, 1 drivers
v0x7fa37b659440_0 .net "pc_in_i", 31 0, v0x7fa37b6589c0_0;  alias, 1 drivers
v0x7fa37b6594f0_0 .var "pc_out_o", 31 0;
v0x7fa37b6595e0_0 .net "rst_i", 0 0, v0x7fa37b65cfc0_0;  alias, 1 drivers
S_0x7fa37b6596b0 .scope module, "Registers" "Reg_File" 3 91, 12 11 0, S_0x7fa37b62b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0x7fa37b65d980 .functor BUFZ 32, L_0x7fa37b65d7c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa37b65dc70 .functor BUFZ 32, L_0x7fa37b65da70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa37b659ad0_0 .net "RDaddr_i", 4 0, v0x7fa37b657d10_0;  alias, 1 drivers
v0x7fa37b659ba0_0 .net "RDdata_i", 31 0, v0x7fa37b656a20_0;  alias, 1 drivers
v0x7fa37b659c30 .array/s "REGISTER_BANK", 31 0, 31 0;
v0x7fa37b659cc0_0 .net "RSaddr_i", 4 0, L_0x7fa37b65d360;  alias, 1 drivers
v0x7fa37b659d50_0 .net "RSdata_o", 31 0, L_0x7fa37b65d980;  alias, 1 drivers
v0x7fa37b659e60_0 .net "RTaddr_i", 4 0, L_0x7fa37b65d480;  alias, 1 drivers
v0x7fa37b659ef0_0 .net "RTdata_o", 31 0, L_0x7fa37b65dc70;  alias, 1 drivers
v0x7fa37b659fc0_0 .net "RegWrite_i", 0 0, v0x7fa37b655640_0;  alias, 1 drivers
v0x7fa37b65a050_0 .net *"_ivl_0", 31 0, L_0x7fa37b65d7c0;  1 drivers
v0x7fa37b65a160_0 .net *"_ivl_10", 6 0, L_0x7fa37b65db10;  1 drivers
L_0x7fa380078098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa37b65a1f0_0 .net *"_ivl_13", 1 0, L_0x7fa380078098;  1 drivers
v0x7fa37b65a2a0_0 .net *"_ivl_2", 6 0, L_0x7fa37b65d860;  1 drivers
L_0x7fa380078050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa37b65a350_0 .net *"_ivl_5", 1 0, L_0x7fa380078050;  1 drivers
v0x7fa37b65a400_0 .net *"_ivl_8", 31 0, L_0x7fa37b65da70;  1 drivers
v0x7fa37b65a4b0_0 .net "clk_i", 0 0, v0x7fa37b65ceb0_0;  alias, 1 drivers
v0x7fa37b65a540_0 .net "rst_i", 0 0, v0x7fa37b65cfc0_0;  alias, 1 drivers
E_0x7fa37b659aa0 .event posedge, v0x7fa37b654670_0, v0x7fa37b6595e0_0;
L_0x7fa37b65d7c0 .array/port v0x7fa37b659c30, L_0x7fa37b65d860;
L_0x7fa37b65d860 .concat [ 5 2 0 0], L_0x7fa37b65d360, L_0x7fa380078050;
L_0x7fa37b65da70 .array/port v0x7fa37b659c30, L_0x7fa37b65db10;
L_0x7fa37b65db10 .concat [ 5 2 0 0], L_0x7fa37b65d480, L_0x7fa380078098;
S_0x7fa37b65a6a0 .scope module, "SE" "Sign_Extend" 3 133, 13 12 0, S_0x7fa37b62b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fa37b65a8a0_0 .net "data_i", 15 0, L_0x7fa37b65dd60;  1 drivers
v0x7fa37b65a960_0 .var "data_o", 31 0;
E_0x7fa37b65a850 .event edge, v0x7fa37b65a8a0_0;
S_0x7fa37b65aa40 .scope module, "Shifter" "Shift_Left_Two_32" 3 168, 14 8 0, S_0x7fa37b62b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fa37b65ac30_0 .net *"_ivl_2", 29 0, L_0x7fa37b660600;  1 drivers
L_0x7fa380078170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa37b65acf0_0 .net *"_ivl_4", 1 0, L_0x7fa380078170;  1 drivers
v0x7fa37b65ada0_0 .net "data_i", 31 0, v0x7fa37b65a960_0;  alias, 1 drivers
v0x7fa37b65ae90_0 .net "data_o", 31 0, L_0x7fa37b6606c0;  alias, 1 drivers
L_0x7fa37b660600 .part v0x7fa37b65a960_0, 0, 30;
L_0x7fa37b6606c0 .concat [ 2 30 0 0], L_0x7fa380078170, L_0x7fa37b660600;
    .scope S_0x7fa37b659160;
T_0 ;
    %wait E_0x7fa37b653b90;
    %load/vec4 v0x7fa37b6595e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa37b6594f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa37b659440_0;
    %assign/vec4 v0x7fa37b6594f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa37b6559c0;
T_1 ;
    %wait E_0x7fa37b655b80;
    %load/vec4 v0x7fa37b655db0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x7fa37b655bd0, 4;
    %store/vec4 v0x7fa37b655d20_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa37b6559c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa37b655c80_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fa37b655c80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fa37b655c80_0;
    %store/vec4a v0x7fa37b655bd0, 4, 0;
    %load/vec4 v0x7fa37b655c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa37b655c80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 9 39 "$readmemb", "./test/CO_P3_test_data2.txt", v0x7fa37b655bd0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fa37b658b10;
T_3 ;
    %wait E_0x7fa37b658e50;
    %load/vec4 v0x7fa37b6590a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x7fa37b658eb0_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x7fa37b658f70_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x7fa37b659010_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa37b6596b0;
T_4 ;
    %wait E_0x7fa37b659aa0;
    %load/vec4 v0x7fa37b65a540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fa37b659fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fa37b659ba0_0;
    %load/vec4 v0x7fa37b659ad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fa37b659ad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa37b659c30, 4;
    %load/vec4 v0x7fa37b659ad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b659c30, 0, 4;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fa37b657810;
T_5 ;
    %wait E_0x7fa37b657b50;
    %load/vec4 v0x7fa37b657da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x7fa37b657bb0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x7fa37b657c70_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x7fa37b657d10_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa37b654de0;
T_6 ;
    %wait E_0x7fa37b653aa0;
    %load/vec4 v0x7fa37b655760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa37b6551a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b6555b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6553a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655810_0, 0;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655640_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa37b6551a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6555b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6553a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655810_0, 0;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655640_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fa37b6551a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6555b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6553a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655810_0, 0;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655640_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fa37b6551a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6555b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6553a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655810_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655640_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fa37b6551a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6555b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b6553a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655810_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655640_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fa37b6551a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6555b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6553a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655810_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655640_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fa37b6551a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6555b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6553a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655810_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655640_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fa37b6551a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6555b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b6553a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b655520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b655810_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fa37b62a1d0;
T_7 ;
    %wait E_0x7fa37b60f0c0;
    %load/vec4 v0x7fa37b634580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b634370_0, 0;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x7fa37b6342b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fa37b648e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b634370_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fa37b648e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b634370_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa37b648e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b634370_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fa37b648e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b634370_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fa37b648e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b634370_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa37b634370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa37b648e20_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fa37b648e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b634370_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fa37b648e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b634370_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fa37b648e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b634370_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fa37b648e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa37b634370_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa37b65a6a0;
T_8 ;
    %wait E_0x7fa37b65a850;
    %load/vec4 v0x7fa37b65a8a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa37b65a8a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa37b65a960_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fa37b657e70;
T_9 ;
    %wait E_0x7fa37b6581b0;
    %load/vec4 v0x7fa37b658400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x7fa37b658210_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x7fa37b6582e0_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0x7fa37b658370_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa37b6332b0;
T_10 ;
    %wait E_0x7fa37b6335e0;
    %load/vec4 v0x7fa37b633150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa37b624a50_0, 0;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x7fa37b624ae0_0;
    %load/vec4 v0x7fa37b604bb0_0;
    %and;
    %assign/vec4 v0x7fa37b624a50_0, 0;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x7fa37b624ae0_0;
    %load/vec4 v0x7fa37b604bb0_0;
    %or;
    %assign/vec4 v0x7fa37b624a50_0, 0;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x7fa37b624ae0_0;
    %load/vec4 v0x7fa37b604bb0_0;
    %add;
    %assign/vec4 v0x7fa37b624a50_0, 0;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x7fa37b624ae0_0;
    %load/vec4 v0x7fa37b604bb0_0;
    %sub;
    %assign/vec4 v0x7fa37b624a50_0, 0;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x7fa37b624ae0_0;
    %load/vec4 v0x7fa37b604bb0_0;
    %or;
    %inv;
    %assign/vec4 v0x7fa37b624a50_0, 0;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x7fa37b624ae0_0;
    %load/vec4 v0x7fa37b604bb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x7fa37b624a50_0, 0;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fa37b6538a0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa37b6548a0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7fa37b6548a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fa37b6548a0_0;
    %store/vec4a v0x7fa37b653bd0, 4, 0;
    %load/vec4 v0x7fa37b6548a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa37b6548a0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x7fa37b6538a0;
T_12 ;
    %wait E_0x7fa37b653b90;
    %load/vec4 v0x7fa37b654520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fa37b654740_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fa37b6545b0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b653bd0, 0, 4;
    %load/vec4 v0x7fa37b654740_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fa37b6545b0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b653bd0, 0, 4;
    %load/vec4 v0x7fa37b654740_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fa37b6545b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b653bd0, 0, 4;
    %load/vec4 v0x7fa37b654740_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7fa37b6545b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa37b653bd0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fa37b6538a0;
T_13 ;
    %wait E_0x7fa37b653b60;
    %load/vec4 v0x7fa37b654480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fa37b6545b0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa37b653bd0, 4;
    %load/vec4 v0x7fa37b6545b0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa37b653bd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa37b6545b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa37b653bd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x7fa37b6545b0_0;
    %load/vec4a v0x7fa37b653bd0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa37b6547f0_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fa37b6571c0;
T_14 ;
    %wait E_0x7fa37b657500;
    %load/vec4 v0x7fa37b657750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0x7fa37b657560_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7fa37b657630_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v0x7fa37b6576c0_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fa37b655e70;
T_15 ;
    %wait E_0x7fa37b6561d0;
    %load/vec4 v0x7fa37b656430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x7fa37b656220_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x7fa37b656310_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %assign/vec4 v0x7fa37b6563a0_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fa37b656b60;
T_16 ;
    %wait E_0x7fa37b656ea0;
    %load/vec4 v0x7fa37b657110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x7fa37b656f00_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x7fa37b656ff0_0;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v0x7fa37b657080_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fa37b6564e0;
T_17 ;
    %wait E_0x7fa37b656860;
    %load/vec4 v0x7fa37b656ab0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %load/vec4 v0x7fa37b6568c0_0;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x7fa37b656980_0;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v0x7fa37b656a20_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fa37b6584c0;
T_18 ;
    %wait E_0x7fa37b658800;
    %load/vec4 v0x7fa37b658a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x7fa37b658860_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x7fa37b658930_0;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %assign/vec4 v0x7fa37b6589c0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fa37b624870;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa37b65ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa37b65cfc0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa37b65cfc0_0, 0, 1;
    %delay 700000, 0;
    %vpi_call 2 36 "$stop" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x7fa37b624870;
T_20 ;
    %wait E_0x7fa37b653b90;
    %vpi_call 2 40 "$display", "PC = %d", v0x7fa37b6594f0_0 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7fa37b654950_0, v0x7fa37b654950_1, v0x7fa37b654950_2, v0x7fa37b654950_3, v0x7fa37b654950_4, v0x7fa37b654950_5, v0x7fa37b654950_6, v0x7fa37b654950_7 {0 0 0};
    %vpi_call 2 42 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7fa37b654950_8, v0x7fa37b654950_9, v0x7fa37b654950_10, v0x7fa37b654950_11, v0x7fa37b654950_12, v0x7fa37b654950_13, v0x7fa37b654950_14, v0x7fa37b654950_15 {0 0 0};
    %vpi_call 2 43 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7fa37b654950_16, v0x7fa37b654950_17, v0x7fa37b654950_18, v0x7fa37b654950_19, v0x7fa37b654950_20, v0x7fa37b654950_21, v0x7fa37b654950_22, v0x7fa37b654950_23 {0 0 0};
    %vpi_call 2 44 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7fa37b654950_24, v0x7fa37b654950_25, v0x7fa37b654950_26, v0x7fa37b654950_27, v0x7fa37b654950_28, v0x7fa37b654950_29, v0x7fa37b654950_30, v0x7fa37b654950_31 {0 0 0};
    %vpi_call 2 45 "$display", "Registers" {0 0 0};
    %vpi_call 2 46 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x7fa37b659c30, 0>, &A<v0x7fa37b659c30, 1>, &A<v0x7fa37b659c30, 2>, &A<v0x7fa37b659c30, 3>, &A<v0x7fa37b659c30, 4>, &A<v0x7fa37b659c30, 5>, &A<v0x7fa37b659c30, 6>, &A<v0x7fa37b659c30, 7> {0 0 0};
    %vpi_call 2 47 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x7fa37b659c30, 8>, &A<v0x7fa37b659c30, 9>, &A<v0x7fa37b659c30, 10>, &A<v0x7fa37b659c30, 11>, &A<v0x7fa37b659c30, 12>, &A<v0x7fa37b659c30, 13>, &A<v0x7fa37b659c30, 14>, &A<v0x7fa37b659c30, 15> {0 0 0};
    %vpi_call 2 48 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x7fa37b659c30, 16>, &A<v0x7fa37b659c30, 17>, &A<v0x7fa37b659c30, 18>, &A<v0x7fa37b659c30, 19>, &A<v0x7fa37b659c30, 20>, &A<v0x7fa37b659c30, 21>, &A<v0x7fa37b659c30, 22>, &A<v0x7fa37b659c30, 23> {0 0 0};
    %vpi_call 2 49 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d", &A<v0x7fa37b659c30, 24>, &A<v0x7fa37b659c30, 25>, &A<v0x7fa37b659c30, 26>, &A<v0x7fa37b659c30, 27>, &A<v0x7fa37b659c30, 28>, &A<v0x7fa37b659c30, 29>, &A<v0x7fa37b659c30, 30>, &A<v0x7fa37b659c30, 31> {0 0 0};
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fa37b624870;
T_21 ;
    %delay 2000, 0;
    %load/vec4 v0x7fa37b65ceb0_0;
    %inv;
    %store/vec4 v0x7fa37b65ceb0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fa37b624870;
T_22 ;
    %vpi_call 2 55 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "Instr_Memory.v";
    "MUX_2to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
