#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a23c60 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000bff6d0_0 .net "A_O", 31 0, L_0000000000c03450;  1 drivers
v0000000000bfeff0_0 .var "Address", 31 0;
v0000000000bfe230_0 .net "C_U_out", 8 0, L_0000000000c00990;  1 drivers
v0000000000c000d0_0 .net "Carry", 0 0, v0000000000bfe690_0;  1 drivers
v0000000000bff090_0 .net "DO", 31 0, v0000000000bf4280_0;  1 drivers
v0000000000bfe2d0_0 .net "DO_CU", 31 0, v0000000000be5e10_0;  1 drivers
v0000000000bfea50_0 .net "Data_RAM_Out", 31 0, v0000000000be8fd0_0;  1 drivers
v0000000000bff9f0_0 .net "EX_ALU_OP", 3 0, v0000000000b5af60_0;  1 drivers
v0000000000bfe370_0 .net "EX_Bit11_0", 31 0, v0000000000b5a560_0;  1 drivers
v0000000000bff130_0 .net "EX_Bit15_12", 3 0, v0000000000b5b000_0;  1 drivers
v0000000000bff1d0_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000b5d130;  1 drivers
v0000000000bff270_0 .net "EX_RF_Enable", 0 0, v0000000000b5bd20_0;  1 drivers
v0000000000bffb30_0 .net "EX_Shift_imm", 0 0, v0000000000b5b6e0_0;  1 drivers
v0000000000bfdbf0_0 .net "EX_addresing_modes", 7 0, v0000000000b5a600_0;  1 drivers
v0000000000bfe4b0_0 .net "EX_load_instr", 0 0, v0000000000b5b8c0_0;  1 drivers
v0000000000bfe410_0 .net "EX_mem_read_write", 0 0, v0000000000b5a1a0_0;  1 drivers
v0000000000bfe550_0 .net "EX_mem_size", 0 0, v0000000000b5b0a0_0;  1 drivers
v0000000000bfe730_0 .net "ID_B_instr", 0 0, L_0000000000b5c8e0;  1 drivers
v0000000000bffa90_0 .net "ID_Bit15_12", 3 0, v0000000000be4fb0_0;  1 drivers
v0000000000bfdf10_0 .net "ID_Bit19_16", 3 0, v0000000000be5550_0;  1 drivers
v0000000000bfda10_0 .net "ID_Bit23_0", 23 0, v0000000000be4bf0_0;  1 drivers
v0000000000bffef0_0 .net "ID_Bit31_28", 3 0, v0000000000be4e70_0;  1 drivers
v0000000000bfe7d0_0 .net "ID_Bit3_0", 3 0, v0000000000be4f10_0;  1 drivers
v0000000000bff630_0 .net "ID_CU", 8 0, v0000000000bea0b0_0;  1 drivers
o0000000000b95368 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000bff3b0_0 .net "ID_addresing_modes", 7 0, o0000000000b95368;  0 drivers
v0000000000c00170_0 .net "IF_ID_Load", 0 0, v0000000000be9930_0;  1 drivers
v0000000000bfe870_0 .net "MEM_A_O", 31 0, v0000000000b62690_0;  1 drivers
v0000000000bffc70_0 .net "MEM_Bit15_12", 3 0, v0000000000b62230_0;  1 drivers
v0000000000bff450_0 .net "MEM_MUX3", 31 0, v0000000000b624b0_0;  1 drivers
v0000000000bfdfb0_0 .net "MEM_RF_Enable", 0 0, v0000000000b62550_0;  1 drivers
v0000000000bfe050_0 .net "MEM_load_instr", 0 0, v0000000000b62870_0;  1 drivers
v0000000000bfe910_0 .net "MEM_mem_read_write", 0 0, v0000000000b5b820_0;  1 drivers
v0000000000bffdb0_0 .net "MEM_mem_size", 0 0, v0000000000b5bc80_0;  1 drivers
v0000000000bfe9b0_0 .net "MUX1_signal", 1 0, v0000000000be8a30_0;  1 drivers
v0000000000bfeaf0_0 .net "MUX2_signal", 1 0, v0000000000bea510_0;  1 drivers
v0000000000bfeb90_0 .net "MUX3_signal", 1 0, v0000000000be96b0_0;  1 drivers
v0000000000bff4f0_0 .net "MUXControlUnit_signal", 0 0, v0000000000be9a70_0;  1 drivers
v0000000000bff590_0 .net "M_O", 31 0, L_0000000000b5d360;  1 drivers
v0000000000bff770_0 .net "Next_PC", 31 0, v0000000000be4dd0_0;  1 drivers
v0000000000bff810_0 .net "PA", 31 0, v0000000000bfa540_0;  1 drivers
v0000000000bff8b0_0 .net "PB", 31 0, v0000000000bfc0c0_0;  1 drivers
v0000000000bffbd0_0 .net "PC4", 31 0, L_0000000000c008f0;  1 drivers
v0000000000bffd10_0 .net "PCIN", 31 0, L_0000000000b5d7c0;  1 drivers
v0000000000bfff90_0 .net "PCO", 31 0, L_0000000000b5ce90;  1 drivers
v0000000000c00030_0 .net "PC_RF_ld", 0 0, v0000000000bea010_0;  1 drivers
v0000000000bfdc90_0 .net "PD", 31 0, v0000000000bf9fa0_0;  1 drivers
v0000000000bfdd30_0 .net "PW", 31 0, L_0000000000b5d2f0;  1 drivers
v0000000000bfddd0_0 .var "Reset", 0 0;
L_0000000000c039d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000c00cb0_0 .net "S", 0 0, L_0000000000c039d8;  1 drivers
v0000000000c00670_0 .net "SEx4_out", 31 0, v0000000000bfdab0_0;  1 drivers
v0000000000c01390_0 .net "SSE_out", 31 0, v0000000000bfec30_0;  1 drivers
v0000000000c012f0_0 .net "TA", 31 0, L_0000000000c03810;  1 drivers
v0000000000c01070_0 .net "WB_A_O", 31 0, v0000000000be5730_0;  1 drivers
v0000000000c00c10_0 .net "WB_Bit15_12", 3 0, v0000000000be5b90_0;  1 drivers
v0000000000c00a30_0 .net "WB_Data_RAM_Out", 31 0, v0000000000be5690_0;  1 drivers
v0000000000c003f0_0 .net "WB_RF_Enable", 0 0, v0000000000be61d0_0;  1 drivers
v0000000000c01110_0 .net "WB_load_instr", 0 0, v0000000000be5a50_0;  1 drivers
v0000000000c00b70_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000c00530_0 .var/2u *"_ivl_15", 31 0; Local signal
v0000000000c00d50_0 .net "asserted", 0 0, L_0000000000b5d280;  1 drivers
v0000000000c007b0_0 .net "bl", 0 0, L_0000000000b5cb80;  1 drivers
v0000000000c017f0_0 .net "cc_alu_1", 3 0, L_0000000000c00710;  1 drivers
v0000000000c00350_0 .net "cc_alu_2", 3 0, L_0000000000c02050;  1 drivers
v0000000000c016b0_0 .net "cc_main_alu_out", 3 0, L_0000000000c02910;  1 drivers
v0000000000c01750_0 .net "cc_out", 3 0, v0000000000be50f0_0;  1 drivers
v0000000000c01890_0 .net "choose_ta_r_nop", 0 0, v0000000000b63a90_0;  1 drivers
v0000000000c00210_0 .var "clk", 0 0;
v0000000000c01430_0 .var/i "code", 31 0;
v0000000000c00df0_0 .var "data", 31 0;
v0000000000c014d0_0 .var/i "file", 31 0;
v0000000000c01570_0 .net "mux_out_1", 31 0, L_0000000000b5cf00;  1 drivers
v0000000000c01610_0 .net "mux_out_1_A", 31 0, v0000000000b5ae20_0;  1 drivers
v0000000000c00fd0_0 .net "mux_out_2", 31 0, L_0000000000b5d0c0;  1 drivers
v0000000000c011b0_0 .net "mux_out_2_B", 31 0, v0000000000a48510_0;  1 drivers
v0000000000c002b0_0 .net "mux_out_3", 31 0, L_0000000000b5d1a0;  1 drivers
v0000000000c005d0_0 .net "mux_out_3_C", 31 0, v0000000000be4a10_0;  1 drivers
v0000000000c00e90_0 .var/i "x", 31 0;
L_0000000000c034f0 .part v0000000000bea0b0_0, 6, 1;
S_0000000000a23df0 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 202, 3 219 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000b5d280 .functor BUFZ 1, v0000000000b63db0_0, C4<0>, C4<0>, C4<0>;
v0000000000b63950_0 .net "asserted", 0 0, L_0000000000b5d280;  alias, 1 drivers
v0000000000b63db0_0 .var "assrt", 0 0;
v0000000000b62f50_0 .var/i "c", 31 0;
v0000000000b62ff0_0 .net "cc_in", 3 0, v0000000000be50f0_0;  alias, 1 drivers
v0000000000b639f0_0 .net "instr_condition", 3 0, v0000000000be4e70_0;  alias, 1 drivers
v0000000000b636d0_0 .var/i "n", 31 0;
v0000000000b63810_0 .var/i "v", 31 0;
v0000000000b62910_0 .var/i "z", 31 0;
E_0000000000b524c0/0 .event edge, v0000000000b62ff0_0, v0000000000b639f0_0, v0000000000b62910_0, v0000000000b62f50_0;
E_0000000000b524c0/1 .event edge, v0000000000b636d0_0, v0000000000b63810_0;
E_0000000000b524c0 .event/or E_0000000000b524c0/0, E_0000000000b524c0/1;
S_0000000000a23f80 .scope module, "Condition_Handler" "Condition_Handler" 2 205, 3 376 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b63bd0_0 .net "asserted", 0 0, L_0000000000b5d280;  alias, 1 drivers
v0000000000b63ef0_0 .net "b_instr", 0 0, L_0000000000b5c8e0;  alias, 1 drivers
v0000000000b63a90_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b53800 .event edge, v0000000000b63950_0, v0000000000b63ef0_0;
S_00000000009f1d70 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 209, 3 501 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
    .port_info 16 /INPUT 1 "Reset";
v0000000000b63130_0 .net "A_O", 31 0, L_0000000000c03450;  alias, 1 drivers
v0000000000b64030_0 .net "EX_Bit15_12", 3 0, v0000000000b5b000_0;  alias, 1 drivers
v0000000000b63270_0 .net "EX_RF_instr", 0 0, v0000000000b5bd20_0;  alias, 1 drivers
v0000000000b63f90_0 .net "EX_load_instr", 0 0, v0000000000b5b8c0_0;  alias, 1 drivers
v0000000000b62370_0 .net "EX_mem_read_write", 0 0, v0000000000b5a1a0_0;  alias, 1 drivers
v0000000000b62190_0 .net "EX_mem_size", 0 0, v0000000000b5b0a0_0;  alias, 1 drivers
v0000000000b62690_0 .var "MEM_A_O", 31 0;
v0000000000b62230_0 .var "MEM_Bit15_12", 3 0;
v0000000000b624b0_0 .var "MEM_MUX3", 31 0;
v0000000000b62550_0 .var "MEM_RF_Enable", 0 0;
v0000000000b62870_0 .var "MEM_load_instr", 0 0;
v0000000000b5b820_0 .var "MEM_mem_read_write", 0 0;
v0000000000b5bc80_0 .var "MEM_mem_size", 0 0;
v0000000000b59fc0_0 .net "Reset", 0 0, v0000000000bfddd0_0;  1 drivers
v0000000000b5b1e0_0 .net "cc_main_alu_out", 3 0, L_0000000000c02910;  alias, 1 drivers
v0000000000b5b640_0 .net "clk", 0 0, v0000000000c00210_0;  1 drivers
v0000000000b5a060_0 .net "mux_out_3_C", 31 0, v0000000000be4a10_0;  alias, 1 drivers
E_0000000000b53b00 .event posedge, v0000000000b59fc0_0, v0000000000b5b640_0;
S_00000000009f1f00 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 184, 3 438 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 9 "ID_CU";
    .port_info 17 /INPUT 32 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "clk";
    .port_info 20 /INPUT 1 "Reset";
v0000000000b5af60_0 .var "EX_ALU_OP", 3 0;
v0000000000b5a560_0 .var "EX_Bit11_0", 31 0;
v0000000000b5b000_0 .var "EX_Bit15_12", 3 0;
v0000000000b5bd20_0 .var "EX_RF_instr", 0 0;
v0000000000b5b6e0_0 .var "EX_Shift_imm", 0 0;
v0000000000b5a600_0 .var "EX_addresing_modes", 7 0;
v0000000000b5b8c0_0 .var "EX_load_instr", 0 0;
v0000000000b5a1a0_0 .var "EX_mem_read_write", 0 0;
v0000000000b5b0a0_0 .var "EX_mem_size", 0 0;
v0000000000b5b140_0 .net "ID_Bit11_0", 31 0, v0000000000be5e10_0;  alias, 1 drivers
v0000000000b5a880_0 .net "ID_Bit15_12", 3 0, v0000000000be4fb0_0;  alias, 1 drivers
v0000000000b5a920_0 .net "ID_CU", 8 0, v0000000000bea0b0_0;  alias, 1 drivers
v0000000000b5aba0_0 .net "ID_addresing_modes", 7 0, o0000000000b95368;  alias, 0 drivers
v0000000000b5b3c0_0 .net "Reset", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
v0000000000b5ace0_0 .net "clk", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000b5ad80_0 .net "mux_out_1", 31 0, L_0000000000b5cf00;  alias, 1 drivers
v0000000000b5ae20_0 .var "mux_out_1_A", 31 0;
v0000000000a48470_0 .net "mux_out_2", 31 0, L_0000000000b5d0c0;  alias, 1 drivers
v0000000000a48510_0 .var "mux_out_2_B", 31 0;
v0000000000b3e0e0_0 .net "mux_out_3", 31 0, L_0000000000b5d1a0;  alias, 1 drivers
v0000000000be4a10_0 .var "mux_out_3_C", 31 0;
S_00000000009f2090 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 124, 3 389 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000be57d0_0 .net "DataOut", 31 0, v0000000000bf4280_0;  alias, 1 drivers
v0000000000be54b0_0 .net "Hazard_Unit_Ld", 0 0, v0000000000be9930_0;  alias, 1 drivers
v0000000000be4fb0_0 .var "ID_Bit15_12", 3 0;
v0000000000be5550_0 .var "ID_Bit19_16", 3 0;
v0000000000be4bf0_0 .var "ID_Bit23_0", 23 0;
v0000000000be5e10_0 .var "ID_Bit31_0", 31 0;
v0000000000be4e70_0 .var "ID_Bit31_28", 3 0;
v0000000000be4f10_0 .var "ID_Bit3_0", 3 0;
v0000000000be4dd0_0 .var "ID_Next_PC", 31 0;
v0000000000be5870_0 .net "PC4", 31 0, L_0000000000c008f0;  alias, 1 drivers
v0000000000be63b0_0 .net "Reset", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
v0000000000be5910_0 .net "asserted", 0 0, L_0000000000b5d280;  alias, 1 drivers
v0000000000be5cd0_0 .net "choose_ta_r_nop", 0 0, v0000000000b63a90_0;  alias, 1 drivers
v0000000000be5050_0 .net "clk", 0 0, v0000000000c00210_0;  alias, 1 drivers
S_00000000009f7d70 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 221, 3 536 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
    .port_info 11 /INPUT 1 "Reset";
v0000000000be59b0_0 .net "MEM_RF_Enable", 0 0, v0000000000b62550_0;  alias, 1 drivers
v0000000000be5410_0 .net "MEM_load_instr", 0 0, v0000000000b62870_0;  alias, 1 drivers
v0000000000be55f0_0 .net "Reset", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
v0000000000be61d0_0 .var "WB_RF_Enable", 0 0;
v0000000000be5a50_0 .var "WB_load_instr", 0 0;
v0000000000be5eb0_0 .net "alu_out", 31 0, v0000000000b62690_0;  alias, 1 drivers
v0000000000be4970_0 .net "bit15_12", 3 0, v0000000000b62230_0;  alias, 1 drivers
v0000000000be5f50_0 .net "clk", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000be5af0_0 .net "data_r_out", 31 0, v0000000000be8fd0_0;  alias, 1 drivers
v0000000000be5730_0 .var "wb_alu_out", 31 0;
v0000000000be5b90_0 .var "wb_bit15_12", 3 0;
v0000000000be5690_0 .var "wb_data_r_out", 31 0;
S_00000000009f7fd0 .scope module, "Status_register" "Status_register" 2 137, 3 202 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000be4ab0_0 .net "Reset", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
v0000000000be5ff0_0 .net "S", 0 0, L_0000000000c039d8;  alias, 1 drivers
v0000000000be5c30_0 .net "cc_in", 3 0, L_0000000000c02910;  alias, 1 drivers
v0000000000be50f0_0 .var "cc_out", 3 0;
v0000000000be6810_0 .net "clk", 0 0, v0000000000c00210_0;  alias, 1 drivers
E_0000000000b535c0 .event posedge, v0000000000b5b640_0;
S_00000000009f6780 .scope module, "alu_1" "alu" 2 114, 3 1282 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000be6090_0 .net "A", 31 0, L_0000000000b5ce90;  alias, 1 drivers
v0000000000be5d70_0 .net "Alu_Out", 3 0, L_0000000000c00710;  alias, 1 drivers
L_0000000000c03a20 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000be4b50_0 .net "B", 31 0, L_0000000000c03a20;  1 drivers
L_0000000000c03ab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000be6130_0 .net "Cin", 0 0, L_0000000000c03ab0;  1 drivers
L_0000000000c03a68 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000be4c90_0 .net "OPS", 3 0, L_0000000000c03a68;  1 drivers
v0000000000be4d30_0 .var "OPS_result", 32 0;
v0000000000be6270_0 .net/s "S", 31 0, L_0000000000c008f0;  alias, 1 drivers
v0000000000be6310_0 .net *"_ivl_11", 0 0, L_0000000000c00490;  1 drivers
v0000000000be6450_0 .net *"_ivl_16", 0 0, L_0000000000c00850;  1 drivers
v0000000000be64f0_0 .net *"_ivl_3", 0 0, L_0000000000c01250;  1 drivers
v0000000000be5230_0 .net *"_ivl_7", 0 0, L_0000000000c00f30;  1 drivers
v0000000000be6590_0 .var/i "ol", 31 0;
v0000000000be66d0_0 .var/i "tc", 31 0;
v0000000000be6770_0 .var/i "tn", 31 0;
v0000000000be5190_0 .var/i "tv", 31 0;
v0000000000be52d0_0 .var/i "tz", 31 0;
E_0000000000b533c0/0 .event edge, v0000000000be4c90_0, v0000000000be6090_0, v0000000000be4b50_0, v0000000000be6130_0;
E_0000000000b533c0/1 .event edge, v0000000000be4d30_0, v0000000000be6590_0;
E_0000000000b533c0 .event/or E_0000000000b533c0/0, E_0000000000b533c0/1;
L_0000000000c01250 .part v0000000000be6770_0, 0, 1;
L_0000000000c00f30 .part v0000000000be52d0_0, 0, 1;
L_0000000000c00490 .part v0000000000be66d0_0, 0, 1;
L_0000000000c00710 .concat8 [ 1 1 1 1], L_0000000000c00850, L_0000000000c00490, L_0000000000c00f30, L_0000000000c01250;
L_0000000000c00850 .part v0000000000be5190_0, 0, 1;
L_0000000000c008f0 .part v0000000000be4d30_0, 0, 32;
S_00000000009f6910 .scope module, "alu_2" "alu" 2 145, 3 1282 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000be5370_0 .net "A", 31 0, v0000000000bfdab0_0;  alias, 1 drivers
v0000000000be6630_0 .net "Alu_Out", 3 0, L_0000000000c02050;  alias, 1 drivers
v0000000000be7240_0 .net "B", 31 0, v0000000000be4dd0_0;  alias, 1 drivers
L_0000000000c03b40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000be7ba0_0 .net "Cin", 0 0, L_0000000000c03b40;  1 drivers
L_0000000000c03af8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000be7060_0 .net "OPS", 3 0, L_0000000000c03af8;  1 drivers
v0000000000be7c40_0 .var "OPS_result", 32 0;
v0000000000be72e0_0 .net/s "S", 31 0, L_0000000000c03810;  alias, 1 drivers
v0000000000be7d80_0 .net *"_ivl_11", 0 0, L_0000000000c02ff0;  1 drivers
v0000000000be7920_0 .net *"_ivl_16", 0 0, L_0000000000c01e70;  1 drivers
v0000000000be8140_0 .net *"_ivl_3", 0 0, L_0000000000c00ad0;  1 drivers
v0000000000be6e80_0 .net *"_ivl_7", 0 0, L_0000000000c01dd0;  1 drivers
v0000000000be7ec0_0 .var/i "ol", 31 0;
v0000000000be76a0_0 .var/i "tc", 31 0;
v0000000000be7e20_0 .var/i "tn", 31 0;
v0000000000be8280_0 .var/i "tv", 31 0;
v0000000000be7ce0_0 .var/i "tz", 31 0;
E_0000000000b530c0/0 .event edge, v0000000000be7060_0, v0000000000be5370_0, v0000000000be4dd0_0, v0000000000be7ba0_0;
E_0000000000b530c0/1 .event edge, v0000000000be7c40_0, v0000000000be7ec0_0;
E_0000000000b530c0 .event/or E_0000000000b530c0/0, E_0000000000b530c0/1;
L_0000000000c00ad0 .part v0000000000be7e20_0, 0, 1;
L_0000000000c01dd0 .part v0000000000be7ce0_0, 0, 1;
L_0000000000c02ff0 .part v0000000000be76a0_0, 0, 1;
L_0000000000c02050 .concat8 [ 1 1 1 1], L_0000000000c01e70, L_0000000000c02ff0, L_0000000000c01dd0, L_0000000000c00ad0;
L_0000000000c01e70 .part v0000000000be8280_0, 0, 1;
L_0000000000c03810 .part v0000000000be7c40_0, 0, 32;
S_00000000009f6aa0 .scope module, "alu_main" "alu" 2 193, 3 1282 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000be7100_0 .net "A", 31 0, v0000000000b5ae20_0;  alias, 1 drivers
v0000000000be7f60_0 .net "Alu_Out", 3 0, L_0000000000c02910;  alias, 1 drivers
v0000000000be7740_0 .net "B", 31 0, L_0000000000b5d130;  alias, 1 drivers
v0000000000be6a20_0 .net "Cin", 0 0, v0000000000bfe690_0;  alias, 1 drivers
v0000000000be6c00_0 .net "OPS", 3 0, v0000000000b5af60_0;  alias, 1 drivers
v0000000000be8000_0 .var "OPS_result", 32 0;
v0000000000be80a0_0 .net/s "S", 31 0, L_0000000000c03450;  alias, 1 drivers
v0000000000be6ca0_0 .net *"_ivl_11", 0 0, L_0000000000c01ab0;  1 drivers
v0000000000be81e0_0 .net *"_ivl_16", 0 0, L_0000000000c020f0;  1 drivers
v0000000000be71a0_0 .net *"_ivl_3", 0 0, L_0000000000c033b0;  1 drivers
v0000000000be7380_0 .net *"_ivl_7", 0 0, L_0000000000c031d0;  1 drivers
v0000000000be8820_0 .var/i "ol", 31 0;
v0000000000be77e0_0 .var/i "tc", 31 0;
v0000000000be7420_0 .var/i "tn", 31 0;
v0000000000be6d40_0 .var/i "tv", 31 0;
v0000000000be85a0_0 .var/i "tz", 31 0;
E_0000000000b52e40/0 .event edge, v0000000000b5af60_0, v0000000000b5ae20_0, v0000000000be7740_0, v0000000000be6a20_0;
E_0000000000b52e40/1 .event edge, v0000000000be8000_0, v0000000000be8820_0;
E_0000000000b52e40 .event/or E_0000000000b52e40/0, E_0000000000b52e40/1;
L_0000000000c033b0 .part v0000000000be7420_0, 0, 1;
L_0000000000c031d0 .part v0000000000be85a0_0, 0, 1;
L_0000000000c01ab0 .part v0000000000be77e0_0, 0, 1;
L_0000000000c02910 .concat8 [ 1 1 1 1], L_0000000000c020f0, L_0000000000c01ab0, L_0000000000c031d0, L_0000000000c033b0;
L_0000000000c020f0 .part v0000000000be6d40_0, 0, 1;
L_0000000000c03450 .part v0000000000be8000_0, 0, 32;
S_00000000009e92b0 .scope module, "control_unit1" "control_unit" 2 132, 3 7 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 9 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 1 "asserted";
    .port_info 6 /INPUT 32 "A";
L_0000000000b5c8e0 .functor BUFZ 1, v0000000000be8460_0, C4<0>, C4<0>, C4<0>;
L_0000000000b5cb80 .functor BUFZ 1, v0000000000be7b00_0, C4<0>, C4<0>, C4<0>;
v0000000000be8640_0 .net "A", 31 0, v0000000000be5e10_0;  alias, 1 drivers
v0000000000be8320_0 .net "BL", 0 0, L_0000000000b5cb80;  alias, 1 drivers
v0000000000be83c0_0 .net "C_U_out", 8 0, L_0000000000c00990;  alias, 1 drivers
v0000000000be7880_0 .net "ID_B_instr", 0 0, L_0000000000b5c8e0;  alias, 1 drivers
v0000000000be74c0_0 .net "Reset", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
v0000000000be6980_0 .net *"_ivl_11", 0 0, v0000000000be86e0_0;  1 drivers
v0000000000be6fc0_0 .net *"_ivl_17", 3 0, v0000000000be79c0_0;  1 drivers
v0000000000be6ac0_0 .net *"_ivl_21", 0 0, v0000000000be8780_0;  1 drivers
v0000000000be7560_0 .net *"_ivl_26", 0 0, v0000000000be6de0_0;  1 drivers
v0000000000be6b60_0 .net *"_ivl_3", 0 0, v0000000000be8f30_0;  1 drivers
v0000000000be7600_0 .net *"_ivl_7", 0 0, v0000000000be9570_0;  1 drivers
v0000000000be79c0_0 .var "alu_op", 3 0;
v0000000000be7a60_0 .net "asserted", 0 0, L_0000000000b5d280;  alias, 1 drivers
v0000000000be7b00_0 .var "b_bl", 0 0;
v0000000000be8460_0 .var "b_instr", 0 0;
v0000000000be6f20_0 .net "clk", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000be8500_0 .var "instr", 2 0;
v0000000000be86e0_0 .var "l_instr", 0 0;
v0000000000be8780_0 .var "m_rw", 0 0;
v0000000000be6de0_0 .var "m_size", 0 0;
v0000000000be8b70_0 .var "r_sr_off", 0 0;
v0000000000be9570_0 .var "rf_instr", 0 0;
v0000000000be8f30_0 .var "s_imm", 0 0;
E_0000000000b538c0/0 .event edge, v0000000000b59fc0_0, v0000000000b5b140_0, v0000000000b63950_0, v0000000000be8500_0;
E_0000000000b538c0/1 .event edge, v0000000000be86e0_0, v0000000000be7b00_0;
E_0000000000b538c0 .event/or E_0000000000b538c0/0, E_0000000000b538c0/1;
LS_0000000000c00990_0_0 .concat8 [ 1 1 4 1], v0000000000be9570_0, v0000000000be86e0_0, v0000000000be79c0_0, v0000000000be8f30_0;
LS_0000000000c00990_0_4 .concat8 [ 1 1 0 0], v0000000000be8780_0, v0000000000be6de0_0;
L_0000000000c00990 .concat8 [ 7 2 0 0], LS_0000000000c00990_0_0, LS_0000000000c00990_0_4;
S_00000000009e9440 .scope module, "data_ram" "data_ram256x8" 2 213, 3 596 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000be9f70_0 .net "Address", 31 0, v0000000000b62690_0;  alias, 1 drivers
v0000000000be9e30_0 .net "DataIn", 31 0, v0000000000b624b0_0;  alias, 1 drivers
v0000000000be8fd0_0 .var "DataOut", 31 0;
v0000000000bea790 .array "Mem", 255 0, 7 0;
v0000000000be99d0_0 .net "ReadWrite", 0 0, v0000000000b5b820_0;  alias, 1 drivers
v0000000000be9430_0 .net "Size", 0 0, v0000000000b5bc80_0;  alias, 1 drivers
E_0000000000b53600/0 .event edge, v0000000000b5bc80_0, v0000000000b624b0_0, v0000000000b62690_0, v0000000000b5b820_0;
E_0000000000b53600/1 .event edge, v0000000000be5af0_0;
E_0000000000b53600 .event/or E_0000000000b53600/0, E_0000000000b53600/1;
S_00000000009e95d0 .scope module, "h_u" "hazard_unit" 2 235, 3 782 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000bea150_0 .net "EX_Bit15_12", 3 0, v0000000000b5b000_0;  alias, 1 drivers
v0000000000be9890_0 .net "EX_RF_Enable", 0 0, v0000000000b5bd20_0;  alias, 1 drivers
v0000000000bea5b0_0 .net "EX_load_instr", 0 0, v0000000000b5b8c0_0;  alias, 1 drivers
v0000000000be8c10_0 .net "ID_Bit19_16", 3 0, v0000000000be5550_0;  alias, 1 drivers
v0000000000be9610_0 .net "ID_Bit3_0", 3 0, v0000000000be4f10_0;  alias, 1 drivers
v0000000000bea3d0_0 .net "ID_shift_imm", 0 0, L_0000000000c034f0;  1 drivers
v0000000000be9930_0 .var "IF_ID_load", 0 0;
v0000000000be9110_0 .net "MEM_Bit15_12", 3 0, v0000000000b62230_0;  alias, 1 drivers
v0000000000be94d0_0 .net "MEM_RF_Enable", 0 0, v0000000000b62550_0;  alias, 1 drivers
v0000000000be8a30_0 .var "MUX1_signal", 1 0;
v0000000000bea510_0 .var "MUX2_signal", 1 0;
v0000000000be96b0_0 .var "MUX3_signal", 1 0;
v0000000000be9a70_0 .var "MUXControlUnit_signal", 0 0;
v0000000000bea010_0 .var "PC_RF_load", 0 0;
v0000000000bea1f0_0 .net "WB_Bit15_12", 3 0, v0000000000be5b90_0;  alias, 1 drivers
v0000000000be9390_0 .net "WB_RF_Enable", 0 0, v0000000000be61d0_0;  alias, 1 drivers
v0000000000be9ed0_0 .net "clk", 0 0, v0000000000c00210_0;  alias, 1 drivers
E_0000000000b53b40/0 .event edge, v0000000000b63f90_0, v0000000000be4f10_0, v0000000000b64030_0, v0000000000bea3d0_0;
E_0000000000b53b40/1 .event edge, v0000000000be5550_0, v0000000000be61d0_0, v0000000000be5b90_0, v0000000000b62550_0;
E_0000000000b53b40/2 .event edge, v0000000000b62230_0, v0000000000b63270_0;
E_0000000000b53b40 .event/or E_0000000000b53b40/0, E_0000000000b53b40/1, E_0000000000b53b40/2;
S_00000000009f98a0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 135, 3 669 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 9 "MUX_Out";
v0000000000bea830_0 .net "C_U", 8 0, L_0000000000c00990;  alias, 1 drivers
v0000000000be9750_0 .net "HF_U", 0 0, v0000000000be9a70_0;  alias, 1 drivers
v0000000000be97f0_0 .net "MUX_Out", 8 0, v0000000000bea0b0_0;  alias, 1 drivers
v0000000000bea0b0_0 .var "salida", 8 0;
E_0000000000b53100 .event edge, v0000000000be9a70_0, v0000000000be83c0_0;
S_00000000009f9a30 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 116, 3 692 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b5d7c0 .functor BUFZ 32, v0000000000bea6f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be9b10_0 .net "A", 31 0, L_0000000000c008f0;  alias, 1 drivers
v0000000000bea650_0 .net "B", 31 0, L_0000000000c03810;  alias, 1 drivers
v0000000000bea290_0 .net "MUX_Out", 31 0, L_0000000000b5d7c0;  alias, 1 drivers
v0000000000bea6f0_0 .var "salida", 31 0;
v0000000000be9bb0_0 .net "sig", 0 0, v0000000000b63a90_0;  alias, 1 drivers
E_0000000000b53080 .event edge, v0000000000b63a90_0, v0000000000be5870_0, v0000000000be72e0_0;
S_00000000009f9bc0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 199, 3 692 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b5d130 .functor BUFZ 32, v0000000000be9070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be9c50_0 .net "A", 31 0, v0000000000a48510_0;  alias, 1 drivers
v0000000000be91b0_0 .net "B", 31 0, v0000000000bfec30_0;  alias, 1 drivers
v0000000000be9cf0_0 .net "MUX_Out", 31 0, L_0000000000b5d130;  alias, 1 drivers
v0000000000be9070_0 .var "salida", 31 0;
v0000000000be9d90_0 .net "sig", 0 0, v0000000000b5b6e0_0;  alias, 1 drivers
E_0000000000b53540 .event edge, v0000000000b5b6e0_0, v0000000000a48510_0, v0000000000be91b0_0;
S_0000000000bf3180 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 217, 3 692 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b5d360 .functor BUFZ 32, v0000000000be8990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be8df0_0 .net "A", 31 0, v0000000000b62690_0;  alias, 1 drivers
v0000000000bea330_0 .net "B", 31 0, v0000000000be8fd0_0;  alias, 1 drivers
v0000000000bea470_0 .net "MUX_Out", 31 0, L_0000000000b5d360;  alias, 1 drivers
v0000000000be8990_0 .var "salida", 31 0;
v0000000000be8ad0_0 .net "sig", 0 0, v0000000000b62870_0;  alias, 1 drivers
E_0000000000b53bc0 .event edge, v0000000000b62870_0, v0000000000b62690_0, v0000000000be5af0_0;
S_0000000000bf3310 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 225, 3 692 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b5d2f0 .functor BUFZ 32, v0000000000be8e90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be9250_0 .net "A", 31 0, v0000000000be5730_0;  alias, 1 drivers
v0000000000be8cb0_0 .net "B", 31 0, v0000000000be5690_0;  alias, 1 drivers
v0000000000be8d50_0 .net "MUX_Out", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000be8e90_0 .var "salida", 31 0;
v0000000000be92f0_0 .net "sig", 0 0, v0000000000be5a50_0;  alias, 1 drivers
E_0000000000b52f80 .event edge, v0000000000be5a50_0, v0000000000be5730_0, v0000000000be5690_0;
S_0000000000bf34a0 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 161, 3 644 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b5cf00 .functor BUFZ 32, v0000000000bf4fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf4c80_0 .net "A_O", 31 0, L_0000000000c03450;  alias, 1 drivers
v0000000000bf3ba0_0 .net "HF_U", 1 0, v0000000000be8a30_0;  alias, 1 drivers
v0000000000bf55e0_0 .net "MUX_Out", 31 0, L_0000000000b5cf00;  alias, 1 drivers
v0000000000bf3ce0_0 .net "M_O", 31 0, L_0000000000b5d360;  alias, 1 drivers
v0000000000bf4d20_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf4140_0 .net "X", 31 0, v0000000000bfa540_0;  alias, 1 drivers
v0000000000bf4fa0_0 .var "salida", 31 0;
E_0000000000b53640/0 .event edge, v0000000000be8a30_0, v0000000000bf4140_0, v0000000000b63130_0, v0000000000bea470_0;
E_0000000000b53640/1 .event edge, v0000000000be8d50_0;
E_0000000000b53640 .event/or E_0000000000b53640/0, E_0000000000b53640/1;
S_0000000000bf2ff0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 164, 3 644 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b5d0c0 .functor BUFZ 32, v0000000000bf5220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf57c0_0 .net "A_O", 31 0, L_0000000000c03450;  alias, 1 drivers
v0000000000bf3c40_0 .net "HF_U", 1 0, v0000000000bea510_0;  alias, 1 drivers
v0000000000bf3a60_0 .net "MUX_Out", 31 0, L_0000000000b5d0c0;  alias, 1 drivers
v0000000000bf3e20_0 .net "M_O", 31 0, L_0000000000b5d360;  alias, 1 drivers
v0000000000bf4820_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf43c0_0 .net "X", 31 0, v0000000000bfc0c0_0;  alias, 1 drivers
v0000000000bf5220_0 .var "salida", 31 0;
E_0000000000b53200/0 .event edge, v0000000000bea510_0, v0000000000bf43c0_0, v0000000000b63130_0, v0000000000bea470_0;
E_0000000000b53200/1 .event edge, v0000000000be8d50_0;
E_0000000000b53200 .event/or E_0000000000b53200/0, E_0000000000b53200/1;
S_0000000000bf3630 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 167, 3 644 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b5d1a0 .functor BUFZ 32, v0000000000bf39c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf4500_0 .net "A_O", 31 0, L_0000000000c03450;  alias, 1 drivers
v0000000000bf4000_0 .net "HF_U", 1 0, v0000000000be96b0_0;  alias, 1 drivers
v0000000000bf45a0_0 .net "MUX_Out", 31 0, L_0000000000b5d1a0;  alias, 1 drivers
v0000000000bf5040_0 .net "M_O", 31 0, L_0000000000b5d360;  alias, 1 drivers
v0000000000bf52c0_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf3ec0_0 .net "X", 31 0, v0000000000bf9fa0_0;  alias, 1 drivers
v0000000000bf39c0_0 .var "salida", 31 0;
E_0000000000b537c0/0 .event edge, v0000000000be96b0_0, v0000000000bf3ec0_0, v0000000000b63130_0, v0000000000bea470_0;
E_0000000000b537c0/1 .event edge, v0000000000be8d50_0;
E_0000000000b537c0 .event/or E_0000000000b537c0/0, E_0000000000b537c0/1;
S_0000000000bf37c0 .scope module, "ram1" "inst_ram256x8" 2 79, 3 564 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000bf41e0_0 .net "Address", 31 0, L_0000000000b5ce90;  alias, 1 drivers
v0000000000bf4280_0 .var "DataOut", 31 0;
v0000000000bf48c0 .array "Mem", 255 0, 7 0;
E_0000000000b53840 .event edge, v0000000000be6090_0, v0000000000be57d0_0;
S_0000000000bf29b0 .scope module, "register_file_1" "register_file" 2 157, 3 1094 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
L_0000000000b5ce90 .functor BUFZ 32, v0000000000bf7ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bfcde0_0 .net "C", 3 0, v0000000000be5b90_0;  alias, 1 drivers
v0000000000bfcca0_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bfc520_0 .net "E", 15 0, v0000000000bfb120_0;  1 drivers
v0000000000bfd880_0 .net "HZPCld", 0 0, v0000000000bea010_0;  alias, 1 drivers
v0000000000bfd380_0 .net "MO", 31 0, v0000000000bfba80_0;  1 drivers
v0000000000bfcb60_0 .net "PA", 31 0, v0000000000bfa540_0;  alias, 1 drivers
v0000000000bfc700_0 .net "PB", 31 0, v0000000000bfc0c0_0;  alias, 1 drivers
v0000000000bfd100_0 .net "PCin", 31 0, L_0000000000b5d7c0;  alias, 1 drivers
v0000000000bfcac0_0 .net "PCout", 31 0, L_0000000000b5ce90;  alias, 1 drivers
v0000000000bfd560_0 .net "PD", 31 0, v0000000000bf9fa0_0;  alias, 1 drivers
v0000000000bfc200_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bfc5c0_0 .net "Q0", 31 0, v0000000000bf4b40_0;  1 drivers
v0000000000bfd420_0 .net "Q1", 31 0, v0000000000bf5680_0;  1 drivers
v0000000000bfcc00_0 .net "Q10", 31 0, v0000000000bf5400_0;  1 drivers
v0000000000bfc660_0 .net "Q11", 31 0, v0000000000bf4be0_0;  1 drivers
v0000000000bfc7a0_0 .net "Q12", 31 0, v0000000000bf50e0_0;  1 drivers
v0000000000bfca20_0 .net "Q13", 31 0, v0000000000bf8de0_0;  1 drivers
v0000000000bfd4c0_0 .net "Q14", 31 0, v0000000000bf79e0_0;  1 drivers
v0000000000bfd240_0 .net "Q15", 31 0, v0000000000bf7ee0_0;  1 drivers
v0000000000bfd2e0_0 .net "Q2", 31 0, v0000000000bf9420_0;  1 drivers
v0000000000bfc8e0_0 .net "Q3", 31 0, v0000000000bf91a0_0;  1 drivers
v0000000000bfcd40_0 .net "Q4", 31 0, v0000000000bf8ac0_0;  1 drivers
v0000000000bfd7e0_0 .net "Q5", 31 0, v0000000000bf88e0_0;  1 drivers
v0000000000bfc340_0 .net "Q6", 31 0, v0000000000bf8160_0;  1 drivers
v0000000000bfd1a0_0 .net "Q7", 31 0, v0000000000bf8980_0;  1 drivers
v0000000000bfd600_0 .net "Q8", 31 0, v0000000000bf8700_0;  1 drivers
v0000000000bfce80_0 .net "Q9", 31 0, v0000000000bfb940_0;  1 drivers
o0000000000b9a108 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000bfc2a0_0 .net "R15MO", 1 0, o0000000000b9a108;  0 drivers
v0000000000bfcfc0_0 .net "RFLd", 0 0, v0000000000be61d0_0;  alias, 1 drivers
v0000000000bfd060_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
v0000000000bfd6a0_0 .net "SA", 3 0, v0000000000be5550_0;  alias, 1 drivers
v0000000000bfd740_0 .net "SB", 3 0, v0000000000be4f10_0;  alias, 1 drivers
L_0000000000c02730 .part v0000000000bfb120_0, 15, 1;
L_0000000000c024b0 .part v0000000000bfb120_0, 0, 1;
L_0000000000c03090 .part v0000000000bfb120_0, 1, 1;
L_0000000000c03310 .part v0000000000bfb120_0, 2, 1;
L_0000000000c03590 .part v0000000000bfb120_0, 3, 1;
L_0000000000c02870 .part v0000000000bfb120_0, 4, 1;
L_0000000000c02a50 .part v0000000000bfb120_0, 5, 1;
L_0000000000c02eb0 .part v0000000000bfb120_0, 6, 1;
L_0000000000c02550 .part v0000000000bfb120_0, 7, 1;
L_0000000000c01a10 .part v0000000000bfb120_0, 8, 1;
L_0000000000c02af0 .part v0000000000bfb120_0, 9, 1;
L_0000000000c01b50 .part v0000000000bfb120_0, 10, 1;
L_0000000000c03130 .part v0000000000bfb120_0, 11, 1;
L_0000000000c02f50 .part v0000000000bfb120_0, 12, 1;
L_0000000000c02b90 .part v0000000000bfb120_0, 13, 1;
L_0000000000c038b0 .part v0000000000bfb120_0, 14, 1;
S_0000000000bf2cd0 .scope module, "R0" "register" 3 1125, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf40a0_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf4780_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf4b40_0 .var "Q", 31 0;
v0000000000bf4a00_0 .net "RFLd", 0 0, L_0000000000c024b0;  1 drivers
v0000000000bf3b00_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf2b40 .scope module, "R1" "register" 3 1126, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf4460_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf3f60_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf5680_0 .var "Q", 31 0;
v0000000000bf4320_0 .net "RFLd", 0 0, L_0000000000c03090;  1 drivers
v0000000000bf3d80_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf2e60 .scope module, "R10" "register" 3 1135, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf4dc0_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf4640_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf5400_0 .var "Q", 31 0;
v0000000000bf46e0_0 .net "RFLd", 0 0, L_0000000000c01b50;  1 drivers
v0000000000bf4960_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf6010 .scope module, "R11" "register" 3 1136, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf4aa0_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf5860_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf4be0_0 .var "Q", 31 0;
v0000000000bf4e60_0 .net "RFLd", 0 0, L_0000000000c03130;  1 drivers
v0000000000bf5360_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf7460 .scope module, "R12" "register" 3 1137, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf54a0_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf4f00_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf50e0_0 .var "Q", 31 0;
v0000000000bf5180_0 .net "RFLd", 0 0, L_0000000000c02f50;  1 drivers
v0000000000bf5540_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf6c90 .scope module, "R13" "register" 3 1138, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf5720_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf8d40_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf8de0_0 .var "Q", 31 0;
v0000000000bf9060_0 .net "RFLd", 0 0, L_0000000000c02b90;  1 drivers
v0000000000bf9880_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf5cf0 .scope module, "R14" "register" 3 1139, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf9600_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf7d00_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf79e0_0 .var "Q", 31 0;
v0000000000bf7c60_0 .net "RFLd", 0 0, L_0000000000c038b0;  1 drivers
v0000000000bf7a80_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf6b00 .scope module, "R15" "PCregister" 3 1140, 3 1263 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf8b60_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf8e80_0 .net "HZPCld", 0 0, v0000000000bea010_0;  alias, 1 drivers
v0000000000bf8480_0 .net "MOin", 31 0, v0000000000bfba80_0;  alias, 1 drivers
v0000000000bf7ee0_0 .var "Q", 31 0;
v0000000000bf97e0_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf6e20 .scope module, "R2" "register" 3 1127, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf8fc0_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf9100_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf9420_0 .var "Q", 31 0;
v0000000000bf8a20_0 .net "RFLd", 0 0, L_0000000000c03310;  1 drivers
v0000000000bf82a0_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf6fb0 .scope module, "R3" "register" 3 1128, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf87a0_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf7e40_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf91a0_0 .var "Q", 31 0;
v0000000000bf8840_0 .net "RFLd", 0 0, L_0000000000c03590;  1 drivers
v0000000000bf9240_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf7140 .scope module, "R4" "register" 3 1129, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf7b20_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf7f80_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf8ac0_0 .var "Q", 31 0;
v0000000000bf92e0_0 .net "RFLd", 0 0, L_0000000000c02870;  1 drivers
v0000000000bf8520_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf6650 .scope module, "R5" "register" 3 1130, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf8020_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf96a0_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf88e0_0 .var "Q", 31 0;
v0000000000bf7bc0_0 .net "RFLd", 0 0, L_0000000000c02a50;  1 drivers
v0000000000bf8c00_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf67e0 .scope module, "R6" "register" 3 1131, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf7da0_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf80c0_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf8160_0 .var "Q", 31 0;
v0000000000bf8ca0_0 .net "RFLd", 0 0, L_0000000000c02eb0;  1 drivers
v0000000000bf8200_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf6970 .scope module, "R7" "register" 3 1132, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf8340_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf83e0_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf8980_0 .var "Q", 31 0;
v0000000000bf85c0_0 .net "RFLd", 0 0, L_0000000000c02550;  1 drivers
v0000000000bf8f20_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf72d0 .scope module, "R8" "register" 3 1133, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf9740_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bf8660_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bf8700_0 .var "Q", 31 0;
v0000000000bf9380_0 .net "RFLd", 0 0, L_0000000000c01a10;  1 drivers
v0000000000bf94c0_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf75f0 .scope module, "R9" "register" 3 1134, 3 1249 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bf9560_0 .net "CLK", 0 0, v0000000000c00210_0;  alias, 1 drivers
v0000000000bfaf40_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bfb940_0 .var "Q", 31 0;
v0000000000bfb620_0 .net "RFLd", 0 0, L_0000000000c02af0;  1 drivers
v0000000000bfbe40_0 .net "RST", 0 0, v0000000000bfddd0_0;  alias, 1 drivers
S_0000000000bf6330 .scope module, "bc" "binary_decoder" 3 1108, 3 1145 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000bfa220_0 .net "C", 3 0, v0000000000be5b90_0;  alias, 1 drivers
v0000000000bfb120_0 .var "E", 15 0;
v0000000000bfb3a0_0 .net "Ld", 0 0, v0000000000be61d0_0;  alias, 1 drivers
E_0000000000b53940 .event edge, v0000000000be61d0_0, v0000000000be5b90_0;
S_0000000000bf61a0 .scope module, "muxA" "multiplexer" 3 1111, 3 1177 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bf9c80_0 .net "I0", 31 0, v0000000000bf4b40_0;  alias, 1 drivers
v0000000000bfbee0_0 .net "I1", 31 0, v0000000000bf5680_0;  alias, 1 drivers
v0000000000bfa040_0 .net "I10", 31 0, v0000000000bf5400_0;  alias, 1 drivers
v0000000000bf9aa0_0 .net "I11", 31 0, v0000000000bf4be0_0;  alias, 1 drivers
v0000000000bfbda0_0 .net "I12", 31 0, v0000000000bf50e0_0;  alias, 1 drivers
v0000000000bfa360_0 .net "I13", 31 0, v0000000000bf8de0_0;  alias, 1 drivers
v0000000000bfa7c0_0 .net "I14", 31 0, v0000000000bf79e0_0;  alias, 1 drivers
v0000000000bfb9e0_0 .net "I15", 31 0, v0000000000bf7ee0_0;  alias, 1 drivers
v0000000000bfa680_0 .net "I2", 31 0, v0000000000bf9420_0;  alias, 1 drivers
v0000000000bfb6c0_0 .net "I3", 31 0, v0000000000bf91a0_0;  alias, 1 drivers
v0000000000bfa400_0 .net "I4", 31 0, v0000000000bf8ac0_0;  alias, 1 drivers
v0000000000bfa4a0_0 .net "I5", 31 0, v0000000000bf88e0_0;  alias, 1 drivers
v0000000000bfbf80_0 .net "I6", 31 0, v0000000000bf8160_0;  alias, 1 drivers
v0000000000bf9b40_0 .net "I7", 31 0, v0000000000bf8980_0;  alias, 1 drivers
v0000000000bfb300_0 .net "I8", 31 0, v0000000000bf8700_0;  alias, 1 drivers
v0000000000bfb440_0 .net "I9", 31 0, v0000000000bfb940_0;  alias, 1 drivers
v0000000000bfa540_0 .var "P", 31 0;
v0000000000bfb4e0_0 .net "S", 3 0, v0000000000be5550_0;  alias, 1 drivers
E_0000000000b52fc0/0 .event edge, v0000000000bf7ee0_0, v0000000000bf79e0_0, v0000000000bf8de0_0, v0000000000bf50e0_0;
E_0000000000b52fc0/1 .event edge, v0000000000bf4be0_0, v0000000000bf5400_0, v0000000000bfb940_0, v0000000000bf8700_0;
E_0000000000b52fc0/2 .event edge, v0000000000bf8980_0, v0000000000bf8160_0, v0000000000bf88e0_0, v0000000000bf8ac0_0;
E_0000000000b52fc0/3 .event edge, v0000000000bf91a0_0, v0000000000bf9420_0, v0000000000bf5680_0, v0000000000bf4b40_0;
E_0000000000b52fc0/4 .event edge, v0000000000be5550_0;
E_0000000000b52fc0 .event/or E_0000000000b52fc0/0, E_0000000000b52fc0/1, E_0000000000b52fc0/2, E_0000000000b52fc0/3, E_0000000000b52fc0/4;
S_0000000000bf7780 .scope module, "muxB" "multiplexer" 3 1112, 3 1177 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bfc020_0 .net "I0", 31 0, v0000000000bf4b40_0;  alias, 1 drivers
v0000000000bfbbc0_0 .net "I1", 31 0, v0000000000bf5680_0;  alias, 1 drivers
v0000000000bfac20_0 .net "I10", 31 0, v0000000000bf5400_0;  alias, 1 drivers
v0000000000bfa720_0 .net "I11", 31 0, v0000000000bf4be0_0;  alias, 1 drivers
v0000000000bfbb20_0 .net "I12", 31 0, v0000000000bf50e0_0;  alias, 1 drivers
v0000000000bfb800_0 .net "I13", 31 0, v0000000000bf8de0_0;  alias, 1 drivers
v0000000000bfb1c0_0 .net "I14", 31 0, v0000000000bf79e0_0;  alias, 1 drivers
v0000000000bfb580_0 .net "I15", 31 0, v0000000000bf7ee0_0;  alias, 1 drivers
v0000000000bfa5e0_0 .net "I2", 31 0, v0000000000bf9420_0;  alias, 1 drivers
v0000000000bfa900_0 .net "I3", 31 0, v0000000000bf91a0_0;  alias, 1 drivers
v0000000000bf9a00_0 .net "I4", 31 0, v0000000000bf8ac0_0;  alias, 1 drivers
v0000000000bfaea0_0 .net "I5", 31 0, v0000000000bf88e0_0;  alias, 1 drivers
v0000000000bf9be0_0 .net "I6", 31 0, v0000000000bf8160_0;  alias, 1 drivers
v0000000000bfb760_0 .net "I7", 31 0, v0000000000bf8980_0;  alias, 1 drivers
v0000000000bfb8a0_0 .net "I8", 31 0, v0000000000bf8700_0;  alias, 1 drivers
v0000000000bfafe0_0 .net "I9", 31 0, v0000000000bfb940_0;  alias, 1 drivers
v0000000000bfc0c0_0 .var "P", 31 0;
v0000000000bfa180_0 .net "S", 3 0, v0000000000be4f10_0;  alias, 1 drivers
E_0000000000b52d40/0 .event edge, v0000000000bf7ee0_0, v0000000000bf79e0_0, v0000000000bf8de0_0, v0000000000bf50e0_0;
E_0000000000b52d40/1 .event edge, v0000000000bf4be0_0, v0000000000bf5400_0, v0000000000bfb940_0, v0000000000bf8700_0;
E_0000000000b52d40/2 .event edge, v0000000000bf8980_0, v0000000000bf8160_0, v0000000000bf88e0_0, v0000000000bf8ac0_0;
E_0000000000b52d40/3 .event edge, v0000000000bf91a0_0, v0000000000bf9420_0, v0000000000bf5680_0, v0000000000bf4b40_0;
E_0000000000b52d40/4 .event edge, v0000000000be4f10_0;
E_0000000000b52d40 .event/or E_0000000000b52d40/0, E_0000000000b52d40/1, E_0000000000b52d40/2, E_0000000000b52d40/3, E_0000000000b52d40/4;
S_0000000000bf5e80 .scope module, "muxD" "multiplexer" 3 1113, 3 1177 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bfa2c0_0 .net "I0", 31 0, v0000000000bf4b40_0;  alias, 1 drivers
v0000000000bfb080_0 .net "I1", 31 0, v0000000000bf5680_0;  alias, 1 drivers
v0000000000bfa860_0 .net "I10", 31 0, v0000000000bf5400_0;  alias, 1 drivers
v0000000000bfaa40_0 .net "I11", 31 0, v0000000000bf4be0_0;  alias, 1 drivers
v0000000000bfbc60_0 .net "I12", 31 0, v0000000000bf50e0_0;  alias, 1 drivers
v0000000000bfa9a0_0 .net "I13", 31 0, v0000000000bf8de0_0;  alias, 1 drivers
v0000000000bfbd00_0 .net "I14", 31 0, v0000000000bf79e0_0;  alias, 1 drivers
v0000000000bfb260_0 .net "I15", 31 0, v0000000000bf7ee0_0;  alias, 1 drivers
v0000000000bfad60_0 .net "I2", 31 0, v0000000000bf9420_0;  alias, 1 drivers
v0000000000bfae00_0 .net "I3", 31 0, v0000000000bf91a0_0;  alias, 1 drivers
v0000000000bfaae0_0 .net "I4", 31 0, v0000000000bf8ac0_0;  alias, 1 drivers
v0000000000bf9d20_0 .net "I5", 31 0, v0000000000bf88e0_0;  alias, 1 drivers
v0000000000bfc160_0 .net "I6", 31 0, v0000000000bf8160_0;  alias, 1 drivers
v0000000000bf9dc0_0 .net "I7", 31 0, v0000000000bf8980_0;  alias, 1 drivers
v0000000000bf9e60_0 .net "I8", 31 0, v0000000000bf8700_0;  alias, 1 drivers
v0000000000bf9f00_0 .net "I9", 31 0, v0000000000bfb940_0;  alias, 1 drivers
v0000000000bf9fa0_0 .var "P", 31 0;
v0000000000bfa0e0_0 .net "S", 3 0, v0000000000be5b90_0;  alias, 1 drivers
E_0000000000b53000/0 .event edge, v0000000000bf7ee0_0, v0000000000bf79e0_0, v0000000000bf8de0_0, v0000000000bf50e0_0;
E_0000000000b53000/1 .event edge, v0000000000bf4be0_0, v0000000000bf5400_0, v0000000000bfb940_0, v0000000000bf8700_0;
E_0000000000b53000/2 .event edge, v0000000000bf8980_0, v0000000000bf8160_0, v0000000000bf88e0_0, v0000000000bf8ac0_0;
E_0000000000b53000/3 .event edge, v0000000000bf91a0_0, v0000000000bf9420_0, v0000000000bf5680_0, v0000000000bf4b40_0;
E_0000000000b53000/4 .event edge, v0000000000be5b90_0;
E_0000000000b53000 .event/or E_0000000000b53000/0, E_0000000000b53000/1, E_0000000000b53000/2, E_0000000000b53000/3, E_0000000000b53000/4;
S_0000000000bf59d0 .scope module, "r15mux" "twoToOneMultiplexer" 3 1121, 3 1208 0, S_0000000000bf29b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000bfba80_0 .var "MO", 31 0;
v0000000000bfc980_0 .net "PC", 31 0, L_0000000000b5d7c0;  alias, 1 drivers
v0000000000bfcf20_0 .net "PW", 31 0, L_0000000000b5d2f0;  alias, 1 drivers
v0000000000bfc840_0 .net "PWLd", 0 0, L_0000000000c02730;  1 drivers
E_0000000000b53980 .event edge, v0000000000bfc840_0, v0000000000bea290_0, v0000000000be8d50_0;
S_0000000000bf5b60 .scope module, "se" "SExtender" 2 141, 3 712 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000bfc3e0_0 .var/i "i", 31 0;
v0000000000bffe50_0 .net "in", 23 0, v0000000000be4bf0_0;  alias, 1 drivers
v0000000000bfed70_0 .var "in1", 31 0;
v0000000000bfdab0_0 .var/s "out1", 31 0;
v0000000000bfe0f0_0 .var/s "temp_reg", 31 0;
v0000000000bfecd0_0 .var/s "twoscomp", 31 0;
E_0000000000b539c0 .event edge, v0000000000be4bf0_0, v0000000000bfed70_0, v0000000000bfe0f0_0;
S_0000000000bf64c0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 196, 3 877 0, S_0000000000a23c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000bff950_0 .net "A", 31 0, v0000000000a48510_0;  alias, 1 drivers
v0000000000bfeeb0_0 .net "B", 31 0, v0000000000b5a560_0;  alias, 1 drivers
v0000000000bfe690_0 .var "C", 0 0;
v0000000000bfee10_0 .var "by_imm_shift", 1 0;
v0000000000bfef50_0 .var/i "i", 31 0;
v0000000000bfdb50_0 .var/i "num_of_rot", 31 0;
v0000000000bfde70_0 .var "relleno", 0 0;
v0000000000bfe190_0 .var "shift", 1 0;
v0000000000bfec30_0 .var "shift_result", 31 0;
v0000000000bfe5f0_0 .var "shifter_op", 2 0;
v0000000000bff310_0 .var "temp_reg", 31 0;
E_0000000000b52dc0/0 .event edge, v0000000000b5a560_0, v0000000000a48510_0, v0000000000bfe5f0_0, v0000000000bfee10_0;
E_0000000000b52dc0/1 .event edge, v0000000000bfdb50_0, v0000000000bff310_0, v0000000000bfde70_0, v0000000000bfe190_0;
E_0000000000b52dc0 .event/or E_0000000000b52dc0/0, E_0000000000b52dc0/1;
    .scope S_0000000000bf37c0;
T_0 ;
    %wait E_0000000000b53840;
    %load/vec4 v0000000000bf41e0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000bf41e0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bf48c0, 4;
    %load/vec4 v0000000000bf41e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bf48c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bf41e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bf48c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bf41e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bf48c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bf4280_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000bf41e0_0;
    %load/vec4a v0000000000bf48c0, 4;
    %pad/u 32;
    %store/vec4 v0000000000bf4280_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000009f6780;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be6770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be52d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be66d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be6590_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_00000000009f6780;
T_2 ;
    %wait E_0000000000b533c0;
    %load/vec4 v0000000000be4c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be6590_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000be6590_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000be6590_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000be6130_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000be6130_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be6590_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000be6130_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000be6590_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000be6090_0;
    %pad/u 33;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000be4b50_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000be4d30_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000be4d30_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000be52d0_0, 0, 32;
    %load/vec4 v0000000000be4d30_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000be6770_0, 0, 32;
    %load/vec4 v0000000000be4d30_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000be66d0_0, 0, 32;
    %load/vec4 v0000000000be6590_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000be6090_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be4b50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000be4d30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be4b50_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be5190_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5190_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5190_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000be6590_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000be4b50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be6090_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000be4d30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be6090_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be5190_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5190_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5190_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000be6590_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000be6090_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be4b50_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000be6090_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be4d30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be5190_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5190_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5190_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000009f9a30;
T_3 ;
    %wait E_0000000000b53080;
    %load/vec4 v0000000000be9bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000be9b10_0;
    %store/vec4 v0000000000bea6f0_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000bea650_0;
    %store/vec4 v0000000000bea6f0_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000009f2090;
T_4 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000be63b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be5e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be4dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be4f10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be4e70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be5550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be4fb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000be4bf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000be54b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000be5910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000be5cd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000000be57d0_0;
    %assign/vec4 v0000000000be5e10_0, 0;
    %load/vec4 v0000000000be5870_0;
    %assign/vec4 v0000000000be4dd0_0, 0;
    %load/vec4 v0000000000be57d0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000be4f10_0, 0;
    %load/vec4 v0000000000be57d0_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000be4e70_0, 0;
    %load/vec4 v0000000000be57d0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000be5550_0, 0;
    %load/vec4 v0000000000be57d0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000be4fb0_0, 0;
    %load/vec4 v0000000000be57d0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000be4bf0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be5e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be4dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be4f10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be4e70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be5550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be4fb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000be4bf0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000009e92b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be86e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be6de0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000000009e92b0;
T_6 ;
    %wait E_0000000000b538c0;
    %load/vec4 v0000000000be74c0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000be8640_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000be7a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be86e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be6de0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000be79c0_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000be8640_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000be8500_0, 0, 3;
    %load/vec4 v0000000000be8500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000000000be8640_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be8f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be86e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8460_0, 0, 1;
    %load/vec4 v0000000000be8640_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000be79c0_0, 0, 4;
T_6.8 ;
    %load/vec4 v0000000000be8640_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be86e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8460_0, 0, 1;
    %load/vec4 v0000000000be8640_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000be79c0_0, 0, 4;
T_6.10 ;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be8f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be86e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8460_0, 0, 1;
    %load/vec4 v0000000000be8640_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000be79c0_0, 0, 4;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be8f30_0, 0, 1;
    %load/vec4 v0000000000be8640_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000be86e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8460_0, 0, 1;
    %load/vec4 v0000000000be8640_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000be6de0_0, 0, 1;
    %load/vec4 v0000000000be86e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be9570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be8780_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8780_0, 0, 1;
T_6.13 ;
    %load/vec4 v0000000000be8640_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000be79c0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000be79c0_0, 0, 4;
T_6.15 ;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0000000000be8640_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0000000000be8640_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000be86e0_0, 0, 1;
    %load/vec4 v0000000000be8640_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000be6de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8460_0, 0, 1;
    %load/vec4 v0000000000be8640_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000be79c0_0, 0, 4;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000be79c0_0, 0, 4;
T_6.19 ;
    %load/vec4 v0000000000be86e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be9570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be8780_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8780_0, 0, 1;
T_6.21 ;
    %load/vec4 v0000000000be8640_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8b70_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be8b70_0, 0, 1;
T_6.23 ;
T_6.16 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be8460_0, 0, 1;
    %load/vec4 v0000000000be8640_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000be7b00_0, 0, 1;
    %load/vec4 v0000000000be7b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be86e0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000be79c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be6de0_0, 0, 1;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be9570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be86e0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000be79c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be6de0_0, 0, 1;
T_6.25 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000009f98a0;
T_7 ;
    %wait E_0000000000b53100;
    %load/vec4 v0000000000be9750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000000000bea0b0_0, 0, 9;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000000bea830_0;
    %store/vec4 v0000000000bea0b0_0, 0, 9;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000009f7fd0;
T_8 ;
    %wait E_0000000000b535c0;
    %load/vec4 v0000000000be4ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be50f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000be5ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000000be5c30_0;
    %assign/vec4 v0000000000be50f0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000bf5b60;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfc3e0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000bf5b60;
T_10 ;
    %wait E_0000000000b539c0;
    %load/vec4 v0000000000bffe50_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000bffe50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfed70_0, 0, 32;
    %load/vec4 v0000000000bfed70_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfecd0_0, 0, 32;
    %load/vec4 v0000000000bfed70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000bfe0f0_0, 0, 32;
    %load/vec4 v0000000000bfe0f0_0;
    %store/vec4 v0000000000bfdab0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000bffe50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfed70_0, 0, 32;
    %load/vec4 v0000000000bfed70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000bfdab0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000009f6910;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be7e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be7ce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be76a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be8280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be7ec0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_00000000009f6910;
T_12 ;
    %wait E_0000000000b530c0;
    %load/vec4 v0000000000be7060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be7ec0_0, 0, 32;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000be7ec0_0, 0, 32;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000be7ec0_0, 0, 32;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000be7ba0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000be7ba0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be7ec0_0, 0, 32;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000be7ba0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000be7ec0_0, 0, 32;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000be5370_0;
    %pad/u 33;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000be7240_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000be7c40_0, 0, 33;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000be7c40_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %store/vec4 v0000000000be7ce0_0, 0, 32;
    %load/vec4 v0000000000be7c40_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %store/vec4 v0000000000be7e20_0, 0, 32;
    %load/vec4 v0000000000be7c40_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000be76a0_0, 0, 32;
    %load/vec4 v0000000000be7ec0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0000000000be5370_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be7240_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.23, 4;
    %load/vec4 v0000000000be7c40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be7240_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be8280_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be8280_0, 0, 32;
T_12.26 ;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be8280_0, 0, 32;
T_12.24 ;
T_12.21 ;
    %load/vec4 v0000000000be7ec0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.27, 4;
    %load/vec4 v0000000000be7240_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be5370_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.29, 4;
    %load/vec4 v0000000000be7c40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be5370_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be8280_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be8280_0, 0, 32;
T_12.32 ;
    %jmp T_12.30;
T_12.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be8280_0, 0, 32;
T_12.30 ;
T_12.27 ;
    %load/vec4 v0000000000be7ec0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0000000000be5370_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be7240_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.35, 4;
    %load/vec4 v0000000000be5370_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be7c40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be8280_0, 0, 32;
    %jmp T_12.38;
T_12.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be8280_0, 0, 32;
T_12.38 ;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be8280_0, 0, 32;
T_12.36 ;
T_12.33 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000bf6330;
T_13 ;
    %wait E_0000000000b53940;
    %load/vec4 v0000000000bfb3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000bfa220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000bfb120_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000bf61a0;
T_14 ;
    %wait E_0000000000b52fc0;
    %load/vec4 v0000000000bfb4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000bf9c80_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000bfbee0_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000bfa680_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000bfb6c0_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000bfa400_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000bfa4a0_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000bfbf80_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000bf9b40_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000bfb300_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000bfb440_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000bfa040_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000bf9aa0_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000bfbda0_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000bfa360_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000bfa7c0_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000bfb9e0_0;
    %assign/vec4 v0000000000bfa540_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000bf7780;
T_15 ;
    %wait E_0000000000b52d40;
    %load/vec4 v0000000000bfa180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000bfc020_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000bfbbc0_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000bfa5e0_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000bfa900_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000bf9a00_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000bfaea0_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000bf9be0_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000bfb760_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000bfb8a0_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000bfafe0_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000bfac20_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000bfa720_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000bfbb20_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000bfb800_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000bfb1c0_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000bfb580_0;
    %assign/vec4 v0000000000bfc0c0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000bf5e80;
T_16 ;
    %wait E_0000000000b53000;
    %load/vec4 v0000000000bfa0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000bfa2c0_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000bfb080_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000bfad60_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000bfae00_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000bfaae0_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000bf9d20_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000bfc160_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000bf9dc0_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000bf9e60_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000bf9f00_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000bfa860_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000bfaa40_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000bfbc60_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000bfa9a0_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000bfbd00_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000bfb260_0;
    %assign/vec4 v0000000000bf9fa0_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000bf59d0;
T_17 ;
    %wait E_0000000000b53980;
    %load/vec4 v0000000000bfc840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000bfcf20_0;
    %assign/vec4 v0000000000bfba80_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000bfc980_0;
    %assign/vec4 v0000000000bfba80_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000bf2cd0;
T_18 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf3b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf4b40_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000bf4a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000bf4780_0;
    %assign/vec4 v0000000000bf4b40_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000bf2b40;
T_19 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf3d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf5680_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000bf4320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000bf3f60_0;
    %assign/vec4 v0000000000bf5680_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000bf6e20;
T_20 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf82a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf9420_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000bf8a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000bf9100_0;
    %assign/vec4 v0000000000bf9420_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000bf6fb0;
T_21 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf9240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf91a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000bf8840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000bf7e40_0;
    %assign/vec4 v0000000000bf91a0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000bf7140;
T_22 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf8520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf8ac0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000bf92e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000bf7f80_0;
    %assign/vec4 v0000000000bf8ac0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000bf6650;
T_23 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf8c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf88e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000bf7bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000bf96a0_0;
    %assign/vec4 v0000000000bf88e0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000bf67e0;
T_24 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf8200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf8160_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000bf8ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000bf80c0_0;
    %assign/vec4 v0000000000bf8160_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000bf6970;
T_25 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf8f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf8980_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000bf85c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000bf83e0_0;
    %assign/vec4 v0000000000bf8980_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000bf72d0;
T_26 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf94c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf8700_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000bf9380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000bf8660_0;
    %assign/vec4 v0000000000bf8700_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000bf75f0;
T_27 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bfbe40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bfb940_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000bfb620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000bfaf40_0;
    %assign/vec4 v0000000000bfb940_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000bf2e60;
T_28 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf4960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf5400_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000bf46e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000bf4640_0;
    %assign/vec4 v0000000000bf5400_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000bf6010;
T_29 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf4be0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000bf4e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000bf5860_0;
    %assign/vec4 v0000000000bf4be0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000bf7460;
T_30 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf5540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf50e0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000bf5180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000bf4f00_0;
    %assign/vec4 v0000000000bf50e0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000bf6c90;
T_31 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf9880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf8de0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000bf9060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000bf8d40_0;
    %assign/vec4 v0000000000bf8de0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000bf5cf0;
T_32 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf79e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000bf7c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000bf7d00_0;
    %assign/vec4 v0000000000bf79e0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000bf6b00;
T_33 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000bf97e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf7ee0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000bf8e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000bf8480_0;
    %assign/vec4 v0000000000bf7ee0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000bf34a0;
T_34 ;
    %wait E_0000000000b53640;
    %load/vec4 v0000000000bf3ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000bf4140_0;
    %store/vec4 v0000000000bf4fa0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000bf4c80_0;
    %store/vec4 v0000000000bf4fa0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000bf3ce0_0;
    %store/vec4 v0000000000bf4fa0_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000bf4d20_0;
    %store/vec4 v0000000000bf4fa0_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000bf2ff0;
T_35 ;
    %wait E_0000000000b53200;
    %load/vec4 v0000000000bf3c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000bf43c0_0;
    %store/vec4 v0000000000bf5220_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000bf57c0_0;
    %store/vec4 v0000000000bf5220_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000bf3e20_0;
    %store/vec4 v0000000000bf5220_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000bf4820_0;
    %store/vec4 v0000000000bf5220_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000bf3630;
T_36 ;
    %wait E_0000000000b537c0;
    %load/vec4 v0000000000bf4000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000bf3ec0_0;
    %store/vec4 v0000000000bf39c0_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000bf4500_0;
    %store/vec4 v0000000000bf39c0_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000bf5040_0;
    %store/vec4 v0000000000bf39c0_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000bf52c0_0;
    %store/vec4 v0000000000bf39c0_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00000000009f1f00;
T_37 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000b5b3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b5b6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b5af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b5b8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b5bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b5b0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b5a1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b5ae20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000a48510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be4a10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b5b000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b5a560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000b5a600_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000b5a920_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b5b6e0_0, 0;
    %load/vec4 v0000000000b5a920_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b5af60_0, 0;
    %load/vec4 v0000000000b5a920_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b5b8c0_0, 0;
    %load/vec4 v0000000000b5a920_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b5bd20_0, 0;
    %load/vec4 v0000000000b5a920_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000b5b0a0_0, 0;
    %load/vec4 v0000000000b5a920_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000b5a1a0_0, 0;
    %load/vec4 v0000000000b5ad80_0;
    %assign/vec4 v0000000000b5ae20_0, 0;
    %load/vec4 v0000000000a48470_0;
    %assign/vec4 v0000000000a48510_0, 0;
    %load/vec4 v0000000000b3e0e0_0;
    %assign/vec4 v0000000000be4a10_0, 0;
    %load/vec4 v0000000000b5a880_0;
    %assign/vec4 v0000000000b5b000_0, 0;
    %load/vec4 v0000000000b5b140_0;
    %assign/vec4 v0000000000b5a560_0, 0;
    %load/vec4 v0000000000b5aba0_0;
    %assign/vec4 v0000000000b5a600_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000000009f6aa0;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be7420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be85a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be77e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be6d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be8820_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_00000000009f6aa0;
T_39 ;
    %wait E_0000000000b52e40;
    %load/vec4 v0000000000be6c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.15, 6;
    %jmp T_39.16;
T_39.0 ;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %jmp T_39.16;
T_39.1 ;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %jmp T_39.16;
T_39.2 ;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be8820_0, 0, 32;
    %jmp T_39.16;
T_39.3 ;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000be8820_0, 0, 32;
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000be8820_0, 0, 32;
    %jmp T_39.16;
T_39.5 ;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000be6a20_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %jmp T_39.16;
T_39.6 ;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000be6a20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be8820_0, 0, 32;
    %jmp T_39.16;
T_39.7 ;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000be6a20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000be8820_0, 0, 32;
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0000000000be7100_0;
    %pad/u 33;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0000000000be7740_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000be8000_0, 0, 33;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000be8000_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_39.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.18, 8;
T_39.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.18, 8;
 ; End of false expr.
    %blend;
T_39.18;
    %store/vec4 v0000000000be85a0_0, 0, 32;
    %load/vec4 v0000000000be8000_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_39.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.20, 8;
T_39.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.20, 8;
 ; End of false expr.
    %blend;
T_39.20;
    %store/vec4 v0000000000be7420_0, 0, 32;
    %load/vec4 v0000000000be8000_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000be77e0_0, 0, 32;
    %load/vec4 v0000000000be8820_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %load/vec4 v0000000000be7100_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be7740_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.23, 4;
    %load/vec4 v0000000000be8000_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be7740_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be6d40_0, 0, 32;
    %jmp T_39.26;
T_39.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be6d40_0, 0, 32;
T_39.26 ;
    %jmp T_39.24;
T_39.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be6d40_0, 0, 32;
T_39.24 ;
T_39.21 ;
    %load/vec4 v0000000000be8820_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_39.27, 4;
    %load/vec4 v0000000000be7740_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be7100_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.29, 4;
    %load/vec4 v0000000000be8000_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be7100_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be6d40_0, 0, 32;
    %jmp T_39.32;
T_39.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be6d40_0, 0, 32;
T_39.32 ;
    %jmp T_39.30;
T_39.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be6d40_0, 0, 32;
T_39.30 ;
T_39.27 ;
    %load/vec4 v0000000000be8820_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_39.33, 4;
    %load/vec4 v0000000000be7100_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be7740_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.35, 4;
    %load/vec4 v0000000000be7100_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be8000_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be6d40_0, 0, 32;
    %jmp T_39.38;
T_39.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be6d40_0, 0, 32;
T_39.38 ;
    %jmp T_39.36;
T_39.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be6d40_0, 0, 32;
T_39.36 ;
T_39.33 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000bf64c0;
T_40 ;
    %wait E_0000000000b52dc0;
    %load/vec4 v0000000000bfeeb0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bfe5f0_0, 0, 3;
    %load/vec4 v0000000000bfeeb0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bfee10_0, 0, 2;
    %load/vec4 v0000000000bff950_0;
    %store/vec4 v0000000000bff310_0, 0, 32;
    %load/vec4 v0000000000bfe5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0000000000bfeeb0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000bfdb50_0, 0, 32;
    %load/vec4 v0000000000bfee10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0000000000bfdb50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0000000000bff310_0;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %jmp T_40.11;
T_40.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
T_40.12 ;
    %load/vec4 v0000000000bfef50_0;
    %load/vec4 v0000000000bfdb50_0;
    %cmp/s;
    %jmp/0xz T_40.13, 5;
    %load/vec4 v0000000000bff310_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bff310_0, 0, 32;
    %load/vec4 v0000000000bfef50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
    %jmp T_40.12;
T_40.13 ;
    %load/vec4 v0000000000bff310_0;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %load/vec4 v0000000000bff950_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000bfdb50_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000bfe690_0, 0, 1;
T_40.11 ;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0000000000bfdb50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %load/vec4 v0000000000bff950_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bfe690_0, 0, 1;
    %jmp T_40.15;
T_40.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
T_40.16 ;
    %load/vec4 v0000000000bfef50_0;
    %load/vec4 v0000000000bfdb50_0;
    %cmp/s;
    %jmp/0xz T_40.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bff310_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bff310_0, 0, 32;
    %load/vec4 v0000000000bfef50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
    %jmp T_40.16;
T_40.17 ;
    %load/vec4 v0000000000bff310_0;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %load/vec4 v0000000000bff950_0;
    %load/vec4 v0000000000bfdb50_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000bfe690_0, 0, 1;
T_40.15 ;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0000000000bfdb50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0000000000bff310_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %load/vec4 v0000000000bff950_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bfe690_0, 0, 1;
    %jmp T_40.21;
T_40.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %load/vec4 v0000000000bff950_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bfe690_0, 0, 1;
T_40.21 ;
    %jmp T_40.19;
T_40.18 ;
    %load/vec4 v0000000000bff950_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bfde70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
T_40.22 ;
    %load/vec4 v0000000000bfef50_0;
    %load/vec4 v0000000000bfdb50_0;
    %cmp/s;
    %jmp/0xz T_40.23, 5;
    %load/vec4 v0000000000bfde70_0;
    %load/vec4 v0000000000bff310_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bff310_0, 0, 32;
    %load/vec4 v0000000000bfef50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
    %jmp T_40.22;
T_40.23 ;
    %load/vec4 v0000000000bff310_0;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %load/vec4 v0000000000bff950_0;
    %load/vec4 v0000000000bfdb50_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000bfe690_0, 0, 1;
T_40.19 ;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0000000000bfdb50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bff310_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %load/vec4 v0000000000bff950_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bfe690_0, 0, 1;
    %jmp T_40.25;
T_40.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
T_40.26 ;
    %load/vec4 v0000000000bfef50_0;
    %load/vec4 v0000000000bfdb50_0;
    %cmp/s;
    %jmp/0xz T_40.27, 5;
    %load/vec4 v0000000000bff310_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bff310_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bff310_0, 0, 32;
    %load/vec4 v0000000000bfef50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
    %jmp T_40.26;
T_40.27 ;
    %load/vec4 v0000000000bff310_0;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %load/vec4 v0000000000bff950_0;
    %load/vec4 v0000000000bfdb50_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000bfe690_0, 0, 1;
T_40.25 ;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000bfeeb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bff310_0, 0, 32;
    %load/vec4 v0000000000bfeeb0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000bfdb50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
T_40.28 ;
    %load/vec4 v0000000000bfef50_0;
    %load/vec4 v0000000000bfdb50_0;
    %cmp/s;
    %jmp/0xz T_40.29, 5;
    %load/vec4 v0000000000bff310_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bff310_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bff310_0, 0, 32;
    %load/vec4 v0000000000bfef50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
    %jmp T_40.28;
T_40.29 ;
    %load/vec4 v0000000000bff310_0;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %load/vec4 v0000000000bfeeb0_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_40.30, 4;
    %load/vec4 v0000000000bff950_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bfe690_0, 0, 1;
T_40.30 ;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000bfeeb0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000000000bfeeb0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bfeeb0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %jmp T_40.33;
T_40.32 ;
    %load/vec4 v0000000000bfeeb0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bfe190_0, 0, 2;
    %load/vec4 v0000000000bfe190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.37, 6;
    %jmp T_40.38;
T_40.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
T_40.39 ;
    %load/vec4 v0000000000bfef50_0;
    %load/vec4 v0000000000bfdb50_0;
    %cmp/s;
    %jmp/0xz T_40.40, 5;
    %load/vec4 v0000000000bff310_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bff310_0, 0, 32;
    %load/vec4 v0000000000bfef50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
    %jmp T_40.39;
T_40.40 ;
    %load/vec4 v0000000000bff310_0;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %jmp T_40.38;
T_40.35 ;
    %load/vec4 v0000000000bfdb50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bff310_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
T_40.43 ;
    %load/vec4 v0000000000bfef50_0;
    %load/vec4 v0000000000bfdb50_0;
    %cmp/s;
    %jmp/0xz T_40.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bff310_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bff310_0, 0, 32;
    %load/vec4 v0000000000bfef50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
    %jmp T_40.43;
T_40.44 ;
T_40.42 ;
    %load/vec4 v0000000000bff310_0;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %jmp T_40.38;
T_40.36 ;
    %load/vec4 v0000000000bfdb50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.45, 4;
    %load/vec4 v0000000000bff950_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bff310_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bff310_0, 0, 32;
T_40.48 ;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000bff950_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bfde70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
T_40.49 ;
    %load/vec4 v0000000000bfef50_0;
    %load/vec4 v0000000000bfdb50_0;
    %cmp/s;
    %jmp/0xz T_40.50, 5;
    %load/vec4 v0000000000bfde70_0;
    %load/vec4 v0000000000bff310_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bff310_0, 0, 32;
    %load/vec4 v0000000000bfef50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
    %jmp T_40.49;
T_40.50 ;
T_40.46 ;
    %load/vec4 v0000000000bff310_0;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %load/vec4 v0000000000bfdb50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bff950_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bff310_0, 0, 32;
    %jmp T_40.52;
T_40.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
T_40.53 ;
    %load/vec4 v0000000000bfef50_0;
    %load/vec4 v0000000000bfdb50_0;
    %cmp/s;
    %jmp/0xz T_40.54, 5;
    %load/vec4 v0000000000bff310_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bff310_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bff310_0, 0, 32;
    %load/vec4 v0000000000bfef50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfef50_0, 0, 32;
    %jmp T_40.53;
T_40.54 ;
T_40.52 ;
    %load/vec4 v0000000000bff310_0;
    %store/vec4 v0000000000bfec30_0, 0, 32;
    %jmp T_40.38;
T_40.38 ;
    %pop/vec4 1;
T_40.33 ;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_00000000009f9bc0;
T_41 ;
    %wait E_0000000000b53540;
    %load/vec4 v0000000000be9d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0000000000be9c50_0;
    %store/vec4 v0000000000be9070_0, 0, 32;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0000000000be91b0_0;
    %store/vec4 v0000000000be9070_0, 0, 32;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000a23df0;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b636d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b62910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b62f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b63810_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0000000000a23df0;
T_43 ;
    %wait E_0000000000b524c0;
    %load/vec4 v0000000000b62ff0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000b636d0_0, 0, 32;
    %load/vec4 v0000000000b62ff0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000b62910_0, 0, 32;
    %load/vec4 v0000000000b62ff0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000b62f50_0, 0, 32;
    %load/vec4 v0000000000b62ff0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000b63810_0, 0, 32;
    %load/vec4 v0000000000b639f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %jmp T_43.16;
T_43.0 ;
    %load/vec4 v0000000000b62910_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.18 ;
    %jmp T_43.16;
T_43.1 ;
    %load/vec4 v0000000000b62910_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.20;
T_43.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.20 ;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0000000000b62f50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.22;
T_43.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.22 ;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0000000000b62f50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.24;
T_43.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.24 ;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0000000000b636d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.26;
T_43.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.26 ;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0000000000b636d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.28;
T_43.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.28 ;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0000000000b63810_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.30 ;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0000000000b63810_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.32;
T_43.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.32 ;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0000000000b62f50_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b62910_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.34 ;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0000000000b62f50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b62910_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.36 ;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0000000000b63810_0;
    %load/vec4 v0000000000b636d0_0;
    %cmp/e;
    %jmp/0xz  T_43.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.38;
T_43.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.38 ;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0000000000b63810_0;
    %load/vec4 v0000000000b636d0_0;
    %cmp/ne;
    %jmp/0xz  T_43.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.40;
T_43.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.40 ;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0000000000b62910_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b636d0_0;
    %load/vec4 v0000000000b63810_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_43.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.42 ;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0000000000b62910_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b636d0_0;
    %load/vec4 v0000000000b63810_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_43.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.44;
T_43.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
T_43.44 ;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.16;
T_43.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63db0_0, 0, 1;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000a23f80;
T_44 ;
    %wait E_0000000000b53800;
    %load/vec4 v0000000000b63bd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b63ef0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63a90_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63a90_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_00000000009f1d70;
T_45 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000b59fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b62690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b624b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b62230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b62870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b62550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b5b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b5bc80_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000000b63130_0;
    %assign/vec4 v0000000000b62690_0, 0;
    %load/vec4 v0000000000b5a060_0;
    %assign/vec4 v0000000000b624b0_0, 0;
    %load/vec4 v0000000000b64030_0;
    %assign/vec4 v0000000000b62230_0, 0;
    %load/vec4 v0000000000b63f90_0;
    %assign/vec4 v0000000000b62870_0, 0;
    %load/vec4 v0000000000b63270_0;
    %assign/vec4 v0000000000b62550_0, 0;
    %load/vec4 v0000000000b62370_0;
    %assign/vec4 v0000000000b5b820_0, 0;
    %load/vec4 v0000000000b62190_0;
    %assign/vec4 v0000000000b5bc80_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_00000000009e9440;
T_46 ;
    %wait E_0000000000b53600;
    %load/vec4 v0000000000be9430_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_46.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_46.1, 4;
    %jmp T_46.2;
T_46.0 ;
    %load/vec4 v0000000000be99d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.3, 8;
    %load/vec4 v0000000000be9e30_0;
    %pad/u 8;
    %ix/getv 4, v0000000000be9f70_0;
    %store/vec4a v0000000000bea790, 4, 0;
    %jmp T_46.4;
T_46.3 ;
    %ix/getv 4, v0000000000be9f70_0;
    %load/vec4a v0000000000bea790, 4;
    %pad/u 32;
    %store/vec4 v0000000000be8fd0_0, 0, 32;
T_46.4 ;
    %jmp T_46.2;
T_46.1 ;
    %load/vec4 v0000000000be99d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %load/vec4 v0000000000be9e30_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000be9f70_0;
    %store/vec4a v0000000000bea790, 4, 0;
    %load/vec4 v0000000000be9e30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000be9f70_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bea790, 4, 0;
    %load/vec4 v0000000000be9e30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000be9f70_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bea790, 4, 0;
    %load/vec4 v0000000000be9e30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000be9f70_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bea790, 4, 0;
    %jmp T_46.6;
T_46.5 ;
    %load/vec4 v0000000000be9f70_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bea790, 4;
    %load/vec4 v0000000000be9f70_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bea790, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000be9f70_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bea790, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000be9f70_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bea790, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be8fd0_0, 0, 32;
T_46.6 ;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000bf3180;
T_47 ;
    %wait E_0000000000b53bc0;
    %load/vec4 v0000000000be8ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000be8df0_0;
    %store/vec4 v0000000000be8990_0, 0, 32;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000bea330_0;
    %store/vec4 v0000000000be8990_0, 0, 32;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000009f7d70;
T_48 ;
    %wait E_0000000000b53b00;
    %load/vec4 v0000000000be55f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be5730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be5690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be5b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be5a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000be61d0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000000be5eb0_0;
    %assign/vec4 v0000000000be5730_0, 0;
    %load/vec4 v0000000000be5af0_0;
    %assign/vec4 v0000000000be5690_0, 0;
    %load/vec4 v0000000000be4970_0;
    %assign/vec4 v0000000000be5b90_0, 0;
    %load/vec4 v0000000000be5410_0;
    %assign/vec4 v0000000000be5a50_0, 0;
    %load/vec4 v0000000000be59b0_0;
    %assign/vec4 v0000000000be61d0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000bf3310;
T_49 ;
    %wait E_0000000000b52f80;
    %load/vec4 v0000000000be92f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000be9250_0;
    %store/vec4 v0000000000be8e90_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000be8cb0_0;
    %store/vec4 v0000000000be8e90_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000009e95d0;
T_50 ;
    %wait E_0000000000b53b40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be9930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bea010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be9a70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000be8a30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bea510_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000be96b0_0, 0, 2;
    %load/vec4 v0000000000bea5b0_0;
    %load/vec4 v0000000000be9610_0;
    %load/vec4 v0000000000bea150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bea3d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be9930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bea010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be9a70_0, 0, 1;
T_50.0 ;
    %load/vec4 v0000000000bea5b0_0;
    %load/vec4 v0000000000be8c10_0;
    %load/vec4 v0000000000bea150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bea3d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be9930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bea010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be9a70_0, 0, 1;
T_50.2 ;
    %load/vec4 v0000000000be9390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0000000000be8c10_0;
    %load/vec4 v0000000000bea1f0_0;
    %cmp/e;
    %jmp/0xz  T_50.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000be8a30_0, 0, 2;
T_50.6 ;
    %load/vec4 v0000000000be9610_0;
    %load/vec4 v0000000000bea1f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bea3d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bea510_0, 0, 2;
T_50.8 ;
T_50.4 ;
    %load/vec4 v0000000000be94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %load/vec4 v0000000000be8c10_0;
    %load/vec4 v0000000000be9110_0;
    %cmp/e;
    %jmp/0xz  T_50.12, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000be8a30_0, 0, 2;
T_50.12 ;
    %load/vec4 v0000000000be9610_0;
    %load/vec4 v0000000000be9110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bea3d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bea510_0, 0, 2;
T_50.14 ;
T_50.10 ;
    %load/vec4 v0000000000be9890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %load/vec4 v0000000000be8c10_0;
    %load/vec4 v0000000000bea150_0;
    %cmp/e;
    %jmp/0xz  T_50.18, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000be8a30_0, 0, 2;
T_50.18 ;
    %load/vec4 v0000000000be9610_0;
    %load/vec4 v0000000000bea150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bea3d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.20, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bea510_0, 0, 2;
T_50.20 ;
T_50.16 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000a23c60;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c00e90_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0000000000a23c60;
T_52 ;
    %vpi_func 2 83 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c014d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfeff0_0, 0, 32;
T_52.0 ;
    %vpi_func 2 85 "$feof" 32, v0000000000c014d0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 86 "$fscanf" 32, v0000000000c014d0_0, "%b", v0000000000c00df0_0 {0 0 0};
    %store/vec4 v0000000000c01430_0, 0, 32;
    %load/vec4 v0000000000c00df0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bfeff0_0;
    %store/vec4a v0000000000bf48c0, 4, 0;
    %load/vec4 v0000000000bfeff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfeff0_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 91 "$fclose", v0000000000c014d0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c00b70_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c00b70_0;
    %store/vec4 v0000000000bfeff0_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000a23c60;
T_53 ;
    %vpi_func 2 99 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c014d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfeff0_0, 0, 32;
T_53.0 ;
    %vpi_func 2 101 "$feof" 32, v0000000000c014d0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 102 "$fscanf" 32, v0000000000c014d0_0, "%b", v0000000000c00df0_0 {0 0 0};
    %store/vec4 v0000000000c01430_0, 0, 32;
    %load/vec4 v0000000000c00df0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bfeff0_0;
    %store/vec4a v0000000000bea790, 4, 0;
    %load/vec4 v0000000000bfeff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfeff0_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 107 "$fclose", v0000000000c014d0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c00530_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c00530_0;
    %store/vec4 v0000000000bfeff0_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000a23c60;
T_54 ;
    %delay 80, 0;
    %vpi_call 2 246 "$finish" {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000000000a23c60;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c00210_0, 0, 1;
T_55.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000c00210_0;
    %inv;
    %store/vec4 v0000000000c00210_0, 0, 1;
    %jmp T_55.0;
    %end;
    .thread T_55;
    .scope S_0000000000a23c60;
T_56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bfddd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bfddd0_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0000000000a23c60;
T_57 ;
    %vpi_call 2 310 "$monitor", "PC: %d  |  DR-Address: %d  | R1: %d  |  R2: %d  | R3: %d  | R5: %d  | Time: %2d ", v0000000000bfff90_0, v0000000000bfe870_0, v0000000000bf5680_0, v0000000000bf9420_0, v0000000000bf91a0_0, v0000000000bf88e0_0, $time {0 0 0};
    %end;
    .thread T_57;
    .scope S_0000000000a23c60;
T_58 ;
    %delay 79, 0;
    %vpi_call 2 362 "$display", "\012\012--------------------------------------  Data Ram Content After Simulation  --------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c00e90_0, 0, 32;
T_58.0 ;
    %load/vec4 v0000000000c00e90_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_58.1, 5;
    %vpi_call 2 366 "$display", "Data en Address %0d = %d at time: %0d", v0000000000c00e90_0, &A<v0000000000bea790, v0000000000c00e90_0 >, $time {0 0 0};
    %load/vec4 v0000000000c00e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c00e90_0, 0, 32;
    %jmp T_58.0;
T_58.1 ;
    %end;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
