--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Counters.twx Counters.ncd -o Counters.twr Counters.pcf
-ucf xem3010.ucf

Design file:              Counters.ncd
Physical constraint file: Counters.pcf
Device,package,speed:     xc3s1500,fg320,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button<0>   |    3.812(R)|   -1.895(R)|ok1<24>           |   0.000|
button<1>   |    4.068(R)|   -2.100(R)|ok1<24>           |   0.000|
hi_in<1>    |    7.003(R)|   -2.802(R)|ok1<24>           |   0.000|
hi_in<2>    |    7.702(R)|   -2.742(R)|ok1<24>           |   0.000|
hi_in<3>    |    5.341(R)|   -2.274(R)|ok1<24>           |   0.000|
hi_in<4>    |   10.110(R)|   -2.835(R)|ok1<24>           |   0.000|
hi_in<5>    |    9.469(R)|   -2.848(R)|ok1<24>           |   0.000|
hi_in<6>    |    9.289(R)|   -2.678(R)|ok1<24>           |   0.000|
hi_in<7>    |    9.260(R)|   -2.712(R)|ok1<24>           |   0.000|
hi_inout<0> |    2.807(R)|   -1.084(R)|ok1<24>           |   0.000|
hi_inout<1> |    3.063(R)|   -1.289(R)|ok1<24>           |   0.000|
hi_inout<2> |    3.419(R)|   -1.579(R)|ok1<24>           |   0.000|
hi_inout<3> |    3.084(R)|   -1.312(R)|ok1<24>           |   0.000|
hi_inout<4> |    3.647(R)|   -1.760(R)|ok1<24>           |   0.000|
hi_inout<5> |    3.556(R)|   -1.688(R)|ok1<24>           |   0.000|
hi_inout<6> |    3.629(R)|   -1.747(R)|ok1<24>           |   0.000|
hi_inout<7> |    3.633(R)|   -1.751(R)|ok1<24>           |   0.000|
hi_inout<8> |    3.946(R)|   -2.021(R)|ok1<24>           |   0.000|
hi_inout<9> |    2.815(R)|   -1.117(R)|ok1<24>           |   0.000|
hi_inout<10>|    2.895(R)|   -1.188(R)|ok1<24>           |   0.000|
------------+------------+------------+------------------+--------+

Clock clk1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |    9.496(R)|clk1_BUFGP        |   0.000|
led<1>      |    9.016(R)|clk1_BUFGP        |   0.000|
led<2>      |    9.102(R)|clk1_BUFGP        |   0.000|
led<3>      |    9.058(R)|clk1_BUFGP        |   0.000|
led<4>      |    9.021(R)|clk1_BUFGP        |   0.000|
led<5>      |    9.979(R)|clk1_BUFGP        |   0.000|
led<6>      |   10.027(R)|clk1_BUFGP        |   0.000|
led<7>      |   10.497(R)|clk1_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
hi_inout<0> |    7.840(R)|ok1<24>           |   0.000|
hi_inout<1> |    7.669(R)|ok1<24>           |   0.000|
hi_inout<2> |    8.031(R)|ok1<24>           |   0.000|
hi_inout<3> |    8.155(R)|ok1<24>           |   0.000|
hi_inout<4> |    8.557(R)|ok1<24>           |   0.000|
hi_inout<5> |    8.907(R)|ok1<24>           |   0.000|
hi_inout<6> |    8.919(R)|ok1<24>           |   0.000|
hi_inout<7> |    9.597(R)|ok1<24>           |   0.000|
hi_inout<8> |    7.421(R)|ok1<24>           |   0.000|
hi_inout<9> |    8.896(R)|ok1<24>           |   0.000|
hi_inout<10>|    7.807(R)|ok1<24>           |   0.000|
hi_inout<11>|    8.904(R)|ok1<24>           |   0.000|
hi_inout<12>|    8.666(R)|ok1<24>           |   0.000|
hi_inout<13>|    9.210(R)|ok1<24>           |   0.000|
hi_inout<14>|    8.928(R)|ok1<24>           |   0.000|
hi_inout<15>|    8.146(R)|ok1<24>           |   0.000|
hi_out<0>   |    6.075(R)|ok1<24>           |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    5.528|         |         |         |
hi_in<0>       |    4.767|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk2           |    5.697|         |         |         |
hi_in<0>       |    3.918|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    8.242|         |         |         |
clk2           |    8.458|         |         |         |
hi_in<0>       |    6.939|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 23 11:03:55 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4519 MB



