# compile vhdl design source files
vhdl xil_defaultlib  "../../../assi_02.srcs/sources_1/new/vga.vhd"
vhdl xil_defaultlib  "../../../assi_02.srcs/sources_1/new/main.vhd"

# Do not sort compile order
nosort
