// Seed: 3409243175
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_8 = 1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output wire id_2,
    input uwire id_3,
    input wand id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8,
    output logic id_9
);
  always id_9 <= -1;
  wire id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_14,
      id_17,
      id_16,
      id_15,
      id_14
  );
endmodule
