{"schema":"spec/0.1","type":"ad.string.bank","id":"ad.string.bank-1767073374907-8","payload":{"bankId":"8","offset":1001,"strings":["(Net0)-357","(Net0)-359","(Net0)-361","(Net0)-369","(Net0)-371","(Net0)-374","(Net0)-376","(Net0)-378","(Net0)-380","(Net0)-382","(Net0)-384","(Net0)-386","(Net0)-388","(Net0)-390","(Net0)-392","(Net0)-394","(Net0)-396","(Net0)-398","(Net0)-400","(Net0)-402","(Net0)-404","(Net0)-406","(Net0)-408","(Net0)-410","(Net0)-412","(Net0)-414","(Net0)-416","(Net0)-418","(Net0)-420","(Net0)-422","(Net0)-424","(Net0)-426","(Net0)-428","(Net0)-430","(Net0)-432","(Net0)-434","(Net0)-436","(Net0)-438","(Net0)-440","(Net0)-442","(Net0)-444","(Net0)-446","(Net0)-448","(Net0)-450","(Net0)-452","(Net0)-454","(Net0)-456","(Net0)-458","(Net0)-460","(Net0)-462","(Net0)-464","(Net0)-466","(Net0)-468","(Net0)-470","(Net0)-473","(Net0)-475","(Net0)-477","(Net0)-481","(Net0)-483","(Net0)-486","(Net0)-488","(Net0)-490","(Net0)-492","(Net0)-496","(Net0)-498","(Net0)-502","(Net0)-504","(Net0)-506","(Net0)-508","(Net0)-514","(Net0)-675","(Net0)-677","(Net0)-679","(Net0)-681","(Net0)-752","(Net0)-756","(Net0)-759","(Net0)-761","(Net0)-766","(Net0)-768","(Net0)-770","(Net0)-774","(Net0)-776","(Net0)-778","(Net0)-780","(Net0)-782","(Net0)-784","(Net0)-786","(Net0)-788","(Net0)-790","(Net0)-792","(Net0)-794","(Net0)-796","(Net0)-798","(Net0)-800","(Net0)-1113","(Net0)-1115","(Net0)-1117","SGMII_PHY_TX-","1V5PGOOD_TEMP","AD936x_1_RX_D5_N","$10N16528","$10N16548","$10N16546","CPU1_ETH1_INT_N","CPU1_DQ15","AD936x_1_SPI_DO","MFD2_DA17","MFD2_DA13","(Net0)-627","2V5PGOOD_TEMP","CDO_0","MBI_RS232_TX","CPU1_88E_RESET1_N","CPU1_TSEC1_RX_DV","CPU1_TSEC1_RXD03","CPU1_TSEC1_RXD01","CPU1_TSEC1_GTX_CLK","(Net0)-385","PLL1","CPU1_LGPL01","MFD2_DA21","MFD2_DA19","MFD2_CLK","VPM_OUT2_CLK","AD936x_1_RX_D2_N","AD936x_1_RX_D4_N","AD936x_1_RX_D0_N","AD936x_1_RX_D3_N","AD936x_1_RX_FRAME_N","AD936x_1_TX_FRAME_N","AD936x_1_TX_D2_N","AD936x_1_TX_D1_N","AD936x_1_TX_D5_N","AD936x_1_TX_D4_N","AD936x_1_TX_D0_N","AD936x_1_TX_D3_N","CPU1_SD_REF_CLK-","PCIE_CLKN","ID_BIT","CPU1_LGPL05","$10N16459","CPU1_TSEC2_TXD05","MFD2_DA23","MFD2_DA15","FCFG_ADDR07","FCFG_ADDR05","FCFG_ADDR03","FCFG_ADDR01","FCFG_DQ15","FCFG_DQ13","FCFG_DQ11","FCFG_DQ09","CPU1_DQ03","CPU1_DQ01","CPU1_READY_P1","CPU1_UART0_SIN","CPU1_DQ13","CPU1_DQ11","CPU1_DQ09","CPU1_A08","CPU1_A12","$12N31372","MFD2_DA3","MFD2_DA1","(Net0)-417","(Net0)-701","$7N30086","(Net0)-511","$7N31222","(Net0)-1056","$334N56","$18N14","$18N12","ENET2_MII_MDC","TPFON2","TPFIN2","ENET2_LED_CFG2","VPM_OUT2_HSYNC","CPU1_DDRCLK","$330N4884","$330N4217","$3N18876","$330N4886","AD936x_1_SYNC","(Net0)-878","$330N1429","$12N19135","$12N32592","(Net0)-619","$12N19893","(Net0)-623","$4N21943","CPU1_TSEC2_TX_ER","(Net0)-487","(Net0)-476","(Net0)-379","(Net0)-465","(Net0)-474","(Net0)-491","CPU1_TSEC_1588_PULSE_OUT01","(Net0)-441","$10N16398","(Net0)-459","CPU1_TRIG_OUT","(Net0)-435","(Net0)-413","$10N16351","(Net0)-455","(Net0)-419","CPU1_DMA1_DDONE","$6N4598","(Net0)-433","(Net0)-425","(Net0)-427","(Net0)-451","(Net0)-1116","(Net0)-797","(Net0)-775","(Net0)-758","(Net0)-785","CPLD_TMS","(Net0)-789","CPU1_A10","(Net0)-772","CPLD_TDI","DSEL2","$332N53","VPM_OUT2_DATA9","VPM_OUT2_DATA7","VPM_OUT2_DATA5","VPM_OUT2_DATA13","VPM_OUT2_DATA15","VPM_OUT2_DATA17","VPM_OUT2_DATA19","VPM_OUT2_DATA21","(Net0)-179","FCFG_DQ05","FCFG_ADDR13","FCFG_ADDR15","MFD2_DA11","FCFG_ADDR11","VPM_OUT2_DATA11","(Net0)-117","(Net0)-1131","VPM_OUT2_DATA3","(Net0)-1129","VPM_OUT2_DATA1","MFD2_DA5","$326N2016","MFD2_DA7","(Net0)-950","(Net0)-1122","(Net0)-175","(Net0)-1036","(Net0)-189","VPM_OUT2_DATA23","(Net0)-184","FCFG_ADDR25","(Net0)-110","(Net0)-1034","FCFG_ADDR09","(Net0)-285","(Net0)-198","(Net0)-89","FCFG_ADDR23","(Net0)-275","(Net0)-281","FCFG_ADDR21","(Net0)-1124","FPGA_PG_B","(Net0)-952","(Net0)-250","(Net0)-1053","(Net0)-1047","(Net0)-1038","(Net0)-315","(Net0)-1016","(Net0)-329","(Net0)-327","(Net0)-273","(Net0)-161","(Net0)-1099","(Net0)-1097","$14N31635","(Net0)-363","$17N8","(Net0)-1170","$17N4947","POWERON_1V8","$17N4957","(Net0)-29","$17N1076","$17N1065","DPM_DEBUG_ETH_RX-","$14N17210","DPM_DEBUG_ETH_TX-","DVI_OUT2_D2-","VCAP","$331N107","CPU1_ETH_CLK_A","LED_0","RUN_1V4","$332N57","$332N59","DVI_OUT2_D1-","AD936x_1_RX_D1_N","$19N435","DVI_OUT2_D0-","$331N132","$18N53","FCFG_ADDR17","FCFG_ADDR19","$326N3548","FCFG_DQ07","#FCFG_FOE","CPU1_MSRCID04","CPU1_DMA2_DDONE","MBI_ON","MBI_DPM_INT","CPU1_DQ07","CPU1_DQ05","CPU1_A14","MFD2_HS","$4N1976","$332N55","(Net0)-453","$7N32424","(Net0)-699","$7N32391","(Net0)-370","(Net0)-505","$7N30053","(Net0)-1058","(Net0)-1060","DVI_OUT2_CLK-","$329N791","AD936x_1_SPI_CLK","(Net0)-615","$4N31646","(Net0)-391","(Net0)-383","(Net0)-409","(Net0)-482","CPU1_TSEC_1588_ALARM_OUT02","(Net0)-472","(Net0)-405","(Net0)-429","(Net0)-431","(Net0)-447","(Net0)-445","PLL3","(Net0)-449","(Net0)-1114","(Net0)-1139","(Net0)-787","(Net0)-793","(Net0)-799","$332N73","FCFG_DQ03","(Net0)-207","(Net0)-1009","(Net0)-220","(Net0)-940","(Net0)-1012","(Net0)-238","(Net0)-252","(Net0)-948","(Net0)-203","(Net0)-946","(Net0)-186","(Net0)-1049","(Net0)-1101","(Net0)-1095","(Net0)-311","$4N45235","(Net0)-360","(Net0)-358","$17N1074","$7N14219","$7N31255","$17N1069","$17N4950","CIP_ID","$18N21","CPU1_TSEC2_TXD03","$10N16355","$10N16357","FPGA_M1","$3N19217","$3N19218","$330N4215","$17N1059","FCFG_DQ01","MFD2_DA9","CPU1_A06","$326N172","DPM_MBI_PCIe_RX+","DPM_MBI_PCIe_TX+","(Net0)-5","(Net0)-19","(Net0)-25","(Net0)-27","(Net0)-32","(Net0)-34","(Net0)-39","(Net0)-59","(Net0)-100","(Net0)-102","(Net0)-119","(Net0)-134","(Net0)-136","(Net0)-158","(Net0)-163","(Net0)-165","(Net0)-173","(Net0)-177","(Net0)-193","(Net0)-205","(Net0)-216","(Net0)-218","(Net0)-224","(Net0)-230","(Net0)-234","(Net0)-236","(Net0)-254","(Net0)-268","(Net0)-279","(Net0)-291","(Net0)-340","(Net0)-365","(Net0)-367","(Net0)-373","(Net0)-375","(Net0)-377","(Net0)-381","(Net0)-387","(Net0)-389","(Net0)-393","(Net0)-395","(Net0)-397","(Net0)-399","(Net0)-401","(Net0)-403","(Net0)-407","(Net0)-411","(Net0)-415","(Net0)-421","(Net0)-423","(Net0)-437","(Net0)-439","(Net0)-443","(Net0)-457","(Net0)-461","(Net0)-463","(Net0)-467","(Net0)-469","(Net0)-478","(Net0)-484","(Net0)-489","(Net0)-495","(Net0)-497","(Net0)-501","(Net0)-503","(Net0)-507","(Net0)-509","(Net0)-513","(Net0)-546","(Net0)-569","(Net0)-581","(Net0)-605","(Net0)-607","(Net0)-609","(Net0)-611","(Net0)-621","(Net0)-625","(Net0)-674","(Net0)-676","(Net0)-678","(Net0)-680","(Net0)-686","(Net0)-688","(Net0)-690","(Net0)-692","(Net0)-694","(Net0)-696","(Net0)-751","(Net0)-753","(Net0)-760","(Net0)-763","(Net0)-767","(Net0)-769","(Net0)-777","(Net0)-779","(Net0)-781","(Net0)-783","(Net0)-791","(Net0)-795","(Net0)-811","(Net0)-816","(Net0)-818","(Net0)-820","(Net0)-823","(Net0)-826","(Net0)-828","(Net0)-830","(Net0)-836","(Net0)-840","(Net0)-842","(Net0)-883","(Net0)-884","(Net0)-1062","(Net0)-1093","(Net0)-1103","(Net0)-1105","(Net0)-1107","(Net0)-1109","(Net0)-1111","(Net0)-1120","(Net0)-1126","(Net0)-1133","(Net0)-1135","(Net0)-1147","(Net0)-1149","(Net0)-1151","(Net0)-1153","(Net0)-1155","(Net0)-1157","(Net0)-1159","(Net0)-1161","DPM_MBI_PCIe_RX-"]},"meta":{"ts":1767073374907,"source":"AD","rev":0.1,"detail":{"schema":"spec/0.1","build":"ad21-js"}}}