Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 12 10:15:53 2023
| Host         : DESKTOP-H9O19A2 running 64-bit major release  (build 9200)
| Command      : report_methodology -file fpga_wrapper_methodology_drc_routed.rpt -pb fpga_wrapper_methodology_drc_routed.pb -rpx fpga_wrapper_methodology_drc_routed.rpx
| Design       : fpga_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 2          |
| TIMING-20 | Warning  | Non-clocked latch            | 3          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/res[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[0]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[10]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[11]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[12]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[13]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[14]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[15]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[16]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[17]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[18]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[1]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[2]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[3]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[4]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/mac_comp/res_reg[5]/CLR (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[0]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[1]/CLR, fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[0] cannot be properly analyzed as its control pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[1] cannot be properly analyzed as its control pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[2] cannot be properly analyzed as its control pin fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr_reg[2]/G is not reached by a timing clock
Related violations: <none>


