
display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046d4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080048a4  080048a4  000148a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004954  08004954  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004954  08004954  00014954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800495c  0800495c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800495c  0800495c  0001495c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004960  08004960  00014960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f0  20000070  080049d4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000560  080049d4  00020560  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c897  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bb9  00000000  00000000  0002c937  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  0002e4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009c0  00000000  00000000  0002ef40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000218a2  00000000  00000000  0002f900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dda7  00000000  00000000  000511a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb280  00000000  00000000  0005ef49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012a1c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002eb8  00000000  00000000  0012a21c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800488c 	.word	0x0800488c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	0800488c 	.word	0x0800488c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <draw_character>:
	}

}

// TODO: add size capability
void draw_character(const uint8_t* start_of_data, int row) {
 80005c4:	b480      	push	{r7}
 80005c6:	b089      	sub	sp, #36	; 0x24
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
 80005cc:	6039      	str	r1, [r7, #0]

	if (horizontal_offsets_by_page[row] >= DISPLAY_COLS || row >= 8) {
 80005ce:	4a29      	ldr	r2, [pc, #164]	; (8000674 <draw_character+0xb0>)
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005d6:	2b7f      	cmp	r3, #127	; 0x7f
 80005d8:	dc46      	bgt.n	8000668 <draw_character+0xa4>
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	2b07      	cmp	r3, #7
 80005de:	dc43      	bgt.n	8000668 <draw_character+0xa4>
		return;
	}
	int size = 2;
 80005e0:	2302      	movs	r3, #2
 80005e2:	613b      	str	r3, [r7, #16]
	int horizontal_offset = horizontal_offsets_by_page[row];
 80005e4:	4a23      	ldr	r2, [pc, #140]	; (8000674 <draw_character+0xb0>)
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ec:	60fb      	str	r3, [r7, #12]

	for (int col = 0; col < 8; col++) {
 80005ee:	2300      	movs	r3, #0
 80005f0:	61fb      	str	r3, [r7, #28]
 80005f2:	e02b      	b.n	800064c <draw_character+0x88>
		uint8_t data = 0x00;
 80005f4:	2300      	movs	r3, #0
 80005f6:	76fb      	strb	r3, [r7, #27]
		for (int font_data_row = 0; font_data_row < 8; font_data_row++) {
 80005f8:	2300      	movs	r3, #0
 80005fa:	617b      	str	r3, [r7, #20]
 80005fc:	e017      	b.n	800062e <draw_character+0x6a>
			data |= ((start_of_data[font_data_row] >> (7 - col)) & 0x01) << font_data_row;
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	687a      	ldr	r2, [r7, #4]
 8000602:	4413      	add	r3, r2
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	461a      	mov	r2, r3
 8000608:	69fb      	ldr	r3, [r7, #28]
 800060a:	f1c3 0307 	rsb	r3, r3, #7
 800060e:	fa42 f303 	asr.w	r3, r2, r3
 8000612:	f003 0201 	and.w	r2, r3, #1
 8000616:	697b      	ldr	r3, [r7, #20]
 8000618:	fa02 f303 	lsl.w	r3, r2, r3
 800061c:	b25a      	sxtb	r2, r3
 800061e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000622:	4313      	orrs	r3, r2
 8000624:	b25b      	sxtb	r3, r3
 8000626:	76fb      	strb	r3, [r7, #27]
		for (int font_data_row = 0; font_data_row < 8; font_data_row++) {
 8000628:	697b      	ldr	r3, [r7, #20]
 800062a:	3301      	adds	r3, #1
 800062c:	617b      	str	r3, [r7, #20]
 800062e:	697b      	ldr	r3, [r7, #20]
 8000630:	2b07      	cmp	r3, #7
 8000632:	dde4      	ble.n	80005fe <draw_character+0x3a>
		}
		display_buffer[(row * DISPLAY_COLS) + col + horizontal_offset] = data;
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	01da      	lsls	r2, r3, #7
 8000638:	69fb      	ldr	r3, [r7, #28]
 800063a:	441a      	add	r2, r3
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	4413      	add	r3, r2
 8000640:	490d      	ldr	r1, [pc, #52]	; (8000678 <draw_character+0xb4>)
 8000642:	7efa      	ldrb	r2, [r7, #27]
 8000644:	54ca      	strb	r2, [r1, r3]
	for (int col = 0; col < 8; col++) {
 8000646:	69fb      	ldr	r3, [r7, #28]
 8000648:	3301      	adds	r3, #1
 800064a:	61fb      	str	r3, [r7, #28]
 800064c:	69fb      	ldr	r3, [r7, #28]
 800064e:	2b07      	cmp	r3, #7
 8000650:	ddd0      	ble.n	80005f4 <draw_character+0x30>
	}
	horizontal_offsets_by_page[row] += 8;
 8000652:	4a08      	ldr	r2, [pc, #32]	; (8000674 <draw_character+0xb0>)
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800065a:	f103 0208 	add.w	r2, r3, #8
 800065e:	4905      	ldr	r1, [pc, #20]	; (8000674 <draw_character+0xb0>)
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000666:	e000      	b.n	800066a <draw_character+0xa6>
		return;
 8000668:	bf00      	nop
}
 800066a:	3724      	adds	r7, #36	; 0x24
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	20000124 	.word	0x20000124
 8000678:	20000144 	.word	0x20000144

0800067c <print_to_screen>:

	draw_digit(2, date_row);
	draw_digit(4, date_row);
}

void print_to_screen(unsigned char* text) {
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, text, strlen((char*)text), HAL_MAX_DELAY);
 8000684:	6878      	ldr	r0, [r7, #4]
 8000686:	f7ff fdc3 	bl	8000210 <strlen>
 800068a:	4603      	mov	r3, r0
 800068c:	b29a      	uxth	r2, r3
 800068e:	f04f 33ff 	mov.w	r3, #4294967295
 8000692:	6879      	ldr	r1, [r7, #4]
 8000694:	4803      	ldr	r0, [pc, #12]	; (80006a4 <print_to_screen+0x28>)
 8000696:	f002 fc2e 	bl	8002ef6 <HAL_UART_Transmit>
}
 800069a:	bf00      	nop
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	200000e0 	.word	0x200000e0

080006a8 <send_data>:

void send_data(uint8_t* data, uint16_t size) {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b09e      	sub	sp, #120	; 0x78
 80006ac:	af02      	add	r7, sp, #8
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	460b      	mov	r3, r1
 80006b2:	807b      	strh	r3, [r7, #2]
	uint8_t padded_data[100];
	padded_data[0] = 0x40;
 80006b4:	2340      	movs	r3, #64	; 0x40
 80006b6:	723b      	strb	r3, [r7, #8]
	for (int i = 0; i < size; i++) {
 80006b8:	2300      	movs	r3, #0
 80006ba:	66fb      	str	r3, [r7, #108]	; 0x6c
 80006bc:	e00c      	b.n	80006d8 <send_data+0x30>
		padded_data[i+1] = data[i];
 80006be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006c0:	687a      	ldr	r2, [r7, #4]
 80006c2:	441a      	add	r2, r3
 80006c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006c6:	3301      	adds	r3, #1
 80006c8:	7812      	ldrb	r2, [r2, #0]
 80006ca:	3370      	adds	r3, #112	; 0x70
 80006cc:	443b      	add	r3, r7
 80006ce:	f803 2c68 	strb.w	r2, [r3, #-104]
	for (int i = 0; i < size; i++) {
 80006d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006d4:	3301      	adds	r3, #1
 80006d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80006d8:	887b      	ldrh	r3, [r7, #2]
 80006da:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80006dc:	429a      	cmp	r2, r3
 80006de:	dbee      	blt.n	80006be <send_data+0x16>
	}
	HAL_I2C_Master_Transmit(&hi2c1, DISPLAY_I2C_ADDR << 1, padded_data, size + 1, HAL_MAX_DELAY);
 80006e0:	887b      	ldrh	r3, [r7, #2]
 80006e2:	3301      	adds	r3, #1
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	f107 0208 	add.w	r2, r7, #8
 80006ea:	f04f 31ff 	mov.w	r1, #4294967295
 80006ee:	9100      	str	r1, [sp, #0]
 80006f0:	2178      	movs	r1, #120	; 0x78
 80006f2:	4803      	ldr	r0, [pc, #12]	; (8000700 <send_data+0x58>)
 80006f4:	f001 f994 	bl	8001a20 <HAL_I2C_Master_Transmit>
}
 80006f8:	bf00      	nop
 80006fa:	3770      	adds	r7, #112	; 0x70
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	2000008c 	.word	0x2000008c

08000704 <send_cmd_to_display>:

void send_cmd_to_display(uint8_t* data) {
 8000704:	b580      	push	{r7, lr}
 8000706:	b086      	sub	sp, #24
 8000708:	af02      	add	r7, sp, #8
 800070a:	6078      	str	r0, [r7, #4]
	uint8_t padded_data[2];
	padded_data[0] = 0x00;
 800070c:	2300      	movs	r3, #0
 800070e:	733b      	strb	r3, [r7, #12]
	padded_data[1] = *data;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, DISPLAY_I2C_ADDR << 1, padded_data, 2, HAL_MAX_DELAY);
 8000716:	f107 020c 	add.w	r2, r7, #12
 800071a:	f04f 33ff 	mov.w	r3, #4294967295
 800071e:	9300      	str	r3, [sp, #0]
 8000720:	2302      	movs	r3, #2
 8000722:	2178      	movs	r1, #120	; 0x78
 8000724:	4803      	ldr	r0, [pc, #12]	; (8000734 <send_cmd_to_display+0x30>)
 8000726:	f001 f97b 	bl	8001a20 <HAL_I2C_Master_Transmit>
}
 800072a:	bf00      	nop
 800072c:	3710      	adds	r7, #16
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	2000008c 	.word	0x2000008c

08000738 <init_display>:

void init_display() {
 8000738:	b580      	push	{r7, lr}
 800073a:	b086      	sub	sp, #24
 800073c:	af00      	add	r7, sp, #0
	uint8_t DISPLAY_OFF = 0xAE;
 800073e:	23ae      	movs	r3, #174	; 0xae
 8000740:	75fb      	strb	r3, [r7, #23]
	uint8_t DISPLAY_CLOCK_DIV = 0xD5;
 8000742:	23d5      	movs	r3, #213	; 0xd5
 8000744:	75bb      	strb	r3, [r7, #22]
	uint8_t DISPLAY_MULTIPLEX = 0xA8;
 8000746:	23a8      	movs	r3, #168	; 0xa8
 8000748:	757b      	strb	r3, [r7, #21]
	uint8_t DISPLAY_OFFSET = 0xD3;
 800074a:	23d3      	movs	r3, #211	; 0xd3
 800074c:	753b      	strb	r3, [r7, #20]
	uint8_t START_LINE = 0x40;
 800074e:	2340      	movs	r3, #64	; 0x40
 8000750:	74fb      	strb	r3, [r7, #19]
	uint8_t CHARGE_PUMP = 0x8D;
 8000752:	238d      	movs	r3, #141	; 0x8d
 8000754:	74bb      	strb	r3, [r7, #18]
	uint8_t MEM_MODE = 0x20;
 8000756:	2320      	movs	r3, #32
 8000758:	747b      	strb	r3, [r7, #17]
	uint8_t SEGREMAP = 0xA0 | 0x01;
 800075a:	23a1      	movs	r3, #161	; 0xa1
 800075c:	743b      	strb	r3, [r7, #16]
	uint8_t COMSCANDEC = 0xC8;
 800075e:	23c8      	movs	r3, #200	; 0xc8
 8000760:	73fb      	strb	r3, [r7, #15]
	uint8_t SETCOMPINS = 0xDA;
 8000762:	23da      	movs	r3, #218	; 0xda
 8000764:	73bb      	strb	r3, [r7, #14]
	uint8_t CONTRAST = 0x81;
 8000766:	2381      	movs	r3, #129	; 0x81
 8000768:	737b      	strb	r3, [r7, #13]
	uint8_t PRECHARGE = 0xD9;
 800076a:	23d9      	movs	r3, #217	; 0xd9
 800076c:	733b      	strb	r3, [r7, #12]
	uint8_t SETVCOMDETECT = 0xDB;
 800076e:	23db      	movs	r3, #219	; 0xdb
 8000770:	72fb      	strb	r3, [r7, #11]
	uint8_t DISPLAYALLON_RESUME = 0xA4;
 8000772:	23a4      	movs	r3, #164	; 0xa4
 8000774:	72bb      	strb	r3, [r7, #10]
	uint8_t NORMAL_DISPLAY = 0xA6;
 8000776:	23a6      	movs	r3, #166	; 0xa6
 8000778:	727b      	strb	r3, [r7, #9]
	uint8_t DISPLAY_ON = 0xAF;
 800077a:	23af      	movs	r3, #175	; 0xaf
 800077c:	723b      	strb	r3, [r7, #8]
	uint8_t val;

	send_cmd_to_display(&DISPLAY_OFF);
 800077e:	f107 0317 	add.w	r3, r7, #23
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff ffbe 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&DISPLAY_CLOCK_DIV);
 8000788:	f107 0316 	add.w	r3, r7, #22
 800078c:	4618      	mov	r0, r3
 800078e:	f7ff ffb9 	bl	8000704 <send_cmd_to_display>
	val = 0x80;
 8000792:	2380      	movs	r3, #128	; 0x80
 8000794:	71fb      	strb	r3, [r7, #7]
	send_cmd_to_display(&val);
 8000796:	1dfb      	adds	r3, r7, #7
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff ffb3 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&DISPLAY_MULTIPLEX);
 800079e:	f107 0315 	add.w	r3, r7, #21
 80007a2:	4618      	mov	r0, r3
 80007a4:	f7ff ffae 	bl	8000704 <send_cmd_to_display>
	val = 0x3F;
 80007a8:	233f      	movs	r3, #63	; 0x3f
 80007aa:	71fb      	strb	r3, [r7, #7]
	send_cmd_to_display(&val);
 80007ac:	1dfb      	adds	r3, r7, #7
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff ffa8 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&DISPLAY_OFFSET);
 80007b4:	f107 0314 	add.w	r3, r7, #20
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff ffa3 	bl	8000704 <send_cmd_to_display>
	val = 0x00;
 80007be:	2300      	movs	r3, #0
 80007c0:	71fb      	strb	r3, [r7, #7]
	send_cmd_to_display(&val);
 80007c2:	1dfb      	adds	r3, r7, #7
 80007c4:	4618      	mov	r0, r3
 80007c6:	f7ff ff9d 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&START_LINE);
 80007ca:	f107 0313 	add.w	r3, r7, #19
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff ff98 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&CHARGE_PUMP);
 80007d4:	f107 0312 	add.w	r3, r7, #18
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff ff93 	bl	8000704 <send_cmd_to_display>
	val = 0x14;
 80007de:	2314      	movs	r3, #20
 80007e0:	71fb      	strb	r3, [r7, #7]
	send_cmd_to_display(&val);
 80007e2:	1dfb      	adds	r3, r7, #7
 80007e4:	4618      	mov	r0, r3
 80007e6:	f7ff ff8d 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&MEM_MODE);
 80007ea:	f107 0311 	add.w	r3, r7, #17
 80007ee:	4618      	mov	r0, r3
 80007f0:	f7ff ff88 	bl	8000704 <send_cmd_to_display>
	val = 0x00;
 80007f4:	2300      	movs	r3, #0
 80007f6:	71fb      	strb	r3, [r7, #7]
	send_cmd_to_display(&val);
 80007f8:	1dfb      	adds	r3, r7, #7
 80007fa:	4618      	mov	r0, r3
 80007fc:	f7ff ff82 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&SEGREMAP);
 8000800:	f107 0310 	add.w	r3, r7, #16
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ff7d 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&COMSCANDEC);
 800080a:	f107 030f 	add.w	r3, r7, #15
 800080e:	4618      	mov	r0, r3
 8000810:	f7ff ff78 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&SETCOMPINS);
 8000814:	f107 030e 	add.w	r3, r7, #14
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff ff73 	bl	8000704 <send_cmd_to_display>
	val = 0x12;
 800081e:	2312      	movs	r3, #18
 8000820:	71fb      	strb	r3, [r7, #7]
	send_cmd_to_display(&val);
 8000822:	1dfb      	adds	r3, r7, #7
 8000824:	4618      	mov	r0, r3
 8000826:	f7ff ff6d 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&CONTRAST);
 800082a:	f107 030d 	add.w	r3, r7, #13
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff ff68 	bl	8000704 <send_cmd_to_display>
	val = 0xCF;
 8000834:	23cf      	movs	r3, #207	; 0xcf
 8000836:	71fb      	strb	r3, [r7, #7]
	send_cmd_to_display(&val);
 8000838:	1dfb      	adds	r3, r7, #7
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff ff62 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&PRECHARGE);
 8000840:	f107 030c 	add.w	r3, r7, #12
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff ff5d 	bl	8000704 <send_cmd_to_display>
	val = 0xF1;
 800084a:	23f1      	movs	r3, #241	; 0xf1
 800084c:	71fb      	strb	r3, [r7, #7]
	send_cmd_to_display(&val);
 800084e:	1dfb      	adds	r3, r7, #7
 8000850:	4618      	mov	r0, r3
 8000852:	f7ff ff57 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&SETVCOMDETECT);
 8000856:	f107 030b 	add.w	r3, r7, #11
 800085a:	4618      	mov	r0, r3
 800085c:	f7ff ff52 	bl	8000704 <send_cmd_to_display>
	val = 0x40;
 8000860:	2340      	movs	r3, #64	; 0x40
 8000862:	71fb      	strb	r3, [r7, #7]
	send_cmd_to_display(&val);
 8000864:	1dfb      	adds	r3, r7, #7
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff ff4c 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&DISPLAYALLON_RESUME);
 800086c:	f107 030a 	add.w	r3, r7, #10
 8000870:	4618      	mov	r0, r3
 8000872:	f7ff ff47 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&NORMAL_DISPLAY);
 8000876:	f107 0309 	add.w	r3, r7, #9
 800087a:	4618      	mov	r0, r3
 800087c:	f7ff ff42 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&DISPLAY_ON);
 8000880:	f107 0308 	add.w	r3, r7, #8
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff ff3d 	bl	8000704 <send_cmd_to_display>
}
 800088a:	bf00      	nop
 800088c:	3718      	adds	r7, #24
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
	...

08000894 <render_display>:

void render_display() {
 8000894:	b580      	push	{r7, lr}
 8000896:	b08a      	sub	sp, #40	; 0x28
 8000898:	af00      	add	r7, sp, #0

	uint8_t COLUMN_ADDR = 0x21;
 800089a:	2321      	movs	r3, #33	; 0x21
 800089c:	76fb      	strb	r3, [r7, #27]
	uint8_t zero = 0;
 800089e:	2300      	movs	r3, #0
 80008a0:	76bb      	strb	r3, [r7, #26]
	uint8_t RIGHT_MOST_COL = DISPLAY_COLS - 1;
 80008a2:	237f      	movs	r3, #127	; 0x7f
 80008a4:	767b      	strb	r3, [r7, #25]
	uint8_t PAGE_ADDR = 0x22;
 80008a6:	2322      	movs	r3, #34	; 0x22
 80008a8:	763b      	strb	r3, [r7, #24]
	uint8_t val = 7;
 80008aa:	2307      	movs	r3, #7
 80008ac:	75fb      	strb	r3, [r7, #23]

	send_cmd_to_display(&COLUMN_ADDR);
 80008ae:	f107 031b 	add.w	r3, r7, #27
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff ff26 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&zero);
 80008b8:	f107 031a 	add.w	r3, r7, #26
 80008bc:	4618      	mov	r0, r3
 80008be:	f7ff ff21 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&RIGHT_MOST_COL);
 80008c2:	f107 0319 	add.w	r3, r7, #25
 80008c6:	4618      	mov	r0, r3
 80008c8:	f7ff ff1c 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&PAGE_ADDR);
 80008cc:	f107 0318 	add.w	r3, r7, #24
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff17 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&zero);
 80008d6:	f107 031a 	add.w	r3, r7, #26
 80008da:	4618      	mov	r0, r3
 80008dc:	f7ff ff12 	bl	8000704 <send_cmd_to_display>
	send_cmd_to_display(&val);
 80008e0:	f107 0317 	add.w	r3, r7, #23
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff ff0d 	bl	8000704 <send_cmd_to_display>

	uint16_t i;
	for (i = 0; i < DISPLAY_ROWS * DISPLAY_COLS / 8; i++) {
 80008ea:	2300      	movs	r3, #0
 80008ec:	84fb      	strh	r3, [r7, #38]	; 0x26
 80008ee:	e023      	b.n	8000938 <render_display+0xa4>
		uint8_t temp_buffer[16];
		int size_of_temp_buffer = sizeof(temp_buffer) / sizeof(temp_buffer[0]);
 80008f0:	2310      	movs	r3, #16
 80008f2:	61fb      	str	r3, [r7, #28]
		for (int x = 0; x < size_of_temp_buffer; x++) {
 80008f4:	2300      	movs	r3, #0
 80008f6:	623b      	str	r3, [r7, #32]
 80008f8:	e00d      	b.n	8000916 <render_display+0x82>
			temp_buffer[x] = display_buffer[i];
 80008fa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80008fc:	4a13      	ldr	r2, [pc, #76]	; (800094c <render_display+0xb8>)
 80008fe:	5cd1      	ldrb	r1, [r2, r3]
 8000900:	1d3a      	adds	r2, r7, #4
 8000902:	6a3b      	ldr	r3, [r7, #32]
 8000904:	4413      	add	r3, r2
 8000906:	460a      	mov	r2, r1
 8000908:	701a      	strb	r2, [r3, #0]
			i++;
 800090a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800090c:	3301      	adds	r3, #1
 800090e:	84fb      	strh	r3, [r7, #38]	; 0x26
		for (int x = 0; x < size_of_temp_buffer; x++) {
 8000910:	6a3b      	ldr	r3, [r7, #32]
 8000912:	3301      	adds	r3, #1
 8000914:	623b      	str	r3, [r7, #32]
 8000916:	6a3a      	ldr	r2, [r7, #32]
 8000918:	69fb      	ldr	r3, [r7, #28]
 800091a:	429a      	cmp	r2, r3
 800091c:	dbed      	blt.n	80008fa <render_display+0x66>
		}
		send_data(temp_buffer, size_of_temp_buffer);
 800091e:	69fb      	ldr	r3, [r7, #28]
 8000920:	b29a      	uxth	r2, r3
 8000922:	1d3b      	adds	r3, r7, #4
 8000924:	4611      	mov	r1, r2
 8000926:	4618      	mov	r0, r3
 8000928:	f7ff febe 	bl	80006a8 <send_data>
		i--;
 800092c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800092e:	3b01      	subs	r3, #1
 8000930:	84fb      	strh	r3, [r7, #38]	; 0x26
	for (i = 0; i < DISPLAY_ROWS * DISPLAY_COLS / 8; i++) {
 8000932:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000934:	3301      	adds	r3, #1
 8000936:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000938:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800093a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800093e:	d3d7      	bcc.n	80008f0 <render_display+0x5c>
	}
}
 8000940:	bf00      	nop
 8000942:	bf00      	nop
 8000944:	3728      	adds	r7, #40	; 0x28
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	20000144 	.word	0x20000144

08000950 <clear_display>:

void clear_display() {
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
	memset(display_buffer, 0, sizeof(display_buffer) / sizeof(display_buffer[0]));
 8000954:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000958:	2100      	movs	r1, #0
 800095a:	4802      	ldr	r0, [pc, #8]	; (8000964 <clear_display+0x14>)
 800095c:	f003 fb20 	bl	8003fa0 <memset>
}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20000144 	.word	0x20000144

08000968 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b096      	sub	sp, #88	; 0x58
 800096c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800096e:	f000 fb4f 	bl	8001010 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000972:	f000 f853 	bl	8000a1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000976:	f000 f917 	bl	8000ba8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800097a:	f000 f8eb 	bl	8000b54 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800097e:	f000 f8bb 	bl	8000af8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart2, buffer, sizeof(buffer));
 8000982:	2201      	movs	r2, #1
 8000984:	491e      	ldr	r1, [pc, #120]	; (8000a00 <main+0x98>)
 8000986:	481f      	ldr	r0, [pc, #124]	; (8000a04 <main+0x9c>)
 8000988:	f002 fb47 	bl	800301a <HAL_UART_Receive_IT>

  char buffer[20];
  sprintf(buffer, "test print\r\n");
 800098c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000990:	491d      	ldr	r1, [pc, #116]	; (8000a08 <main+0xa0>)
 8000992:	4618      	mov	r0, r3
 8000994:	f003 fb0c 	bl	8003fb0 <siprintf>
  print_to_screen((unsigned char*)buffer);
 8000998:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800099c:	4618      	mov	r0, r3
 800099e:	f7ff fe6d 	bl	800067c <print_to_screen>


  HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(&hi2c1, DISPLAY_I2C_ADDR << 1, 5, HAL_MAX_DELAY);
 80009a2:	f04f 33ff 	mov.w	r3, #4294967295
 80009a6:	2205      	movs	r2, #5
 80009a8:	2178      	movs	r1, #120	; 0x78
 80009aa:	4818      	ldr	r0, [pc, #96]	; (8000a0c <main+0xa4>)
 80009ac:	f001 f936 	bl	8001c1c <HAL_I2C_IsDeviceReady>
 80009b0:	4603      	mov	r3, r0
 80009b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if (ret != HAL_OK) {
 80009b6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d00b      	beq.n	80009d6 <main+0x6e>
	  unsigned char buffer[20];
	  sprintf((char*)buffer, "error occurred\r\n");
 80009be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009c2:	4913      	ldr	r1, [pc, #76]	; (8000a10 <main+0xa8>)
 80009c4:	4618      	mov	r0, r3
 80009c6:	f003 faf3 	bl	8003fb0 <siprintf>
	  print_to_screen(buffer);
 80009ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009ce:	4618      	mov	r0, r3
 80009d0:	f7ff fe54 	bl	800067c <print_to_screen>
 80009d4:	e008      	b.n	80009e8 <main+0x80>
  } else {
	  unsigned char buffer[40];
	  sprintf((char*)buffer, "display module is ready\r\n");
 80009d6:	1d3b      	adds	r3, r7, #4
 80009d8:	490e      	ldr	r1, [pc, #56]	; (8000a14 <main+0xac>)
 80009da:	4618      	mov	r0, r3
 80009dc:	f003 fae8 	bl	8003fb0 <siprintf>
	  print_to_screen(buffer);
 80009e0:	1d3b      	adds	r3, r7, #4
 80009e2:	4618      	mov	r0, r3
 80009e4:	f7ff fe4a 	bl	800067c <print_to_screen>
  }

  init_display();
 80009e8:	f7ff fea6 	bl	8000738 <init_display>
  clear_display();
 80009ec:	f7ff ffb0 	bl	8000950 <clear_display>

  draw_character(font_char_data, 0);
 80009f0:	2100      	movs	r1, #0
 80009f2:	4809      	ldr	r0, [pc, #36]	; (8000a18 <main+0xb0>)
 80009f4:	f7ff fde6 	bl	80005c4 <draw_character>

//  draw_date();
//  draw_time();
  render_display();
 80009f8:	f7ff ff4c 	bl	8000894 <render_display>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009fc:	e7fe      	b.n	80009fc <main+0x94>
 80009fe:	bf00      	nop
 8000a00:	20000544 	.word	0x20000544
 8000a04:	200000e0 	.word	0x200000e0
 8000a08:	080048a4 	.word	0x080048a4
 8000a0c:	2000008c 	.word	0x2000008c
 8000a10:	080048b4 	.word	0x080048b4
 8000a14:	080048c8 	.word	0x080048c8
 8000a18:	080048f8 	.word	0x080048f8

08000a1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b094      	sub	sp, #80	; 0x50
 8000a20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a22:	f107 031c 	add.w	r3, r7, #28
 8000a26:	2234      	movs	r2, #52	; 0x34
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f003 fab8 	bl	8003fa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a30:	f107 0308 	add.w	r3, r7, #8
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a40:	2300      	movs	r3, #0
 8000a42:	607b      	str	r3, [r7, #4]
 8000a44:	4b2a      	ldr	r3, [pc, #168]	; (8000af0 <SystemClock_Config+0xd4>)
 8000a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a48:	4a29      	ldr	r2, [pc, #164]	; (8000af0 <SystemClock_Config+0xd4>)
 8000a4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a4e:	6413      	str	r3, [r2, #64]	; 0x40
 8000a50:	4b27      	ldr	r3, [pc, #156]	; (8000af0 <SystemClock_Config+0xd4>)
 8000a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a58:	607b      	str	r3, [r7, #4]
 8000a5a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	603b      	str	r3, [r7, #0]
 8000a60:	4b24      	ldr	r3, [pc, #144]	; (8000af4 <SystemClock_Config+0xd8>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a68:	4a22      	ldr	r2, [pc, #136]	; (8000af4 <SystemClock_Config+0xd8>)
 8000a6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a6e:	6013      	str	r3, [r2, #0]
 8000a70:	4b20      	ldr	r3, [pc, #128]	; (8000af4 <SystemClock_Config+0xd8>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a78:	603b      	str	r3, [r7, #0]
 8000a7a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a80:	2301      	movs	r3, #1
 8000a82:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a84:	2310      	movs	r3, #16
 8000a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000a90:	2310      	movs	r3, #16
 8000a92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000a94:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000a98:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000a9a:	2304      	movs	r3, #4
 8000a9c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aa6:	f107 031c 	add.w	r3, r7, #28
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f001 ff38 	bl	8002920 <HAL_RCC_OscConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000ab6:	f000 f93f 	bl	8000d38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aba:	230f      	movs	r3, #15
 8000abc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ac6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000aca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ad0:	f107 0308 	add.w	r3, r7, #8
 8000ad4:	2102      	movs	r1, #2
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f001 fbd8 	bl	800228c <HAL_RCC_ClockConfig>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000ae2:	f000 f929 	bl	8000d38 <Error_Handler>
  }
}
 8000ae6:	bf00      	nop
 8000ae8:	3750      	adds	r7, #80	; 0x50
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40023800 	.word	0x40023800
 8000af4:	40007000 	.word	0x40007000

08000af8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000afc:	4b12      	ldr	r3, [pc, #72]	; (8000b48 <MX_I2C1_Init+0x50>)
 8000afe:	4a13      	ldr	r2, [pc, #76]	; (8000b4c <MX_I2C1_Init+0x54>)
 8000b00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b02:	4b11      	ldr	r3, [pc, #68]	; (8000b48 <MX_I2C1_Init+0x50>)
 8000b04:	4a12      	ldr	r2, [pc, #72]	; (8000b50 <MX_I2C1_Init+0x58>)
 8000b06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b08:	4b0f      	ldr	r3, [pc, #60]	; (8000b48 <MX_I2C1_Init+0x50>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b0e:	4b0e      	ldr	r3, [pc, #56]	; (8000b48 <MX_I2C1_Init+0x50>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b14:	4b0c      	ldr	r3, [pc, #48]	; (8000b48 <MX_I2C1_Init+0x50>)
 8000b16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b1a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b1c:	4b0a      	ldr	r3, [pc, #40]	; (8000b48 <MX_I2C1_Init+0x50>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b22:	4b09      	ldr	r3, [pc, #36]	; (8000b48 <MX_I2C1_Init+0x50>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b28:	4b07      	ldr	r3, [pc, #28]	; (8000b48 <MX_I2C1_Init+0x50>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b2e:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <MX_I2C1_Init+0x50>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b34:	4804      	ldr	r0, [pc, #16]	; (8000b48 <MX_I2C1_Init+0x50>)
 8000b36:	f000 fe2f 	bl	8001798 <HAL_I2C_Init>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b40:	f000 f8fa 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	2000008c 	.word	0x2000008c
 8000b4c:	40005400 	.word	0x40005400
 8000b50:	000186a0 	.word	0x000186a0

08000b54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b58:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b5a:	4a12      	ldr	r2, [pc, #72]	; (8000ba4 <MX_USART2_UART_Init+0x50>)
 8000b5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b5e:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b66:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b72:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b78:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b7a:	220c      	movs	r2, #12
 8000b7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b7e:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b84:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b8a:	4805      	ldr	r0, [pc, #20]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b8c:	f002 f966 	bl	8002e5c <HAL_UART_Init>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b96:	f000 f8cf 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	200000e0 	.word	0x200000e0
 8000ba4:	40004400 	.word	0x40004400

08000ba8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b08a      	sub	sp, #40	; 0x28
 8000bac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bae:	f107 0314 	add.w	r3, r7, #20
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
 8000bb6:	605a      	str	r2, [r3, #4]
 8000bb8:	609a      	str	r2, [r3, #8]
 8000bba:	60da      	str	r2, [r3, #12]
 8000bbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	613b      	str	r3, [r7, #16]
 8000bc2:	4b2d      	ldr	r3, [pc, #180]	; (8000c78 <MX_GPIO_Init+0xd0>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	4a2c      	ldr	r2, [pc, #176]	; (8000c78 <MX_GPIO_Init+0xd0>)
 8000bc8:	f043 0304 	orr.w	r3, r3, #4
 8000bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bce:	4b2a      	ldr	r3, [pc, #168]	; (8000c78 <MX_GPIO_Init+0xd0>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	f003 0304 	and.w	r3, r3, #4
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	60fb      	str	r3, [r7, #12]
 8000bde:	4b26      	ldr	r3, [pc, #152]	; (8000c78 <MX_GPIO_Init+0xd0>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be2:	4a25      	ldr	r2, [pc, #148]	; (8000c78 <MX_GPIO_Init+0xd0>)
 8000be4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000be8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bea:	4b23      	ldr	r3, [pc, #140]	; (8000c78 <MX_GPIO_Init+0xd0>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bf2:	60fb      	str	r3, [r7, #12]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60bb      	str	r3, [r7, #8]
 8000bfa:	4b1f      	ldr	r3, [pc, #124]	; (8000c78 <MX_GPIO_Init+0xd0>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfe:	4a1e      	ldr	r2, [pc, #120]	; (8000c78 <MX_GPIO_Init+0xd0>)
 8000c00:	f043 0301 	orr.w	r3, r3, #1
 8000c04:	6313      	str	r3, [r2, #48]	; 0x30
 8000c06:	4b1c      	ldr	r3, [pc, #112]	; (8000c78 <MX_GPIO_Init+0xd0>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	f003 0301 	and.w	r3, r3, #1
 8000c0e:	60bb      	str	r3, [r7, #8]
 8000c10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	607b      	str	r3, [r7, #4]
 8000c16:	4b18      	ldr	r3, [pc, #96]	; (8000c78 <MX_GPIO_Init+0xd0>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	4a17      	ldr	r2, [pc, #92]	; (8000c78 <MX_GPIO_Init+0xd0>)
 8000c1c:	f043 0302 	orr.w	r3, r3, #2
 8000c20:	6313      	str	r3, [r2, #48]	; 0x30
 8000c22:	4b15      	ldr	r3, [pc, #84]	; (8000c78 <MX_GPIO_Init+0xd0>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	f003 0302 	and.w	r3, r3, #2
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2120      	movs	r1, #32
 8000c32:	4812      	ldr	r0, [pc, #72]	; (8000c7c <MX_GPIO_Init+0xd4>)
 8000c34:	f000 fd96 	bl	8001764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c3e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000c42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c44:	2300      	movs	r3, #0
 8000c46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c48:	f107 0314 	add.w	r3, r7, #20
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	480c      	ldr	r0, [pc, #48]	; (8000c80 <MX_GPIO_Init+0xd8>)
 8000c50:	f000 fbf4 	bl	800143c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c54:	2320      	movs	r3, #32
 8000c56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c60:	2300      	movs	r3, #0
 8000c62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4804      	ldr	r0, [pc, #16]	; (8000c7c <MX_GPIO_Init+0xd4>)
 8000c6c:	f000 fbe6 	bl	800143c <HAL_GPIO_Init>

}
 8000c70:	bf00      	nop
 8000c72:	3728      	adds	r7, #40	; 0x28
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	40020000 	.word	0x40020000
 8000c80:	40020800 	.word	0x40020800

08000c84 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b092      	sub	sp, #72	; 0x48
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]

	clear_display();
 8000c8c:	f7ff fe60 	bl	8000950 <clear_display>
	uint8_t row = buffer[0] - '0';
 8000c90:	4b25      	ldr	r3, [pc, #148]	; (8000d28 <HAL_UART_RxCpltCallback+0xa4>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	3b30      	subs	r3, #48	; 0x30
 8000c96:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (row < 0 || row > 7) {
 8000c9a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000c9e:	2b07      	cmp	r3, #7
 8000ca0:	d913      	bls.n	8000cca <HAL_UART_RxCpltCallback+0x46>
		uint8_t str_buffer[50];
		sprintf((char*)str_buffer, "row %c is invalid\r\n", buffer[0]);
 8000ca2:	4b21      	ldr	r3, [pc, #132]	; (8000d28 <HAL_UART_RxCpltCallback+0xa4>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	f107 030c 	add.w	r3, r7, #12
 8000cac:	491f      	ldr	r1, [pc, #124]	; (8000d2c <HAL_UART_RxCpltCallback+0xa8>)
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f003 f97e 	bl	8003fb0 <siprintf>
		print_to_screen(str_buffer);
 8000cb4:	f107 030c 	add.w	r3, r7, #12
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f7ff fcdf 	bl	800067c <print_to_screen>
		HAL_UART_Receive_IT(&huart2, buffer, 1);
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	4919      	ldr	r1, [pc, #100]	; (8000d28 <HAL_UART_RxCpltCallback+0xa4>)
 8000cc2:	481b      	ldr	r0, [pc, #108]	; (8000d30 <HAL_UART_RxCpltCallback+0xac>)
 8000cc4:	f002 f9a9 	bl	800301a <HAL_UART_Receive_IT>
 8000cc8:	e02a      	b.n	8000d20 <HAL_UART_RxCpltCallback+0x9c>
		return;
	}
	for (int col = 0; col < DISPLAY_COLS; col++) {
 8000cca:	2300      	movs	r3, #0
 8000ccc:	647b      	str	r3, [r7, #68]	; 0x44
 8000cce:	e01d      	b.n	8000d0c <HAL_UART_RxCpltCallback+0x88>
		for (int i = row * 8; i < (row + 1) * 8; i++) {
 8000cd0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000cd4:	00db      	lsls	r3, r3, #3
 8000cd6:	643b      	str	r3, [r7, #64]	; 0x40
 8000cd8:	e00e      	b.n	8000cf8 <HAL_UART_RxCpltCallback+0x74>
			display_buffer[((i * DISPLAY_COLS) + col) / 8] = 0xff;
 8000cda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000cdc:	01da      	lsls	r2, r3, #7
 8000cde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000ce0:	4413      	add	r3, r2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	da00      	bge.n	8000ce8 <HAL_UART_RxCpltCallback+0x64>
 8000ce6:	3307      	adds	r3, #7
 8000ce8:	10db      	asrs	r3, r3, #3
 8000cea:	461a      	mov	r2, r3
 8000cec:	4b11      	ldr	r3, [pc, #68]	; (8000d34 <HAL_UART_RxCpltCallback+0xb0>)
 8000cee:	21ff      	movs	r1, #255	; 0xff
 8000cf0:	5499      	strb	r1, [r3, r2]
		for (int i = row * 8; i < (row + 1) * 8; i++) {
 8000cf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	643b      	str	r3, [r7, #64]	; 0x40
 8000cf8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	00db      	lsls	r3, r3, #3
 8000d00:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000d02:	429a      	cmp	r2, r3
 8000d04:	dbe9      	blt.n	8000cda <HAL_UART_RxCpltCallback+0x56>
	for (int col = 0; col < DISPLAY_COLS; col++) {
 8000d06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d08:	3301      	adds	r3, #1
 8000d0a:	647b      	str	r3, [r7, #68]	; 0x44
 8000d0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d0e:	2b7f      	cmp	r3, #127	; 0x7f
 8000d10:	ddde      	ble.n	8000cd0 <HAL_UART_RxCpltCallback+0x4c>
		}
	}
	render_display();
 8000d12:	f7ff fdbf 	bl	8000894 <render_display>

	HAL_UART_Receive_IT(&huart2, buffer, 1);
 8000d16:	2201      	movs	r2, #1
 8000d18:	4903      	ldr	r1, [pc, #12]	; (8000d28 <HAL_UART_RxCpltCallback+0xa4>)
 8000d1a:	4805      	ldr	r0, [pc, #20]	; (8000d30 <HAL_UART_RxCpltCallback+0xac>)
 8000d1c:	f002 f97d 	bl	800301a <HAL_UART_Receive_IT>
}
 8000d20:	3748      	adds	r7, #72	; 0x48
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20000544 	.word	0x20000544
 8000d2c:	080048e4 	.word	0x080048e4
 8000d30:	200000e0 	.word	0x200000e0
 8000d34:	20000144 	.word	0x20000144

08000d38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d3c:	b672      	cpsid	i
}
 8000d3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d40:	e7fe      	b.n	8000d40 <Error_Handler+0x8>
	...

08000d44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	607b      	str	r3, [r7, #4]
 8000d4e:	4b10      	ldr	r3, [pc, #64]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d52:	4a0f      	ldr	r2, [pc, #60]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d58:	6453      	str	r3, [r2, #68]	; 0x44
 8000d5a:	4b0d      	ldr	r3, [pc, #52]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	603b      	str	r3, [r7, #0]
 8000d6a:	4b09      	ldr	r3, [pc, #36]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6e:	4a08      	ldr	r2, [pc, #32]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d74:	6413      	str	r3, [r2, #64]	; 0x40
 8000d76:	4b06      	ldr	r3, [pc, #24]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d7e:	603b      	str	r3, [r7, #0]
 8000d80:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d82:	2007      	movs	r0, #7
 8000d84:	f000 fa86 	bl	8001294 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d88:	bf00      	nop
 8000d8a:	3708      	adds	r7, #8
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40023800 	.word	0x40023800

08000d94 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08a      	sub	sp, #40	; 0x28
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9c:	f107 0314 	add.w	r3, r7, #20
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
 8000da8:	60da      	str	r2, [r3, #12]
 8000daa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a19      	ldr	r2, [pc, #100]	; (8000e18 <HAL_I2C_MspInit+0x84>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d12c      	bne.n	8000e10 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	613b      	str	r3, [r7, #16]
 8000dba:	4b18      	ldr	r3, [pc, #96]	; (8000e1c <HAL_I2C_MspInit+0x88>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dbe:	4a17      	ldr	r2, [pc, #92]	; (8000e1c <HAL_I2C_MspInit+0x88>)
 8000dc0:	f043 0302 	orr.w	r3, r3, #2
 8000dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000dc6:	4b15      	ldr	r3, [pc, #84]	; (8000e1c <HAL_I2C_MspInit+0x88>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dca:	f003 0302 	and.w	r3, r3, #2
 8000dce:	613b      	str	r3, [r7, #16]
 8000dd0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000dd2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000dd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dd8:	2312      	movs	r3, #18
 8000dda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de0:	2303      	movs	r3, #3
 8000de2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000de4:	2304      	movs	r3, #4
 8000de6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de8:	f107 0314 	add.w	r3, r7, #20
 8000dec:	4619      	mov	r1, r3
 8000dee:	480c      	ldr	r0, [pc, #48]	; (8000e20 <HAL_I2C_MspInit+0x8c>)
 8000df0:	f000 fb24 	bl	800143c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000df4:	2300      	movs	r3, #0
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <HAL_I2C_MspInit+0x88>)
 8000dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dfc:	4a07      	ldr	r2, [pc, #28]	; (8000e1c <HAL_I2C_MspInit+0x88>)
 8000dfe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e02:	6413      	str	r3, [r2, #64]	; 0x40
 8000e04:	4b05      	ldr	r3, [pc, #20]	; (8000e1c <HAL_I2C_MspInit+0x88>)
 8000e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000e10:	bf00      	nop
 8000e12:	3728      	adds	r7, #40	; 0x28
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40005400 	.word	0x40005400
 8000e1c:	40023800 	.word	0x40023800
 8000e20:	40020400 	.word	0x40020400

08000e24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b08a      	sub	sp, #40	; 0x28
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2c:	f107 0314 	add.w	r3, r7, #20
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]
 8000e38:	60da      	str	r2, [r3, #12]
 8000e3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a1d      	ldr	r2, [pc, #116]	; (8000eb8 <HAL_UART_MspInit+0x94>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d133      	bne.n	8000eae <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	613b      	str	r3, [r7, #16]
 8000e4a:	4b1c      	ldr	r3, [pc, #112]	; (8000ebc <HAL_UART_MspInit+0x98>)
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e4e:	4a1b      	ldr	r2, [pc, #108]	; (8000ebc <HAL_UART_MspInit+0x98>)
 8000e50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e54:	6413      	str	r3, [r2, #64]	; 0x40
 8000e56:	4b19      	ldr	r3, [pc, #100]	; (8000ebc <HAL_UART_MspInit+0x98>)
 8000e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e5e:	613b      	str	r3, [r7, #16]
 8000e60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	60fb      	str	r3, [r7, #12]
 8000e66:	4b15      	ldr	r3, [pc, #84]	; (8000ebc <HAL_UART_MspInit+0x98>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6a:	4a14      	ldr	r2, [pc, #80]	; (8000ebc <HAL_UART_MspInit+0x98>)
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	6313      	str	r3, [r2, #48]	; 0x30
 8000e72:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <HAL_UART_MspInit+0x98>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e76:	f003 0301 	and.w	r3, r3, #1
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e7e:	230c      	movs	r3, #12
 8000e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e82:	2302      	movs	r3, #2
 8000e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e8e:	2307      	movs	r3, #7
 8000e90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e92:	f107 0314 	add.w	r3, r7, #20
 8000e96:	4619      	mov	r1, r3
 8000e98:	4809      	ldr	r0, [pc, #36]	; (8000ec0 <HAL_UART_MspInit+0x9c>)
 8000e9a:	f000 facf 	bl	800143c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	2026      	movs	r0, #38	; 0x26
 8000ea4:	f000 fa01 	bl	80012aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ea8:	2026      	movs	r0, #38	; 0x26
 8000eaa:	f000 fa1a 	bl	80012e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000eae:	bf00      	nop
 8000eb0:	3728      	adds	r7, #40	; 0x28
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40004400 	.word	0x40004400
 8000ebc:	40023800 	.word	0x40023800
 8000ec0:	40020000 	.word	0x40020000

08000ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ec8:	e7fe      	b.n	8000ec8 <NMI_Handler+0x4>

08000eca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eca:	b480      	push	{r7}
 8000ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ece:	e7fe      	b.n	8000ece <HardFault_Handler+0x4>

08000ed0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed4:	e7fe      	b.n	8000ed4 <MemManage_Handler+0x4>

08000ed6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eda:	e7fe      	b.n	8000eda <BusFault_Handler+0x4>

08000edc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee0:	e7fe      	b.n	8000ee0 <UsageFault_Handler+0x4>

08000ee2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr

08000ef0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr

08000efe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000efe:	b480      	push	{r7}
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f10:	f000 f8d0 	bl	80010b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f1c:	4802      	ldr	r0, [pc, #8]	; (8000f28 <USART2_IRQHandler+0x10>)
 8000f1e:	f002 f8ad 	bl	800307c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200000e0 	.word	0x200000e0

08000f2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f34:	4a14      	ldr	r2, [pc, #80]	; (8000f88 <_sbrk+0x5c>)
 8000f36:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <_sbrk+0x60>)
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f40:	4b13      	ldr	r3, [pc, #76]	; (8000f90 <_sbrk+0x64>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d102      	bne.n	8000f4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f48:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <_sbrk+0x64>)
 8000f4a:	4a12      	ldr	r2, [pc, #72]	; (8000f94 <_sbrk+0x68>)
 8000f4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f4e:	4b10      	ldr	r3, [pc, #64]	; (8000f90 <_sbrk+0x64>)
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4413      	add	r3, r2
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d207      	bcs.n	8000f6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f5c:	f002 fff6 	bl	8003f4c <__errno>
 8000f60:	4603      	mov	r3, r0
 8000f62:	220c      	movs	r2, #12
 8000f64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f66:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6a:	e009      	b.n	8000f80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f6c:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <_sbrk+0x64>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f72:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <_sbrk+0x64>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4413      	add	r3, r2
 8000f7a:	4a05      	ldr	r2, [pc, #20]	; (8000f90 <_sbrk+0x64>)
 8000f7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3718      	adds	r7, #24
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20020000 	.word	0x20020000
 8000f8c:	00000400 	.word	0x00000400
 8000f90:	20000548 	.word	0x20000548
 8000f94:	20000560 	.word	0x20000560

08000f98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f9c:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <SystemInit+0x20>)
 8000f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fa2:	4a05      	ldr	r2, [pc, #20]	; (8000fb8 <SystemInit+0x20>)
 8000fa4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fa8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	e000ed00 	.word	0xe000ed00

08000fbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000fbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ff4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fc0:	480d      	ldr	r0, [pc, #52]	; (8000ff8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000fc2:	490e      	ldr	r1, [pc, #56]	; (8000ffc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000fc4:	4a0e      	ldr	r2, [pc, #56]	; (8001000 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fc8:	e002      	b.n	8000fd0 <LoopCopyDataInit>

08000fca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fce:	3304      	adds	r3, #4

08000fd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fd4:	d3f9      	bcc.n	8000fca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fd6:	4a0b      	ldr	r2, [pc, #44]	; (8001004 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000fd8:	4c0b      	ldr	r4, [pc, #44]	; (8001008 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000fda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fdc:	e001      	b.n	8000fe2 <LoopFillZerobss>

08000fde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fe0:	3204      	adds	r2, #4

08000fe2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fe2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fe4:	d3fb      	bcc.n	8000fde <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fe6:	f7ff ffd7 	bl	8000f98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fea:	f002 ffb5 	bl	8003f58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fee:	f7ff fcbb 	bl	8000968 <main>
  bx  lr    
 8000ff2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ff4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ff8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ffc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001000:	08004964 	.word	0x08004964
  ldr r2, =_sbss
 8001004:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001008:	20000560 	.word	0x20000560

0800100c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800100c:	e7fe      	b.n	800100c <ADC_IRQHandler>
	...

08001010 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001014:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <HAL_Init+0x40>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a0d      	ldr	r2, [pc, #52]	; (8001050 <HAL_Init+0x40>)
 800101a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800101e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001020:	4b0b      	ldr	r3, [pc, #44]	; (8001050 <HAL_Init+0x40>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a0a      	ldr	r2, [pc, #40]	; (8001050 <HAL_Init+0x40>)
 8001026:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800102a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800102c:	4b08      	ldr	r3, [pc, #32]	; (8001050 <HAL_Init+0x40>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a07      	ldr	r2, [pc, #28]	; (8001050 <HAL_Init+0x40>)
 8001032:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001036:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001038:	2003      	movs	r0, #3
 800103a:	f000 f92b 	bl	8001294 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800103e:	2000      	movs	r0, #0
 8001040:	f000 f808 	bl	8001054 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001044:	f7ff fe7e 	bl	8000d44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40023c00 	.word	0x40023c00

08001054 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800105c:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <HAL_InitTick+0x54>)
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	4b12      	ldr	r3, [pc, #72]	; (80010ac <HAL_InitTick+0x58>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	4619      	mov	r1, r3
 8001066:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800106a:	fbb3 f3f1 	udiv	r3, r3, r1
 800106e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001072:	4618      	mov	r0, r3
 8001074:	f000 f943 	bl	80012fe <HAL_SYSTICK_Config>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e00e      	b.n	80010a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2b0f      	cmp	r3, #15
 8001086:	d80a      	bhi.n	800109e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001088:	2200      	movs	r2, #0
 800108a:	6879      	ldr	r1, [r7, #4]
 800108c:	f04f 30ff 	mov.w	r0, #4294967295
 8001090:	f000 f90b 	bl	80012aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001094:	4a06      	ldr	r2, [pc, #24]	; (80010b0 <HAL_InitTick+0x5c>)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800109a:	2300      	movs	r3, #0
 800109c:	e000      	b.n	80010a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20000000 	.word	0x20000000
 80010ac:	20000008 	.word	0x20000008
 80010b0:	20000004 	.word	0x20000004

080010b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <HAL_IncTick+0x20>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	461a      	mov	r2, r3
 80010be:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <HAL_IncTick+0x24>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4413      	add	r3, r2
 80010c4:	4a04      	ldr	r2, [pc, #16]	; (80010d8 <HAL_IncTick+0x24>)
 80010c6:	6013      	str	r3, [r2, #0]
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	20000008 	.word	0x20000008
 80010d8:	2000054c 	.word	0x2000054c

080010dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  return uwTick;
 80010e0:	4b03      	ldr	r3, [pc, #12]	; (80010f0 <HAL_GetTick+0x14>)
 80010e2:	681b      	ldr	r3, [r3, #0]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	2000054c 	.word	0x2000054c

080010f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f003 0307 	and.w	r3, r3, #7
 8001102:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001104:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <__NVIC_SetPriorityGrouping+0x44>)
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800110a:	68ba      	ldr	r2, [r7, #8]
 800110c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001110:	4013      	ands	r3, r2
 8001112:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800111c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001120:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001124:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001126:	4a04      	ldr	r2, [pc, #16]	; (8001138 <__NVIC_SetPriorityGrouping+0x44>)
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	60d3      	str	r3, [r2, #12]
}
 800112c:	bf00      	nop
 800112e:	3714      	adds	r7, #20
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001140:	4b04      	ldr	r3, [pc, #16]	; (8001154 <__NVIC_GetPriorityGrouping+0x18>)
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	0a1b      	lsrs	r3, r3, #8
 8001146:	f003 0307 	and.w	r3, r3, #7
}
 800114a:	4618      	mov	r0, r3
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr
 8001154:	e000ed00 	.word	0xe000ed00

08001158 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001166:	2b00      	cmp	r3, #0
 8001168:	db0b      	blt.n	8001182 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	f003 021f 	and.w	r2, r3, #31
 8001170:	4907      	ldr	r1, [pc, #28]	; (8001190 <__NVIC_EnableIRQ+0x38>)
 8001172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001176:	095b      	lsrs	r3, r3, #5
 8001178:	2001      	movs	r0, #1
 800117a:	fa00 f202 	lsl.w	r2, r0, r2
 800117e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000e100 	.word	0xe000e100

08001194 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	6039      	str	r1, [r7, #0]
 800119e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	db0a      	blt.n	80011be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	b2da      	uxtb	r2, r3
 80011ac:	490c      	ldr	r1, [pc, #48]	; (80011e0 <__NVIC_SetPriority+0x4c>)
 80011ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b2:	0112      	lsls	r2, r2, #4
 80011b4:	b2d2      	uxtb	r2, r2
 80011b6:	440b      	add	r3, r1
 80011b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011bc:	e00a      	b.n	80011d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	b2da      	uxtb	r2, r3
 80011c2:	4908      	ldr	r1, [pc, #32]	; (80011e4 <__NVIC_SetPriority+0x50>)
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	f003 030f 	and.w	r3, r3, #15
 80011ca:	3b04      	subs	r3, #4
 80011cc:	0112      	lsls	r2, r2, #4
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	440b      	add	r3, r1
 80011d2:	761a      	strb	r2, [r3, #24]
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	e000e100 	.word	0xe000e100
 80011e4:	e000ed00 	.word	0xe000ed00

080011e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b089      	sub	sp, #36	; 0x24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	60f8      	str	r0, [r7, #12]
 80011f0:	60b9      	str	r1, [r7, #8]
 80011f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	f1c3 0307 	rsb	r3, r3, #7
 8001202:	2b04      	cmp	r3, #4
 8001204:	bf28      	it	cs
 8001206:	2304      	movcs	r3, #4
 8001208:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	3304      	adds	r3, #4
 800120e:	2b06      	cmp	r3, #6
 8001210:	d902      	bls.n	8001218 <NVIC_EncodePriority+0x30>
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	3b03      	subs	r3, #3
 8001216:	e000      	b.n	800121a <NVIC_EncodePriority+0x32>
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800121c:	f04f 32ff 	mov.w	r2, #4294967295
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
 8001226:	43da      	mvns	r2, r3
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	401a      	ands	r2, r3
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001230:	f04f 31ff 	mov.w	r1, #4294967295
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	fa01 f303 	lsl.w	r3, r1, r3
 800123a:	43d9      	mvns	r1, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001240:	4313      	orrs	r3, r2
         );
}
 8001242:	4618      	mov	r0, r3
 8001244:	3724      	adds	r7, #36	; 0x24
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
	...

08001250 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3b01      	subs	r3, #1
 800125c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001260:	d301      	bcc.n	8001266 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001262:	2301      	movs	r3, #1
 8001264:	e00f      	b.n	8001286 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001266:	4a0a      	ldr	r2, [pc, #40]	; (8001290 <SysTick_Config+0x40>)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	3b01      	subs	r3, #1
 800126c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800126e:	210f      	movs	r1, #15
 8001270:	f04f 30ff 	mov.w	r0, #4294967295
 8001274:	f7ff ff8e 	bl	8001194 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001278:	4b05      	ldr	r3, [pc, #20]	; (8001290 <SysTick_Config+0x40>)
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800127e:	4b04      	ldr	r3, [pc, #16]	; (8001290 <SysTick_Config+0x40>)
 8001280:	2207      	movs	r2, #7
 8001282:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	e000e010 	.word	0xe000e010

08001294 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff ff29 	bl	80010f4 <__NVIC_SetPriorityGrouping>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b086      	sub	sp, #24
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	4603      	mov	r3, r0
 80012b2:	60b9      	str	r1, [r7, #8]
 80012b4:	607a      	str	r2, [r7, #4]
 80012b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012bc:	f7ff ff3e 	bl	800113c <__NVIC_GetPriorityGrouping>
 80012c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	68b9      	ldr	r1, [r7, #8]
 80012c6:	6978      	ldr	r0, [r7, #20]
 80012c8:	f7ff ff8e 	bl	80011e8 <NVIC_EncodePriority>
 80012cc:	4602      	mov	r2, r0
 80012ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d2:	4611      	mov	r1, r2
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff ff5d 	bl	8001194 <__NVIC_SetPriority>
}
 80012da:	bf00      	nop
 80012dc:	3718      	adds	r7, #24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b082      	sub	sp, #8
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	4603      	mov	r3, r0
 80012ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff ff31 	bl	8001158 <__NVIC_EnableIRQ>
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b082      	sub	sp, #8
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff ffa2 	bl	8001250 <SysTick_Config>
 800130c:	4603      	mov	r3, r0
}
 800130e:	4618      	mov	r0, r3
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b084      	sub	sp, #16
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001322:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001324:	f7ff feda 	bl	80010dc <HAL_GetTick>
 8001328:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001330:	b2db      	uxtb	r3, r3
 8001332:	2b02      	cmp	r3, #2
 8001334:	d008      	beq.n	8001348 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2280      	movs	r2, #128	; 0x80
 800133a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2200      	movs	r2, #0
 8001340:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e052      	b.n	80013ee <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f022 0216 	bic.w	r2, r2, #22
 8001356:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	695a      	ldr	r2, [r3, #20]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001366:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136c:	2b00      	cmp	r3, #0
 800136e:	d103      	bne.n	8001378 <HAL_DMA_Abort+0x62>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001374:	2b00      	cmp	r3, #0
 8001376:	d007      	beq.n	8001388 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f022 0208 	bic.w	r2, r2, #8
 8001386:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f022 0201 	bic.w	r2, r2, #1
 8001396:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001398:	e013      	b.n	80013c2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800139a:	f7ff fe9f 	bl	80010dc <HAL_GetTick>
 800139e:	4602      	mov	r2, r0
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b05      	cmp	r3, #5
 80013a6:	d90c      	bls.n	80013c2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2220      	movs	r2, #32
 80013ac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2203      	movs	r2, #3
 80013b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e015      	b.n	80013ee <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d1e4      	bne.n	800139a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013d4:	223f      	movs	r2, #63	; 0x3f
 80013d6:	409a      	lsls	r2, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2201      	movs	r2, #1
 80013e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2200      	movs	r2, #0
 80013e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80013ec:	2300      	movs	r3, #0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013f6:	b480      	push	{r7}
 80013f8:	b083      	sub	sp, #12
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001404:	b2db      	uxtb	r3, r3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d004      	beq.n	8001414 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2280      	movs	r2, #128	; 0x80
 800140e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e00c      	b.n	800142e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2205      	movs	r2, #5
 8001418:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f022 0201 	bic.w	r2, r2, #1
 800142a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
	...

0800143c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800143c:	b480      	push	{r7}
 800143e:	b089      	sub	sp, #36	; 0x24
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800144e:	2300      	movs	r3, #0
 8001450:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001452:	2300      	movs	r3, #0
 8001454:	61fb      	str	r3, [r7, #28]
 8001456:	e165      	b.n	8001724 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001458:	2201      	movs	r2, #1
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	fa02 f303 	lsl.w	r3, r2, r3
 8001460:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	697a      	ldr	r2, [r7, #20]
 8001468:	4013      	ands	r3, r2
 800146a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800146c:	693a      	ldr	r2, [r7, #16]
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	429a      	cmp	r2, r3
 8001472:	f040 8154 	bne.w	800171e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f003 0303 	and.w	r3, r3, #3
 800147e:	2b01      	cmp	r3, #1
 8001480:	d005      	beq.n	800148e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800148a:	2b02      	cmp	r3, #2
 800148c:	d130      	bne.n	80014f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	005b      	lsls	r3, r3, #1
 8001498:	2203      	movs	r2, #3
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	43db      	mvns	r3, r3
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	4013      	ands	r3, r2
 80014a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	68da      	ldr	r2, [r3, #12]
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	69ba      	ldr	r2, [r7, #24]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014c4:	2201      	movs	r2, #1
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	43db      	mvns	r3, r3
 80014ce:	69ba      	ldr	r2, [r7, #24]
 80014d0:	4013      	ands	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	091b      	lsrs	r3, r3, #4
 80014da:	f003 0201 	and.w	r2, r3, #1
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f003 0303 	and.w	r3, r3, #3
 80014f8:	2b03      	cmp	r3, #3
 80014fa:	d017      	beq.n	800152c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	2203      	movs	r2, #3
 8001508:	fa02 f303 	lsl.w	r3, r2, r3
 800150c:	43db      	mvns	r3, r3
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	4013      	ands	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	689a      	ldr	r2, [r3, #8]
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	4313      	orrs	r3, r2
 8001524:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	69ba      	ldr	r2, [r7, #24]
 800152a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f003 0303 	and.w	r3, r3, #3
 8001534:	2b02      	cmp	r3, #2
 8001536:	d123      	bne.n	8001580 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	08da      	lsrs	r2, r3, #3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3208      	adds	r2, #8
 8001540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001544:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	f003 0307 	and.w	r3, r3, #7
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	220f      	movs	r2, #15
 8001550:	fa02 f303 	lsl.w	r3, r2, r3
 8001554:	43db      	mvns	r3, r3
 8001556:	69ba      	ldr	r2, [r7, #24]
 8001558:	4013      	ands	r3, r2
 800155a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	691a      	ldr	r2, [r3, #16]
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4313      	orrs	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	08da      	lsrs	r2, r3, #3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	3208      	adds	r2, #8
 800157a:	69b9      	ldr	r1, [r7, #24]
 800157c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	2203      	movs	r2, #3
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	43db      	mvns	r3, r3
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	4013      	ands	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f003 0203 	and.w	r2, r3, #3
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	f000 80ae 	beq.w	800171e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	4b5d      	ldr	r3, [pc, #372]	; (800173c <HAL_GPIO_Init+0x300>)
 80015c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ca:	4a5c      	ldr	r2, [pc, #368]	; (800173c <HAL_GPIO_Init+0x300>)
 80015cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015d0:	6453      	str	r3, [r2, #68]	; 0x44
 80015d2:	4b5a      	ldr	r3, [pc, #360]	; (800173c <HAL_GPIO_Init+0x300>)
 80015d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015de:	4a58      	ldr	r2, [pc, #352]	; (8001740 <HAL_GPIO_Init+0x304>)
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	089b      	lsrs	r3, r3, #2
 80015e4:	3302      	adds	r3, #2
 80015e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	f003 0303 	and.w	r3, r3, #3
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	220f      	movs	r2, #15
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43db      	mvns	r3, r3
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	4013      	ands	r3, r2
 8001600:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a4f      	ldr	r2, [pc, #316]	; (8001744 <HAL_GPIO_Init+0x308>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d025      	beq.n	8001656 <HAL_GPIO_Init+0x21a>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a4e      	ldr	r2, [pc, #312]	; (8001748 <HAL_GPIO_Init+0x30c>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d01f      	beq.n	8001652 <HAL_GPIO_Init+0x216>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a4d      	ldr	r2, [pc, #308]	; (800174c <HAL_GPIO_Init+0x310>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d019      	beq.n	800164e <HAL_GPIO_Init+0x212>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a4c      	ldr	r2, [pc, #304]	; (8001750 <HAL_GPIO_Init+0x314>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d013      	beq.n	800164a <HAL_GPIO_Init+0x20e>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a4b      	ldr	r2, [pc, #300]	; (8001754 <HAL_GPIO_Init+0x318>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d00d      	beq.n	8001646 <HAL_GPIO_Init+0x20a>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a4a      	ldr	r2, [pc, #296]	; (8001758 <HAL_GPIO_Init+0x31c>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d007      	beq.n	8001642 <HAL_GPIO_Init+0x206>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a49      	ldr	r2, [pc, #292]	; (800175c <HAL_GPIO_Init+0x320>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d101      	bne.n	800163e <HAL_GPIO_Init+0x202>
 800163a:	2306      	movs	r3, #6
 800163c:	e00c      	b.n	8001658 <HAL_GPIO_Init+0x21c>
 800163e:	2307      	movs	r3, #7
 8001640:	e00a      	b.n	8001658 <HAL_GPIO_Init+0x21c>
 8001642:	2305      	movs	r3, #5
 8001644:	e008      	b.n	8001658 <HAL_GPIO_Init+0x21c>
 8001646:	2304      	movs	r3, #4
 8001648:	e006      	b.n	8001658 <HAL_GPIO_Init+0x21c>
 800164a:	2303      	movs	r3, #3
 800164c:	e004      	b.n	8001658 <HAL_GPIO_Init+0x21c>
 800164e:	2302      	movs	r3, #2
 8001650:	e002      	b.n	8001658 <HAL_GPIO_Init+0x21c>
 8001652:	2301      	movs	r3, #1
 8001654:	e000      	b.n	8001658 <HAL_GPIO_Init+0x21c>
 8001656:	2300      	movs	r3, #0
 8001658:	69fa      	ldr	r2, [r7, #28]
 800165a:	f002 0203 	and.w	r2, r2, #3
 800165e:	0092      	lsls	r2, r2, #2
 8001660:	4093      	lsls	r3, r2
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	4313      	orrs	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001668:	4935      	ldr	r1, [pc, #212]	; (8001740 <HAL_GPIO_Init+0x304>)
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	089b      	lsrs	r3, r3, #2
 800166e:	3302      	adds	r3, #2
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001676:	4b3a      	ldr	r3, [pc, #232]	; (8001760 <HAL_GPIO_Init+0x324>)
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	43db      	mvns	r3, r3
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	4013      	ands	r3, r2
 8001684:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800168e:	2b00      	cmp	r3, #0
 8001690:	d003      	beq.n	800169a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001692:	69ba      	ldr	r2, [r7, #24]
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	4313      	orrs	r3, r2
 8001698:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800169a:	4a31      	ldr	r2, [pc, #196]	; (8001760 <HAL_GPIO_Init+0x324>)
 800169c:	69bb      	ldr	r3, [r7, #24]
 800169e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016a0:	4b2f      	ldr	r3, [pc, #188]	; (8001760 <HAL_GPIO_Init+0x324>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	43db      	mvns	r3, r3
 80016aa:	69ba      	ldr	r2, [r7, #24]
 80016ac:	4013      	ands	r3, r2
 80016ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d003      	beq.n	80016c4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016c4:	4a26      	ldr	r2, [pc, #152]	; (8001760 <HAL_GPIO_Init+0x324>)
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016ca:	4b25      	ldr	r3, [pc, #148]	; (8001760 <HAL_GPIO_Init+0x324>)
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	43db      	mvns	r3, r3
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	4013      	ands	r3, r2
 80016d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d003      	beq.n	80016ee <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80016e6:	69ba      	ldr	r2, [r7, #24]
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016ee:	4a1c      	ldr	r2, [pc, #112]	; (8001760 <HAL_GPIO_Init+0x324>)
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016f4:	4b1a      	ldr	r3, [pc, #104]	; (8001760 <HAL_GPIO_Init+0x324>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	43db      	mvns	r3, r3
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	4013      	ands	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d003      	beq.n	8001718 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	4313      	orrs	r3, r2
 8001716:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001718:	4a11      	ldr	r2, [pc, #68]	; (8001760 <HAL_GPIO_Init+0x324>)
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	3301      	adds	r3, #1
 8001722:	61fb      	str	r3, [r7, #28]
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	2b0f      	cmp	r3, #15
 8001728:	f67f ae96 	bls.w	8001458 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800172c:	bf00      	nop
 800172e:	bf00      	nop
 8001730:	3724      	adds	r7, #36	; 0x24
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	40023800 	.word	0x40023800
 8001740:	40013800 	.word	0x40013800
 8001744:	40020000 	.word	0x40020000
 8001748:	40020400 	.word	0x40020400
 800174c:	40020800 	.word	0x40020800
 8001750:	40020c00 	.word	0x40020c00
 8001754:	40021000 	.word	0x40021000
 8001758:	40021400 	.word	0x40021400
 800175c:	40021800 	.word	0x40021800
 8001760:	40013c00 	.word	0x40013c00

08001764 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	460b      	mov	r3, r1
 800176e:	807b      	strh	r3, [r7, #2]
 8001770:	4613      	mov	r3, r2
 8001772:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001774:	787b      	ldrb	r3, [r7, #1]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d003      	beq.n	8001782 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800177a:	887a      	ldrh	r2, [r7, #2]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001780:	e003      	b.n	800178a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001782:	887b      	ldrh	r3, [r7, #2]
 8001784:	041a      	lsls	r2, r3, #16
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	619a      	str	r2, [r3, #24]
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
	...

08001798 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d101      	bne.n	80017aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e12b      	b.n	8001a02 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d106      	bne.n	80017c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f7ff fae8 	bl	8000d94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2224      	movs	r2, #36	; 0x24
 80017c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f022 0201 	bic.w	r2, r2, #1
 80017da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80017fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80017fc:	f000 fe38 	bl	8002470 <HAL_RCC_GetPCLK1Freq>
 8001800:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	4a81      	ldr	r2, [pc, #516]	; (8001a0c <HAL_I2C_Init+0x274>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d807      	bhi.n	800181c <HAL_I2C_Init+0x84>
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	4a80      	ldr	r2, [pc, #512]	; (8001a10 <HAL_I2C_Init+0x278>)
 8001810:	4293      	cmp	r3, r2
 8001812:	bf94      	ite	ls
 8001814:	2301      	movls	r3, #1
 8001816:	2300      	movhi	r3, #0
 8001818:	b2db      	uxtb	r3, r3
 800181a:	e006      	b.n	800182a <HAL_I2C_Init+0x92>
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	4a7d      	ldr	r2, [pc, #500]	; (8001a14 <HAL_I2C_Init+0x27c>)
 8001820:	4293      	cmp	r3, r2
 8001822:	bf94      	ite	ls
 8001824:	2301      	movls	r3, #1
 8001826:	2300      	movhi	r3, #0
 8001828:	b2db      	uxtb	r3, r3
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e0e7      	b.n	8001a02 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	4a78      	ldr	r2, [pc, #480]	; (8001a18 <HAL_I2C_Init+0x280>)
 8001836:	fba2 2303 	umull	r2, r3, r2, r3
 800183a:	0c9b      	lsrs	r3, r3, #18
 800183c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	68ba      	ldr	r2, [r7, #8]
 800184e:	430a      	orrs	r2, r1
 8001850:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	6a1b      	ldr	r3, [r3, #32]
 8001858:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	4a6a      	ldr	r2, [pc, #424]	; (8001a0c <HAL_I2C_Init+0x274>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d802      	bhi.n	800186c <HAL_I2C_Init+0xd4>
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	3301      	adds	r3, #1
 800186a:	e009      	b.n	8001880 <HAL_I2C_Init+0xe8>
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001872:	fb02 f303 	mul.w	r3, r2, r3
 8001876:	4a69      	ldr	r2, [pc, #420]	; (8001a1c <HAL_I2C_Init+0x284>)
 8001878:	fba2 2303 	umull	r2, r3, r2, r3
 800187c:	099b      	lsrs	r3, r3, #6
 800187e:	3301      	adds	r3, #1
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	6812      	ldr	r2, [r2, #0]
 8001884:	430b      	orrs	r3, r1
 8001886:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	69db      	ldr	r3, [r3, #28]
 800188e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001892:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	495c      	ldr	r1, [pc, #368]	; (8001a0c <HAL_I2C_Init+0x274>)
 800189c:	428b      	cmp	r3, r1
 800189e:	d819      	bhi.n	80018d4 <HAL_I2C_Init+0x13c>
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	1e59      	subs	r1, r3, #1
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	005b      	lsls	r3, r3, #1
 80018aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80018ae:	1c59      	adds	r1, r3, #1
 80018b0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80018b4:	400b      	ands	r3, r1
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d00a      	beq.n	80018d0 <HAL_I2C_Init+0x138>
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	1e59      	subs	r1, r3, #1
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80018c8:	3301      	adds	r3, #1
 80018ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018ce:	e051      	b.n	8001974 <HAL_I2C_Init+0x1dc>
 80018d0:	2304      	movs	r3, #4
 80018d2:	e04f      	b.n	8001974 <HAL_I2C_Init+0x1dc>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d111      	bne.n	8001900 <HAL_I2C_Init+0x168>
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	1e58      	subs	r0, r3, #1
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6859      	ldr	r1, [r3, #4]
 80018e4:	460b      	mov	r3, r1
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	440b      	add	r3, r1
 80018ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80018ee:	3301      	adds	r3, #1
 80018f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	bf0c      	ite	eq
 80018f8:	2301      	moveq	r3, #1
 80018fa:	2300      	movne	r3, #0
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	e012      	b.n	8001926 <HAL_I2C_Init+0x18e>
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	1e58      	subs	r0, r3, #1
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6859      	ldr	r1, [r3, #4]
 8001908:	460b      	mov	r3, r1
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	440b      	add	r3, r1
 800190e:	0099      	lsls	r1, r3, #2
 8001910:	440b      	add	r3, r1
 8001912:	fbb0 f3f3 	udiv	r3, r0, r3
 8001916:	3301      	adds	r3, #1
 8001918:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800191c:	2b00      	cmp	r3, #0
 800191e:	bf0c      	ite	eq
 8001920:	2301      	moveq	r3, #1
 8001922:	2300      	movne	r3, #0
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <HAL_I2C_Init+0x196>
 800192a:	2301      	movs	r3, #1
 800192c:	e022      	b.n	8001974 <HAL_I2C_Init+0x1dc>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d10e      	bne.n	8001954 <HAL_I2C_Init+0x1bc>
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	1e58      	subs	r0, r3, #1
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6859      	ldr	r1, [r3, #4]
 800193e:	460b      	mov	r3, r1
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	440b      	add	r3, r1
 8001944:	fbb0 f3f3 	udiv	r3, r0, r3
 8001948:	3301      	adds	r3, #1
 800194a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800194e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001952:	e00f      	b.n	8001974 <HAL_I2C_Init+0x1dc>
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	1e58      	subs	r0, r3, #1
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6859      	ldr	r1, [r3, #4]
 800195c:	460b      	mov	r3, r1
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	440b      	add	r3, r1
 8001962:	0099      	lsls	r1, r3, #2
 8001964:	440b      	add	r3, r1
 8001966:	fbb0 f3f3 	udiv	r3, r0, r3
 800196a:	3301      	adds	r3, #1
 800196c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001970:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001974:	6879      	ldr	r1, [r7, #4]
 8001976:	6809      	ldr	r1, [r1, #0]
 8001978:	4313      	orrs	r3, r2
 800197a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	69da      	ldr	r2, [r3, #28]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a1b      	ldr	r3, [r3, #32]
 800198e:	431a      	orrs	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	430a      	orrs	r2, r1
 8001996:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80019a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	6911      	ldr	r1, [r2, #16]
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	68d2      	ldr	r2, [r2, #12]
 80019ae:	4311      	orrs	r1, r2
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	6812      	ldr	r2, [r2, #0]
 80019b4:	430b      	orrs	r3, r1
 80019b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	695a      	ldr	r2, [r3, #20]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	699b      	ldr	r3, [r3, #24]
 80019ca:	431a      	orrs	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	430a      	orrs	r2, r1
 80019d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f042 0201 	orr.w	r2, r2, #1
 80019e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2220      	movs	r2, #32
 80019ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2200      	movs	r2, #0
 80019fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3710      	adds	r7, #16
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	000186a0 	.word	0x000186a0
 8001a10:	001e847f 	.word	0x001e847f
 8001a14:	003d08ff 	.word	0x003d08ff
 8001a18:	431bde83 	.word	0x431bde83
 8001a1c:	10624dd3 	.word	0x10624dd3

08001a20 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b088      	sub	sp, #32
 8001a24:	af02      	add	r7, sp, #8
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	607a      	str	r2, [r7, #4]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	817b      	strh	r3, [r7, #10]
 8001a30:	4613      	mov	r3, r2
 8001a32:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001a34:	f7ff fb52 	bl	80010dc <HAL_GetTick>
 8001a38:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b20      	cmp	r3, #32
 8001a44:	f040 80e0 	bne.w	8001c08 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	9300      	str	r3, [sp, #0]
 8001a4c:	2319      	movs	r3, #25
 8001a4e:	2201      	movs	r2, #1
 8001a50:	4970      	ldr	r1, [pc, #448]	; (8001c14 <HAL_I2C_Master_Transmit+0x1f4>)
 8001a52:	68f8      	ldr	r0, [r7, #12]
 8001a54:	f000 fa92 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	e0d3      	b.n	8001c0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d101      	bne.n	8001a70 <HAL_I2C_Master_Transmit+0x50>
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	e0cc      	b.n	8001c0a <HAL_I2C_Master_Transmit+0x1ea>
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2201      	movs	r2, #1
 8001a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d007      	beq.n	8001a96 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f042 0201 	orr.w	r2, r2, #1
 8001a94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001aa4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2221      	movs	r2, #33	; 0x21
 8001aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2210      	movs	r2, #16
 8001ab2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	893a      	ldrh	r2, [r7, #8]
 8001ac6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001acc:	b29a      	uxth	r2, r3
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	4a50      	ldr	r2, [pc, #320]	; (8001c18 <HAL_I2C_Master_Transmit+0x1f8>)
 8001ad6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001ad8:	8979      	ldrh	r1, [r7, #10]
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	6a3a      	ldr	r2, [r7, #32]
 8001ade:	68f8      	ldr	r0, [r7, #12]
 8001ae0:	f000 f9ca 	bl	8001e78 <I2C_MasterRequestWrite>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e08d      	b.n	8001c0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001aee:	2300      	movs	r3, #0
 8001af0:	613b      	str	r3, [r7, #16]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	695b      	ldr	r3, [r3, #20]
 8001af8:	613b      	str	r3, [r7, #16]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001b04:	e066      	b.n	8001bd4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b06:	697a      	ldr	r2, [r7, #20]
 8001b08:	6a39      	ldr	r1, [r7, #32]
 8001b0a:	68f8      	ldr	r0, [r7, #12]
 8001b0c:	f000 fb0c 	bl	8002128 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d00d      	beq.n	8001b32 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	2b04      	cmp	r3, #4
 8001b1c:	d107      	bne.n	8001b2e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e06b      	b.n	8001c0a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b36:	781a      	ldrb	r2, [r3, #0]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b42:	1c5a      	adds	r2, r3, #1
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	695b      	ldr	r3, [r3, #20]
 8001b68:	f003 0304 	and.w	r3, r3, #4
 8001b6c:	2b04      	cmp	r3, #4
 8001b6e:	d11b      	bne.n	8001ba8 <HAL_I2C_Master_Transmit+0x188>
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d017      	beq.n	8001ba8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7c:	781a      	ldrb	r2, [r3, #0]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b88:	1c5a      	adds	r2, r3, #1
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	3b01      	subs	r3, #1
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ba8:	697a      	ldr	r2, [r7, #20]
 8001baa:	6a39      	ldr	r1, [r7, #32]
 8001bac:	68f8      	ldr	r0, [r7, #12]
 8001bae:	f000 fafc 	bl	80021aa <I2C_WaitOnBTFFlagUntilTimeout>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d00d      	beq.n	8001bd4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbc:	2b04      	cmp	r3, #4
 8001bbe:	d107      	bne.n	8001bd0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bce:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e01a      	b.n	8001c0a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d194      	bne.n	8001b06 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2220      	movs	r2, #32
 8001bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001c04:	2300      	movs	r3, #0
 8001c06:	e000      	b.n	8001c0a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001c08:	2302      	movs	r3, #2
  }
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3718      	adds	r7, #24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	00100002 	.word	0x00100002
 8001c18:	ffff0000 	.word	0xffff0000

08001c1c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08a      	sub	sp, #40	; 0x28
 8001c20:	af02      	add	r7, sp, #8
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	607a      	str	r2, [r7, #4]
 8001c26:	603b      	str	r3, [r7, #0]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001c2c:	f7ff fa56 	bl	80010dc <HAL_GetTick>
 8001c30:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	2b20      	cmp	r3, #32
 8001c40:	f040 8111 	bne.w	8001e66 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	9300      	str	r3, [sp, #0]
 8001c48:	2319      	movs	r3, #25
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	4988      	ldr	r1, [pc, #544]	; (8001e70 <HAL_I2C_IsDeviceReady+0x254>)
 8001c4e:	68f8      	ldr	r0, [r7, #12]
 8001c50:	f000 f994 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	e104      	b.n	8001e68 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d101      	bne.n	8001c6c <HAL_I2C_IsDeviceReady+0x50>
 8001c68:	2302      	movs	r3, #2
 8001c6a:	e0fd      	b.n	8001e68 <HAL_I2C_IsDeviceReady+0x24c>
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d007      	beq.n	8001c92 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f042 0201 	orr.w	r2, r2, #1
 8001c90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ca0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2224      	movs	r2, #36	; 0x24
 8001ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2200      	movs	r2, #0
 8001cae:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	4a70      	ldr	r2, [pc, #448]	; (8001e74 <HAL_I2C_IsDeviceReady+0x258>)
 8001cb4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cc4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001cd2:	68f8      	ldr	r0, [r7, #12]
 8001cd4:	f000 f952 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d00d      	beq.n	8001cfa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cec:	d103      	bne.n	8001cf6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cf4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e0b6      	b.n	8001e68 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001cfa:	897b      	ldrh	r3, [r7, #10]
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	461a      	mov	r2, r3
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001d08:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001d0a:	f7ff f9e7 	bl	80010dc <HAL_GetTick>
 8001d0e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	bf0c      	ite	eq
 8001d1e:	2301      	moveq	r3, #1
 8001d20:	2300      	movne	r3, #0
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	695b      	ldr	r3, [r3, #20]
 8001d2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d34:	bf0c      	ite	eq
 8001d36:	2301      	moveq	r3, #1
 8001d38:	2300      	movne	r3, #0
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001d3e:	e025      	b.n	8001d8c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d40:	f7ff f9cc 	bl	80010dc <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	683a      	ldr	r2, [r7, #0]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d302      	bcc.n	8001d56 <HAL_I2C_IsDeviceReady+0x13a>
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d103      	bne.n	8001d5e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	22a0      	movs	r2, #160	; 0xa0
 8001d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	695b      	ldr	r3, [r3, #20]
 8001d64:	f003 0302 	and.w	r3, r3, #2
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	bf0c      	ite	eq
 8001d6c:	2301      	moveq	r3, #1
 8001d6e:	2300      	movne	r3, #0
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	695b      	ldr	r3, [r3, #20]
 8001d7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d82:	bf0c      	ite	eq
 8001d84:	2301      	moveq	r3, #1
 8001d86:	2300      	movne	r3, #0
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2ba0      	cmp	r3, #160	; 0xa0
 8001d96:	d005      	beq.n	8001da4 <HAL_I2C_IsDeviceReady+0x188>
 8001d98:	7dfb      	ldrb	r3, [r7, #23]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d102      	bne.n	8001da4 <HAL_I2C_IsDeviceReady+0x188>
 8001d9e:	7dbb      	ldrb	r3, [r7, #22]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d0cd      	beq.n	8001d40 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2220      	movs	r2, #32
 8001da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	695b      	ldr	r3, [r3, #20]
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d129      	bne.n	8001e0e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dc8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dca:	2300      	movs	r3, #0
 8001dcc:	613b      	str	r3, [r7, #16]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	695b      	ldr	r3, [r3, #20]
 8001dd4:	613b      	str	r3, [r7, #16]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	613b      	str	r3, [r7, #16]
 8001dde:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	2319      	movs	r3, #25
 8001de6:	2201      	movs	r2, #1
 8001de8:	4921      	ldr	r1, [pc, #132]	; (8001e70 <HAL_I2C_IsDeviceReady+0x254>)
 8001dea:	68f8      	ldr	r0, [r7, #12]
 8001dec:	f000 f8c6 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e036      	b.n	8001e68 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2220      	movs	r2, #32
 8001dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2200      	movs	r2, #0
 8001e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	e02c      	b.n	8001e68 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e1c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001e26:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	2319      	movs	r3, #25
 8001e2e:	2201      	movs	r2, #1
 8001e30:	490f      	ldr	r1, [pc, #60]	; (8001e70 <HAL_I2C_IsDeviceReady+0x254>)
 8001e32:	68f8      	ldr	r0, [r7, #12]
 8001e34:	f000 f8a2 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e012      	b.n	8001e68 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	3301      	adds	r3, #1
 8001e46:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	f4ff af32 	bcc.w	8001cb6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2220      	movs	r2, #32
 8001e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e000      	b.n	8001e68 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8001e66:	2302      	movs	r3, #2
  }
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3720      	adds	r7, #32
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	00100002 	.word	0x00100002
 8001e74:	ffff0000 	.word	0xffff0000

08001e78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b088      	sub	sp, #32
 8001e7c:	af02      	add	r7, sp, #8
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	607a      	str	r2, [r7, #4]
 8001e82:	603b      	str	r3, [r7, #0]
 8001e84:	460b      	mov	r3, r1
 8001e86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	2b08      	cmp	r3, #8
 8001e92:	d006      	beq.n	8001ea2 <I2C_MasterRequestWrite+0x2a>
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d003      	beq.n	8001ea2 <I2C_MasterRequestWrite+0x2a>
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001ea0:	d108      	bne.n	8001eb4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	e00b      	b.n	8001ecc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb8:	2b12      	cmp	r3, #18
 8001eba:	d107      	bne.n	8001ecc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001eca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	9300      	str	r3, [sp, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001ed8:	68f8      	ldr	r0, [r7, #12]
 8001eda:	f000 f84f 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d00d      	beq.n	8001f00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ef2:	d103      	bne.n	8001efc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001efa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e035      	b.n	8001f6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	691b      	ldr	r3, [r3, #16]
 8001f04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001f08:	d108      	bne.n	8001f1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f0a:	897b      	ldrh	r3, [r7, #10]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	461a      	mov	r2, r3
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001f18:	611a      	str	r2, [r3, #16]
 8001f1a:	e01b      	b.n	8001f54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001f1c:	897b      	ldrh	r3, [r7, #10]
 8001f1e:	11db      	asrs	r3, r3, #7
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	f003 0306 	and.w	r3, r3, #6
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	f063 030f 	orn	r3, r3, #15
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	490e      	ldr	r1, [pc, #56]	; (8001f74 <I2C_MasterRequestWrite+0xfc>)
 8001f3a:	68f8      	ldr	r0, [r7, #12]
 8001f3c:	f000 f875 	bl	800202a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e010      	b.n	8001f6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001f4a:	897b      	ldrh	r3, [r7, #10]
 8001f4c:	b2da      	uxtb	r2, r3
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	4907      	ldr	r1, [pc, #28]	; (8001f78 <I2C_MasterRequestWrite+0x100>)
 8001f5a:	68f8      	ldr	r0, [r7, #12]
 8001f5c:	f000 f865 	bl	800202a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e000      	b.n	8001f6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	00010008 	.word	0x00010008
 8001f78:	00010002 	.word	0x00010002

08001f7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f8c:	e025      	b.n	8001fda <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f94:	d021      	beq.n	8001fda <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f96:	f7ff f8a1 	bl	80010dc <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d302      	bcc.n	8001fac <I2C_WaitOnFlagUntilTimeout+0x30>
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d116      	bne.n	8001fda <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2220      	movs	r2, #32
 8001fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc6:	f043 0220 	orr.w	r2, r3, #32
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e023      	b.n	8002022 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	0c1b      	lsrs	r3, r3, #16
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d10d      	bne.n	8002000 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	43da      	mvns	r2, r3
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	bf0c      	ite	eq
 8001ff6:	2301      	moveq	r3, #1
 8001ff8:	2300      	movne	r3, #0
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	e00c      	b.n	800201a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	699b      	ldr	r3, [r3, #24]
 8002006:	43da      	mvns	r2, r3
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	4013      	ands	r3, r2
 800200c:	b29b      	uxth	r3, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	bf0c      	ite	eq
 8002012:	2301      	moveq	r3, #1
 8002014:	2300      	movne	r3, #0
 8002016:	b2db      	uxtb	r3, r3
 8002018:	461a      	mov	r2, r3
 800201a:	79fb      	ldrb	r3, [r7, #7]
 800201c:	429a      	cmp	r2, r3
 800201e:	d0b6      	beq.n	8001f8e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b084      	sub	sp, #16
 800202e:	af00      	add	r7, sp, #0
 8002030:	60f8      	str	r0, [r7, #12]
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
 8002036:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002038:	e051      	b.n	80020de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	695b      	ldr	r3, [r3, #20]
 8002040:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002044:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002048:	d123      	bne.n	8002092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002058:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002062:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2200      	movs	r2, #0
 8002068:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2220      	movs	r2, #32
 800206e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	f043 0204 	orr.w	r2, r3, #4
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e046      	b.n	8002120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002098:	d021      	beq.n	80020de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800209a:	f7ff f81f 	bl	80010dc <HAL_GetTick>
 800209e:	4602      	mov	r2, r0
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d302      	bcc.n	80020b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d116      	bne.n	80020de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2200      	movs	r2, #0
 80020b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2220      	movs	r2, #32
 80020ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ca:	f043 0220 	orr.w	r2, r3, #32
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e020      	b.n	8002120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	0c1b      	lsrs	r3, r3, #16
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d10c      	bne.n	8002102 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	43da      	mvns	r2, r3
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	4013      	ands	r3, r2
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	bf14      	ite	ne
 80020fa:	2301      	movne	r3, #1
 80020fc:	2300      	moveq	r3, #0
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	e00b      	b.n	800211a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	43da      	mvns	r2, r3
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	4013      	ands	r3, r2
 800210e:	b29b      	uxth	r3, r3
 8002110:	2b00      	cmp	r3, #0
 8002112:	bf14      	ite	ne
 8002114:	2301      	movne	r3, #1
 8002116:	2300      	moveq	r3, #0
 8002118:	b2db      	uxtb	r3, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	d18d      	bne.n	800203a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800211e:	2300      	movs	r3, #0
}
 8002120:	4618      	mov	r0, r3
 8002122:	3710      	adds	r7, #16
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002134:	e02d      	b.n	8002192 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002136:	68f8      	ldr	r0, [r7, #12]
 8002138:	f000 f878 	bl	800222c <I2C_IsAcknowledgeFailed>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e02d      	b.n	80021a2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800214c:	d021      	beq.n	8002192 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800214e:	f7fe ffc5 	bl	80010dc <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	68ba      	ldr	r2, [r7, #8]
 800215a:	429a      	cmp	r2, r3
 800215c:	d302      	bcc.n	8002164 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d116      	bne.n	8002192 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2200      	movs	r2, #0
 8002168:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2220      	movs	r2, #32
 800216e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2200      	movs	r2, #0
 8002176:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	f043 0220 	orr.w	r2, r3, #32
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2200      	movs	r2, #0
 800218a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e007      	b.n	80021a2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	695b      	ldr	r3, [r3, #20]
 8002198:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800219c:	2b80      	cmp	r3, #128	; 0x80
 800219e:	d1ca      	bne.n	8002136 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b084      	sub	sp, #16
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	60f8      	str	r0, [r7, #12]
 80021b2:	60b9      	str	r1, [r7, #8]
 80021b4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80021b6:	e02d      	b.n	8002214 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80021b8:	68f8      	ldr	r0, [r7, #12]
 80021ba:	f000 f837 	bl	800222c <I2C_IsAcknowledgeFailed>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e02d      	b.n	8002224 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ce:	d021      	beq.n	8002214 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021d0:	f7fe ff84 	bl	80010dc <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	68ba      	ldr	r2, [r7, #8]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d302      	bcc.n	80021e6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d116      	bne.n	8002214 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2200      	movs	r2, #0
 80021ea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2220      	movs	r2, #32
 80021f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002200:	f043 0220 	orr.w	r2, r3, #32
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e007      	b.n	8002224 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	695b      	ldr	r3, [r3, #20]
 800221a:	f003 0304 	and.w	r3, r3, #4
 800221e:	2b04      	cmp	r3, #4
 8002220:	d1ca      	bne.n	80021b8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3710      	adds	r7, #16
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800223e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002242:	d11b      	bne.n	800227c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800224c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2220      	movs	r2, #32
 8002258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002268:	f043 0204 	orr.w	r2, r3, #4
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e000      	b.n	800227e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
	...

0800228c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d101      	bne.n	80022a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e0cc      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022a0:	4b68      	ldr	r3, [pc, #416]	; (8002444 <HAL_RCC_ClockConfig+0x1b8>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 030f 	and.w	r3, r3, #15
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d90c      	bls.n	80022c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ae:	4b65      	ldr	r3, [pc, #404]	; (8002444 <HAL_RCC_ClockConfig+0x1b8>)
 80022b0:	683a      	ldr	r2, [r7, #0]
 80022b2:	b2d2      	uxtb	r2, r2
 80022b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022b6:	4b63      	ldr	r3, [pc, #396]	; (8002444 <HAL_RCC_ClockConfig+0x1b8>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 030f 	and.w	r3, r3, #15
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d001      	beq.n	80022c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e0b8      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d020      	beq.n	8002316 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d005      	beq.n	80022ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022e0:	4b59      	ldr	r3, [pc, #356]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	4a58      	ldr	r2, [pc, #352]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 80022e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80022ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0308 	and.w	r3, r3, #8
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d005      	beq.n	8002304 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022f8:	4b53      	ldr	r3, [pc, #332]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	4a52      	ldr	r2, [pc, #328]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 80022fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002302:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002304:	4b50      	ldr	r3, [pc, #320]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	494d      	ldr	r1, [pc, #308]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 8002312:	4313      	orrs	r3, r2
 8002314:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	2b00      	cmp	r3, #0
 8002320:	d044      	beq.n	80023ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d107      	bne.n	800233a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800232a:	4b47      	ldr	r3, [pc, #284]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d119      	bne.n	800236a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e07f      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	2b02      	cmp	r3, #2
 8002340:	d003      	beq.n	800234a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002346:	2b03      	cmp	r3, #3
 8002348:	d107      	bne.n	800235a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800234a:	4b3f      	ldr	r3, [pc, #252]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d109      	bne.n	800236a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e06f      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800235a:	4b3b      	ldr	r3, [pc, #236]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e067      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800236a:	4b37      	ldr	r3, [pc, #220]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f023 0203 	bic.w	r2, r3, #3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	4934      	ldr	r1, [pc, #208]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 8002378:	4313      	orrs	r3, r2
 800237a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800237c:	f7fe feae 	bl	80010dc <HAL_GetTick>
 8002380:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002382:	e00a      	b.n	800239a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002384:	f7fe feaa 	bl	80010dc <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002392:	4293      	cmp	r3, r2
 8002394:	d901      	bls.n	800239a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e04f      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800239a:	4b2b      	ldr	r3, [pc, #172]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	f003 020c 	and.w	r2, r3, #12
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d1eb      	bne.n	8002384 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023ac:	4b25      	ldr	r3, [pc, #148]	; (8002444 <HAL_RCC_ClockConfig+0x1b8>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 030f 	and.w	r3, r3, #15
 80023b4:	683a      	ldr	r2, [r7, #0]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d20c      	bcs.n	80023d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ba:	4b22      	ldr	r3, [pc, #136]	; (8002444 <HAL_RCC_ClockConfig+0x1b8>)
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	b2d2      	uxtb	r2, r2
 80023c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023c2:	4b20      	ldr	r3, [pc, #128]	; (8002444 <HAL_RCC_ClockConfig+0x1b8>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 030f 	and.w	r3, r3, #15
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d001      	beq.n	80023d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e032      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d008      	beq.n	80023f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023e0:	4b19      	ldr	r3, [pc, #100]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	4916      	ldr	r1, [pc, #88]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0308 	and.w	r3, r3, #8
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d009      	beq.n	8002412 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023fe:	4b12      	ldr	r3, [pc, #72]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	691b      	ldr	r3, [r3, #16]
 800240a:	00db      	lsls	r3, r3, #3
 800240c:	490e      	ldr	r1, [pc, #56]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800240e:	4313      	orrs	r3, r2
 8002410:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002412:	f000 f855 	bl	80024c0 <HAL_RCC_GetSysClockFreq>
 8002416:	4602      	mov	r2, r0
 8002418:	4b0b      	ldr	r3, [pc, #44]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	091b      	lsrs	r3, r3, #4
 800241e:	f003 030f 	and.w	r3, r3, #15
 8002422:	490a      	ldr	r1, [pc, #40]	; (800244c <HAL_RCC_ClockConfig+0x1c0>)
 8002424:	5ccb      	ldrb	r3, [r1, r3]
 8002426:	fa22 f303 	lsr.w	r3, r2, r3
 800242a:	4a09      	ldr	r2, [pc, #36]	; (8002450 <HAL_RCC_ClockConfig+0x1c4>)
 800242c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800242e:	4b09      	ldr	r3, [pc, #36]	; (8002454 <HAL_RCC_ClockConfig+0x1c8>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f7fe fe0e 	bl	8001054 <HAL_InitTick>

  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40023c00 	.word	0x40023c00
 8002448:	40023800 	.word	0x40023800
 800244c:	08004908 	.word	0x08004908
 8002450:	20000000 	.word	0x20000000
 8002454:	20000004 	.word	0x20000004

08002458 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800245c:	4b03      	ldr	r3, [pc, #12]	; (800246c <HAL_RCC_GetHCLKFreq+0x14>)
 800245e:	681b      	ldr	r3, [r3, #0]
}
 8002460:	4618      	mov	r0, r3
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	20000000 	.word	0x20000000

08002470 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002474:	f7ff fff0 	bl	8002458 <HAL_RCC_GetHCLKFreq>
 8002478:	4602      	mov	r2, r0
 800247a:	4b05      	ldr	r3, [pc, #20]	; (8002490 <HAL_RCC_GetPCLK1Freq+0x20>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	0a9b      	lsrs	r3, r3, #10
 8002480:	f003 0307 	and.w	r3, r3, #7
 8002484:	4903      	ldr	r1, [pc, #12]	; (8002494 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002486:	5ccb      	ldrb	r3, [r1, r3]
 8002488:	fa22 f303 	lsr.w	r3, r2, r3
}
 800248c:	4618      	mov	r0, r3
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40023800 	.word	0x40023800
 8002494:	08004918 	.word	0x08004918

08002498 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800249c:	f7ff ffdc 	bl	8002458 <HAL_RCC_GetHCLKFreq>
 80024a0:	4602      	mov	r2, r0
 80024a2:	4b05      	ldr	r3, [pc, #20]	; (80024b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	0b5b      	lsrs	r3, r3, #13
 80024a8:	f003 0307 	and.w	r3, r3, #7
 80024ac:	4903      	ldr	r1, [pc, #12]	; (80024bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80024ae:	5ccb      	ldrb	r3, [r1, r3]
 80024b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40023800 	.word	0x40023800
 80024bc:	08004918 	.word	0x08004918

080024c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024c4:	b0ae      	sub	sp, #184	; 0xb8
 80024c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80024c8:	2300      	movs	r3, #0
 80024ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80024ce:	2300      	movs	r3, #0
 80024d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80024d4:	2300      	movs	r3, #0
 80024d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80024da:	2300      	movs	r3, #0
 80024dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80024e0:	2300      	movs	r3, #0
 80024e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024e6:	4bcb      	ldr	r3, [pc, #812]	; (8002814 <HAL_RCC_GetSysClockFreq+0x354>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f003 030c 	and.w	r3, r3, #12
 80024ee:	2b0c      	cmp	r3, #12
 80024f0:	f200 8206 	bhi.w	8002900 <HAL_RCC_GetSysClockFreq+0x440>
 80024f4:	a201      	add	r2, pc, #4	; (adr r2, 80024fc <HAL_RCC_GetSysClockFreq+0x3c>)
 80024f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024fa:	bf00      	nop
 80024fc:	08002531 	.word	0x08002531
 8002500:	08002901 	.word	0x08002901
 8002504:	08002901 	.word	0x08002901
 8002508:	08002901 	.word	0x08002901
 800250c:	08002539 	.word	0x08002539
 8002510:	08002901 	.word	0x08002901
 8002514:	08002901 	.word	0x08002901
 8002518:	08002901 	.word	0x08002901
 800251c:	08002541 	.word	0x08002541
 8002520:	08002901 	.word	0x08002901
 8002524:	08002901 	.word	0x08002901
 8002528:	08002901 	.word	0x08002901
 800252c:	08002731 	.word	0x08002731
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002530:	4bb9      	ldr	r3, [pc, #740]	; (8002818 <HAL_RCC_GetSysClockFreq+0x358>)
 8002532:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002536:	e1e7      	b.n	8002908 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002538:	4bb8      	ldr	r3, [pc, #736]	; (800281c <HAL_RCC_GetSysClockFreq+0x35c>)
 800253a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800253e:	e1e3      	b.n	8002908 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002540:	4bb4      	ldr	r3, [pc, #720]	; (8002814 <HAL_RCC_GetSysClockFreq+0x354>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002548:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800254c:	4bb1      	ldr	r3, [pc, #708]	; (8002814 <HAL_RCC_GetSysClockFreq+0x354>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d071      	beq.n	800263c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002558:	4bae      	ldr	r3, [pc, #696]	; (8002814 <HAL_RCC_GetSysClockFreq+0x354>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	099b      	lsrs	r3, r3, #6
 800255e:	2200      	movs	r2, #0
 8002560:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002564:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002568:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800256c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002570:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002574:	2300      	movs	r3, #0
 8002576:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800257a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800257e:	4622      	mov	r2, r4
 8002580:	462b      	mov	r3, r5
 8002582:	f04f 0000 	mov.w	r0, #0
 8002586:	f04f 0100 	mov.w	r1, #0
 800258a:	0159      	lsls	r1, r3, #5
 800258c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002590:	0150      	lsls	r0, r2, #5
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	4621      	mov	r1, r4
 8002598:	1a51      	subs	r1, r2, r1
 800259a:	6439      	str	r1, [r7, #64]	; 0x40
 800259c:	4629      	mov	r1, r5
 800259e:	eb63 0301 	sbc.w	r3, r3, r1
 80025a2:	647b      	str	r3, [r7, #68]	; 0x44
 80025a4:	f04f 0200 	mov.w	r2, #0
 80025a8:	f04f 0300 	mov.w	r3, #0
 80025ac:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80025b0:	4649      	mov	r1, r9
 80025b2:	018b      	lsls	r3, r1, #6
 80025b4:	4641      	mov	r1, r8
 80025b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025ba:	4641      	mov	r1, r8
 80025bc:	018a      	lsls	r2, r1, #6
 80025be:	4641      	mov	r1, r8
 80025c0:	1a51      	subs	r1, r2, r1
 80025c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80025c4:	4649      	mov	r1, r9
 80025c6:	eb63 0301 	sbc.w	r3, r3, r1
 80025ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025cc:	f04f 0200 	mov.w	r2, #0
 80025d0:	f04f 0300 	mov.w	r3, #0
 80025d4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80025d8:	4649      	mov	r1, r9
 80025da:	00cb      	lsls	r3, r1, #3
 80025dc:	4641      	mov	r1, r8
 80025de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025e2:	4641      	mov	r1, r8
 80025e4:	00ca      	lsls	r2, r1, #3
 80025e6:	4610      	mov	r0, r2
 80025e8:	4619      	mov	r1, r3
 80025ea:	4603      	mov	r3, r0
 80025ec:	4622      	mov	r2, r4
 80025ee:	189b      	adds	r3, r3, r2
 80025f0:	633b      	str	r3, [r7, #48]	; 0x30
 80025f2:	462b      	mov	r3, r5
 80025f4:	460a      	mov	r2, r1
 80025f6:	eb42 0303 	adc.w	r3, r2, r3
 80025fa:	637b      	str	r3, [r7, #52]	; 0x34
 80025fc:	f04f 0200 	mov.w	r2, #0
 8002600:	f04f 0300 	mov.w	r3, #0
 8002604:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002608:	4629      	mov	r1, r5
 800260a:	024b      	lsls	r3, r1, #9
 800260c:	4621      	mov	r1, r4
 800260e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002612:	4621      	mov	r1, r4
 8002614:	024a      	lsls	r2, r1, #9
 8002616:	4610      	mov	r0, r2
 8002618:	4619      	mov	r1, r3
 800261a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800261e:	2200      	movs	r2, #0
 8002620:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002624:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002628:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800262c:	f7fd fe48 	bl	80002c0 <__aeabi_uldivmod>
 8002630:	4602      	mov	r2, r0
 8002632:	460b      	mov	r3, r1
 8002634:	4613      	mov	r3, r2
 8002636:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800263a:	e067      	b.n	800270c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800263c:	4b75      	ldr	r3, [pc, #468]	; (8002814 <HAL_RCC_GetSysClockFreq+0x354>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	099b      	lsrs	r3, r3, #6
 8002642:	2200      	movs	r2, #0
 8002644:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002648:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800264c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002654:	67bb      	str	r3, [r7, #120]	; 0x78
 8002656:	2300      	movs	r3, #0
 8002658:	67fb      	str	r3, [r7, #124]	; 0x7c
 800265a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800265e:	4622      	mov	r2, r4
 8002660:	462b      	mov	r3, r5
 8002662:	f04f 0000 	mov.w	r0, #0
 8002666:	f04f 0100 	mov.w	r1, #0
 800266a:	0159      	lsls	r1, r3, #5
 800266c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002670:	0150      	lsls	r0, r2, #5
 8002672:	4602      	mov	r2, r0
 8002674:	460b      	mov	r3, r1
 8002676:	4621      	mov	r1, r4
 8002678:	1a51      	subs	r1, r2, r1
 800267a:	62b9      	str	r1, [r7, #40]	; 0x28
 800267c:	4629      	mov	r1, r5
 800267e:	eb63 0301 	sbc.w	r3, r3, r1
 8002682:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002684:	f04f 0200 	mov.w	r2, #0
 8002688:	f04f 0300 	mov.w	r3, #0
 800268c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002690:	4649      	mov	r1, r9
 8002692:	018b      	lsls	r3, r1, #6
 8002694:	4641      	mov	r1, r8
 8002696:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800269a:	4641      	mov	r1, r8
 800269c:	018a      	lsls	r2, r1, #6
 800269e:	4641      	mov	r1, r8
 80026a0:	ebb2 0a01 	subs.w	sl, r2, r1
 80026a4:	4649      	mov	r1, r9
 80026a6:	eb63 0b01 	sbc.w	fp, r3, r1
 80026aa:	f04f 0200 	mov.w	r2, #0
 80026ae:	f04f 0300 	mov.w	r3, #0
 80026b2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80026b6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80026ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80026be:	4692      	mov	sl, r2
 80026c0:	469b      	mov	fp, r3
 80026c2:	4623      	mov	r3, r4
 80026c4:	eb1a 0303 	adds.w	r3, sl, r3
 80026c8:	623b      	str	r3, [r7, #32]
 80026ca:	462b      	mov	r3, r5
 80026cc:	eb4b 0303 	adc.w	r3, fp, r3
 80026d0:	627b      	str	r3, [r7, #36]	; 0x24
 80026d2:	f04f 0200 	mov.w	r2, #0
 80026d6:	f04f 0300 	mov.w	r3, #0
 80026da:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80026de:	4629      	mov	r1, r5
 80026e0:	028b      	lsls	r3, r1, #10
 80026e2:	4621      	mov	r1, r4
 80026e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80026e8:	4621      	mov	r1, r4
 80026ea:	028a      	lsls	r2, r1, #10
 80026ec:	4610      	mov	r0, r2
 80026ee:	4619      	mov	r1, r3
 80026f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80026f4:	2200      	movs	r2, #0
 80026f6:	673b      	str	r3, [r7, #112]	; 0x70
 80026f8:	677a      	str	r2, [r7, #116]	; 0x74
 80026fa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80026fe:	f7fd fddf 	bl	80002c0 <__aeabi_uldivmod>
 8002702:	4602      	mov	r2, r0
 8002704:	460b      	mov	r3, r1
 8002706:	4613      	mov	r3, r2
 8002708:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800270c:	4b41      	ldr	r3, [pc, #260]	; (8002814 <HAL_RCC_GetSysClockFreq+0x354>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	0c1b      	lsrs	r3, r3, #16
 8002712:	f003 0303 	and.w	r3, r3, #3
 8002716:	3301      	adds	r3, #1
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800271e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002722:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002726:	fbb2 f3f3 	udiv	r3, r2, r3
 800272a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800272e:	e0eb      	b.n	8002908 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002730:	4b38      	ldr	r3, [pc, #224]	; (8002814 <HAL_RCC_GetSysClockFreq+0x354>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002738:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800273c:	4b35      	ldr	r3, [pc, #212]	; (8002814 <HAL_RCC_GetSysClockFreq+0x354>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d06b      	beq.n	8002820 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002748:	4b32      	ldr	r3, [pc, #200]	; (8002814 <HAL_RCC_GetSysClockFreq+0x354>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	099b      	lsrs	r3, r3, #6
 800274e:	2200      	movs	r2, #0
 8002750:	66bb      	str	r3, [r7, #104]	; 0x68
 8002752:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002754:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002756:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800275a:	663b      	str	r3, [r7, #96]	; 0x60
 800275c:	2300      	movs	r3, #0
 800275e:	667b      	str	r3, [r7, #100]	; 0x64
 8002760:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002764:	4622      	mov	r2, r4
 8002766:	462b      	mov	r3, r5
 8002768:	f04f 0000 	mov.w	r0, #0
 800276c:	f04f 0100 	mov.w	r1, #0
 8002770:	0159      	lsls	r1, r3, #5
 8002772:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002776:	0150      	lsls	r0, r2, #5
 8002778:	4602      	mov	r2, r0
 800277a:	460b      	mov	r3, r1
 800277c:	4621      	mov	r1, r4
 800277e:	1a51      	subs	r1, r2, r1
 8002780:	61b9      	str	r1, [r7, #24]
 8002782:	4629      	mov	r1, r5
 8002784:	eb63 0301 	sbc.w	r3, r3, r1
 8002788:	61fb      	str	r3, [r7, #28]
 800278a:	f04f 0200 	mov.w	r2, #0
 800278e:	f04f 0300 	mov.w	r3, #0
 8002792:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002796:	4659      	mov	r1, fp
 8002798:	018b      	lsls	r3, r1, #6
 800279a:	4651      	mov	r1, sl
 800279c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027a0:	4651      	mov	r1, sl
 80027a2:	018a      	lsls	r2, r1, #6
 80027a4:	4651      	mov	r1, sl
 80027a6:	ebb2 0801 	subs.w	r8, r2, r1
 80027aa:	4659      	mov	r1, fp
 80027ac:	eb63 0901 	sbc.w	r9, r3, r1
 80027b0:	f04f 0200 	mov.w	r2, #0
 80027b4:	f04f 0300 	mov.w	r3, #0
 80027b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80027bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027c4:	4690      	mov	r8, r2
 80027c6:	4699      	mov	r9, r3
 80027c8:	4623      	mov	r3, r4
 80027ca:	eb18 0303 	adds.w	r3, r8, r3
 80027ce:	613b      	str	r3, [r7, #16]
 80027d0:	462b      	mov	r3, r5
 80027d2:	eb49 0303 	adc.w	r3, r9, r3
 80027d6:	617b      	str	r3, [r7, #20]
 80027d8:	f04f 0200 	mov.w	r2, #0
 80027dc:	f04f 0300 	mov.w	r3, #0
 80027e0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80027e4:	4629      	mov	r1, r5
 80027e6:	024b      	lsls	r3, r1, #9
 80027e8:	4621      	mov	r1, r4
 80027ea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80027ee:	4621      	mov	r1, r4
 80027f0:	024a      	lsls	r2, r1, #9
 80027f2:	4610      	mov	r0, r2
 80027f4:	4619      	mov	r1, r3
 80027f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80027fa:	2200      	movs	r2, #0
 80027fc:	65bb      	str	r3, [r7, #88]	; 0x58
 80027fe:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002800:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002804:	f7fd fd5c 	bl	80002c0 <__aeabi_uldivmod>
 8002808:	4602      	mov	r2, r0
 800280a:	460b      	mov	r3, r1
 800280c:	4613      	mov	r3, r2
 800280e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002812:	e065      	b.n	80028e0 <HAL_RCC_GetSysClockFreq+0x420>
 8002814:	40023800 	.word	0x40023800
 8002818:	00f42400 	.word	0x00f42400
 800281c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002820:	4b3d      	ldr	r3, [pc, #244]	; (8002918 <HAL_RCC_GetSysClockFreq+0x458>)
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	099b      	lsrs	r3, r3, #6
 8002826:	2200      	movs	r2, #0
 8002828:	4618      	mov	r0, r3
 800282a:	4611      	mov	r1, r2
 800282c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002830:	653b      	str	r3, [r7, #80]	; 0x50
 8002832:	2300      	movs	r3, #0
 8002834:	657b      	str	r3, [r7, #84]	; 0x54
 8002836:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800283a:	4642      	mov	r2, r8
 800283c:	464b      	mov	r3, r9
 800283e:	f04f 0000 	mov.w	r0, #0
 8002842:	f04f 0100 	mov.w	r1, #0
 8002846:	0159      	lsls	r1, r3, #5
 8002848:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800284c:	0150      	lsls	r0, r2, #5
 800284e:	4602      	mov	r2, r0
 8002850:	460b      	mov	r3, r1
 8002852:	4641      	mov	r1, r8
 8002854:	1a51      	subs	r1, r2, r1
 8002856:	60b9      	str	r1, [r7, #8]
 8002858:	4649      	mov	r1, r9
 800285a:	eb63 0301 	sbc.w	r3, r3, r1
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	f04f 0200 	mov.w	r2, #0
 8002864:	f04f 0300 	mov.w	r3, #0
 8002868:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800286c:	4659      	mov	r1, fp
 800286e:	018b      	lsls	r3, r1, #6
 8002870:	4651      	mov	r1, sl
 8002872:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002876:	4651      	mov	r1, sl
 8002878:	018a      	lsls	r2, r1, #6
 800287a:	4651      	mov	r1, sl
 800287c:	1a54      	subs	r4, r2, r1
 800287e:	4659      	mov	r1, fp
 8002880:	eb63 0501 	sbc.w	r5, r3, r1
 8002884:	f04f 0200 	mov.w	r2, #0
 8002888:	f04f 0300 	mov.w	r3, #0
 800288c:	00eb      	lsls	r3, r5, #3
 800288e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002892:	00e2      	lsls	r2, r4, #3
 8002894:	4614      	mov	r4, r2
 8002896:	461d      	mov	r5, r3
 8002898:	4643      	mov	r3, r8
 800289a:	18e3      	adds	r3, r4, r3
 800289c:	603b      	str	r3, [r7, #0]
 800289e:	464b      	mov	r3, r9
 80028a0:	eb45 0303 	adc.w	r3, r5, r3
 80028a4:	607b      	str	r3, [r7, #4]
 80028a6:	f04f 0200 	mov.w	r2, #0
 80028aa:	f04f 0300 	mov.w	r3, #0
 80028ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80028b2:	4629      	mov	r1, r5
 80028b4:	028b      	lsls	r3, r1, #10
 80028b6:	4621      	mov	r1, r4
 80028b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028bc:	4621      	mov	r1, r4
 80028be:	028a      	lsls	r2, r1, #10
 80028c0:	4610      	mov	r0, r2
 80028c2:	4619      	mov	r1, r3
 80028c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80028c8:	2200      	movs	r2, #0
 80028ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80028cc:	64fa      	str	r2, [r7, #76]	; 0x4c
 80028ce:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80028d2:	f7fd fcf5 	bl	80002c0 <__aeabi_uldivmod>
 80028d6:	4602      	mov	r2, r0
 80028d8:	460b      	mov	r3, r1
 80028da:	4613      	mov	r3, r2
 80028dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80028e0:	4b0d      	ldr	r3, [pc, #52]	; (8002918 <HAL_RCC_GetSysClockFreq+0x458>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	0f1b      	lsrs	r3, r3, #28
 80028e6:	f003 0307 	and.w	r3, r3, #7
 80028ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80028ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80028f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80028f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80028fe:	e003      	b.n	8002908 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002900:	4b06      	ldr	r3, [pc, #24]	; (800291c <HAL_RCC_GetSysClockFreq+0x45c>)
 8002902:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002906:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002908:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800290c:	4618      	mov	r0, r3
 800290e:	37b8      	adds	r7, #184	; 0xb8
 8002910:	46bd      	mov	sp, r7
 8002912:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002916:	bf00      	nop
 8002918:	40023800 	.word	0x40023800
 800291c:	00f42400 	.word	0x00f42400

08002920 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e28d      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 8083 	beq.w	8002a46 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002940:	4b94      	ldr	r3, [pc, #592]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 030c 	and.w	r3, r3, #12
 8002948:	2b04      	cmp	r3, #4
 800294a:	d019      	beq.n	8002980 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800294c:	4b91      	ldr	r3, [pc, #580]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002954:	2b08      	cmp	r3, #8
 8002956:	d106      	bne.n	8002966 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002958:	4b8e      	ldr	r3, [pc, #568]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002960:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002964:	d00c      	beq.n	8002980 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002966:	4b8b      	ldr	r3, [pc, #556]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800296e:	2b0c      	cmp	r3, #12
 8002970:	d112      	bne.n	8002998 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002972:	4b88      	ldr	r3, [pc, #544]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800297a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800297e:	d10b      	bne.n	8002998 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002980:	4b84      	ldr	r3, [pc, #528]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d05b      	beq.n	8002a44 <HAL_RCC_OscConfig+0x124>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d157      	bne.n	8002a44 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e25a      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029a0:	d106      	bne.n	80029b0 <HAL_RCC_OscConfig+0x90>
 80029a2:	4b7c      	ldr	r3, [pc, #496]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a7b      	ldr	r2, [pc, #492]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 80029a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ac:	6013      	str	r3, [r2, #0]
 80029ae:	e01d      	b.n	80029ec <HAL_RCC_OscConfig+0xcc>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029b8:	d10c      	bne.n	80029d4 <HAL_RCC_OscConfig+0xb4>
 80029ba:	4b76      	ldr	r3, [pc, #472]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a75      	ldr	r2, [pc, #468]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 80029c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029c4:	6013      	str	r3, [r2, #0]
 80029c6:	4b73      	ldr	r3, [pc, #460]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a72      	ldr	r2, [pc, #456]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 80029cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029d0:	6013      	str	r3, [r2, #0]
 80029d2:	e00b      	b.n	80029ec <HAL_RCC_OscConfig+0xcc>
 80029d4:	4b6f      	ldr	r3, [pc, #444]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a6e      	ldr	r2, [pc, #440]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 80029da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029de:	6013      	str	r3, [r2, #0]
 80029e0:	4b6c      	ldr	r3, [pc, #432]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a6b      	ldr	r2, [pc, #428]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 80029e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d013      	beq.n	8002a1c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f4:	f7fe fb72 	bl	80010dc <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029fc:	f7fe fb6e 	bl	80010dc <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b64      	cmp	r3, #100	; 0x64
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e21f      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a0e:	4b61      	ldr	r3, [pc, #388]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0f0      	beq.n	80029fc <HAL_RCC_OscConfig+0xdc>
 8002a1a:	e014      	b.n	8002a46 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1c:	f7fe fb5e 	bl	80010dc <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a24:	f7fe fb5a 	bl	80010dc <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b64      	cmp	r3, #100	; 0x64
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e20b      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a36:	4b57      	ldr	r3, [pc, #348]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f0      	bne.n	8002a24 <HAL_RCC_OscConfig+0x104>
 8002a42:	e000      	b.n	8002a46 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d06f      	beq.n	8002b32 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002a52:	4b50      	ldr	r3, [pc, #320]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f003 030c 	and.w	r3, r3, #12
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d017      	beq.n	8002a8e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002a5e:	4b4d      	ldr	r3, [pc, #308]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002a66:	2b08      	cmp	r3, #8
 8002a68:	d105      	bne.n	8002a76 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002a6a:	4b4a      	ldr	r3, [pc, #296]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00b      	beq.n	8002a8e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a76:	4b47      	ldr	r3, [pc, #284]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002a7e:	2b0c      	cmp	r3, #12
 8002a80:	d11c      	bne.n	8002abc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a82:	4b44      	ldr	r3, [pc, #272]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d116      	bne.n	8002abc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a8e:	4b41      	ldr	r3, [pc, #260]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d005      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x186>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d001      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e1d3      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa6:	4b3b      	ldr	r3, [pc, #236]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	00db      	lsls	r3, r3, #3
 8002ab4:	4937      	ldr	r1, [pc, #220]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aba:	e03a      	b.n	8002b32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d020      	beq.n	8002b06 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ac4:	4b34      	ldr	r3, [pc, #208]	; (8002b98 <HAL_RCC_OscConfig+0x278>)
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aca:	f7fe fb07 	bl	80010dc <HAL_GetTick>
 8002ace:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ad0:	e008      	b.n	8002ae4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ad2:	f7fe fb03 	bl	80010dc <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d901      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e1b4      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae4:	4b2b      	ldr	r3, [pc, #172]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d0f0      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002af0:	4b28      	ldr	r3, [pc, #160]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	00db      	lsls	r3, r3, #3
 8002afe:	4925      	ldr	r1, [pc, #148]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002b00:	4313      	orrs	r3, r2
 8002b02:	600b      	str	r3, [r1, #0]
 8002b04:	e015      	b.n	8002b32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b06:	4b24      	ldr	r3, [pc, #144]	; (8002b98 <HAL_RCC_OscConfig+0x278>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0c:	f7fe fae6 	bl	80010dc <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b12:	e008      	b.n	8002b26 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b14:	f7fe fae2 	bl	80010dc <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e193      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b26:	4b1b      	ldr	r3, [pc, #108]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1f0      	bne.n	8002b14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0308 	and.w	r3, r3, #8
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d036      	beq.n	8002bac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d016      	beq.n	8002b74 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b46:	4b15      	ldr	r3, [pc, #84]	; (8002b9c <HAL_RCC_OscConfig+0x27c>)
 8002b48:	2201      	movs	r2, #1
 8002b4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b4c:	f7fe fac6 	bl	80010dc <HAL_GetTick>
 8002b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b52:	e008      	b.n	8002b66 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b54:	f7fe fac2 	bl	80010dc <HAL_GetTick>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d901      	bls.n	8002b66 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e173      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b66:	4b0b      	ldr	r3, [pc, #44]	; (8002b94 <HAL_RCC_OscConfig+0x274>)
 8002b68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d0f0      	beq.n	8002b54 <HAL_RCC_OscConfig+0x234>
 8002b72:	e01b      	b.n	8002bac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b74:	4b09      	ldr	r3, [pc, #36]	; (8002b9c <HAL_RCC_OscConfig+0x27c>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b7a:	f7fe faaf 	bl	80010dc <HAL_GetTick>
 8002b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b80:	e00e      	b.n	8002ba0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b82:	f7fe faab 	bl	80010dc <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d907      	bls.n	8002ba0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e15c      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
 8002b94:	40023800 	.word	0x40023800
 8002b98:	42470000 	.word	0x42470000
 8002b9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ba0:	4b8a      	ldr	r3, [pc, #552]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002ba2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1ea      	bne.n	8002b82 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0304 	and.w	r3, r3, #4
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	f000 8097 	beq.w	8002ce8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bbe:	4b83      	ldr	r3, [pc, #524]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10f      	bne.n	8002bea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bca:	2300      	movs	r3, #0
 8002bcc:	60bb      	str	r3, [r7, #8]
 8002bce:	4b7f      	ldr	r3, [pc, #508]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	4a7e      	ldr	r2, [pc, #504]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bd8:	6413      	str	r3, [r2, #64]	; 0x40
 8002bda:	4b7c      	ldr	r3, [pc, #496]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002be2:	60bb      	str	r3, [r7, #8]
 8002be4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002be6:	2301      	movs	r3, #1
 8002be8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bea:	4b79      	ldr	r3, [pc, #484]	; (8002dd0 <HAL_RCC_OscConfig+0x4b0>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d118      	bne.n	8002c28 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bf6:	4b76      	ldr	r3, [pc, #472]	; (8002dd0 <HAL_RCC_OscConfig+0x4b0>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a75      	ldr	r2, [pc, #468]	; (8002dd0 <HAL_RCC_OscConfig+0x4b0>)
 8002bfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c02:	f7fe fa6b 	bl	80010dc <HAL_GetTick>
 8002c06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c08:	e008      	b.n	8002c1c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c0a:	f7fe fa67 	bl	80010dc <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d901      	bls.n	8002c1c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e118      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c1c:	4b6c      	ldr	r3, [pc, #432]	; (8002dd0 <HAL_RCC_OscConfig+0x4b0>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d0f0      	beq.n	8002c0a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d106      	bne.n	8002c3e <HAL_RCC_OscConfig+0x31e>
 8002c30:	4b66      	ldr	r3, [pc, #408]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002c32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c34:	4a65      	ldr	r2, [pc, #404]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002c36:	f043 0301 	orr.w	r3, r3, #1
 8002c3a:	6713      	str	r3, [r2, #112]	; 0x70
 8002c3c:	e01c      	b.n	8002c78 <HAL_RCC_OscConfig+0x358>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	2b05      	cmp	r3, #5
 8002c44:	d10c      	bne.n	8002c60 <HAL_RCC_OscConfig+0x340>
 8002c46:	4b61      	ldr	r3, [pc, #388]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c4a:	4a60      	ldr	r2, [pc, #384]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002c4c:	f043 0304 	orr.w	r3, r3, #4
 8002c50:	6713      	str	r3, [r2, #112]	; 0x70
 8002c52:	4b5e      	ldr	r3, [pc, #376]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c56:	4a5d      	ldr	r2, [pc, #372]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002c58:	f043 0301 	orr.w	r3, r3, #1
 8002c5c:	6713      	str	r3, [r2, #112]	; 0x70
 8002c5e:	e00b      	b.n	8002c78 <HAL_RCC_OscConfig+0x358>
 8002c60:	4b5a      	ldr	r3, [pc, #360]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002c62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c64:	4a59      	ldr	r2, [pc, #356]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002c66:	f023 0301 	bic.w	r3, r3, #1
 8002c6a:	6713      	str	r3, [r2, #112]	; 0x70
 8002c6c:	4b57      	ldr	r3, [pc, #348]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c70:	4a56      	ldr	r2, [pc, #344]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002c72:	f023 0304 	bic.w	r3, r3, #4
 8002c76:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d015      	beq.n	8002cac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c80:	f7fe fa2c 	bl	80010dc <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c86:	e00a      	b.n	8002c9e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c88:	f7fe fa28 	bl	80010dc <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e0d7      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c9e:	4b4b      	ldr	r3, [pc, #300]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002ca0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d0ee      	beq.n	8002c88 <HAL_RCC_OscConfig+0x368>
 8002caa:	e014      	b.n	8002cd6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cac:	f7fe fa16 	bl	80010dc <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cb2:	e00a      	b.n	8002cca <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cb4:	f7fe fa12 	bl	80010dc <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e0c1      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cca:	4b40      	ldr	r3, [pc, #256]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1ee      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cd6:	7dfb      	ldrb	r3, [r7, #23]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d105      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cdc:	4b3b      	ldr	r3, [pc, #236]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce0:	4a3a      	ldr	r2, [pc, #232]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002ce2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ce6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	f000 80ad 	beq.w	8002e4c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cf2:	4b36      	ldr	r3, [pc, #216]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f003 030c 	and.w	r3, r3, #12
 8002cfa:	2b08      	cmp	r3, #8
 8002cfc:	d060      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d145      	bne.n	8002d92 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d06:	4b33      	ldr	r3, [pc, #204]	; (8002dd4 <HAL_RCC_OscConfig+0x4b4>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0c:	f7fe f9e6 	bl	80010dc <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d14:	f7fe f9e2 	bl	80010dc <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e093      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d26:	4b29      	ldr	r3, [pc, #164]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d1f0      	bne.n	8002d14 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	69da      	ldr	r2, [r3, #28]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	431a      	orrs	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d40:	019b      	lsls	r3, r3, #6
 8002d42:	431a      	orrs	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d48:	085b      	lsrs	r3, r3, #1
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	041b      	lsls	r3, r3, #16
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d54:	061b      	lsls	r3, r3, #24
 8002d56:	431a      	orrs	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5c:	071b      	lsls	r3, r3, #28
 8002d5e:	491b      	ldr	r1, [pc, #108]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d64:	4b1b      	ldr	r3, [pc, #108]	; (8002dd4 <HAL_RCC_OscConfig+0x4b4>)
 8002d66:	2201      	movs	r2, #1
 8002d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6a:	f7fe f9b7 	bl	80010dc <HAL_GetTick>
 8002d6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d70:	e008      	b.n	8002d84 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d72:	f7fe f9b3 	bl	80010dc <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d901      	bls.n	8002d84 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e064      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d84:	4b11      	ldr	r3, [pc, #68]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d0f0      	beq.n	8002d72 <HAL_RCC_OscConfig+0x452>
 8002d90:	e05c      	b.n	8002e4c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d92:	4b10      	ldr	r3, [pc, #64]	; (8002dd4 <HAL_RCC_OscConfig+0x4b4>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d98:	f7fe f9a0 	bl	80010dc <HAL_GetTick>
 8002d9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d9e:	e008      	b.n	8002db2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002da0:	f7fe f99c 	bl	80010dc <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e04d      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002db2:	4b06      	ldr	r3, [pc, #24]	; (8002dcc <HAL_RCC_OscConfig+0x4ac>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d1f0      	bne.n	8002da0 <HAL_RCC_OscConfig+0x480>
 8002dbe:	e045      	b.n	8002e4c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d107      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e040      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
 8002dcc:	40023800 	.word	0x40023800
 8002dd0:	40007000 	.word	0x40007000
 8002dd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002dd8:	4b1f      	ldr	r3, [pc, #124]	; (8002e58 <HAL_RCC_OscConfig+0x538>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	699b      	ldr	r3, [r3, #24]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d030      	beq.n	8002e48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d129      	bne.n	8002e48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d122      	bne.n	8002e48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e02:	68fa      	ldr	r2, [r7, #12]
 8002e04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e08:	4013      	ands	r3, r2
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d119      	bne.n	8002e48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1e:	085b      	lsrs	r3, r3, #1
 8002e20:	3b01      	subs	r3, #1
 8002e22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d10f      	bne.n	8002e48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d107      	bne.n	8002e48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e42:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d001      	beq.n	8002e4c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e000      	b.n	8002e4e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3718      	adds	r7, #24
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	40023800 	.word	0x40023800

08002e5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e03f      	b.n	8002eee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d106      	bne.n	8002e88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f7fd ffce 	bl	8000e24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2224      	movs	r2, #36	; 0x24
 8002e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68da      	ldr	r2, [r3, #12]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f000 fddf 	bl	8003a64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	691a      	ldr	r2, [r3, #16]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002eb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	695a      	ldr	r2, [r3, #20]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ec4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68da      	ldr	r2, [r3, #12]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ed4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2220      	movs	r2, #32
 8002ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2220      	movs	r2, #32
 8002ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b08a      	sub	sp, #40	; 0x28
 8002efa:	af02      	add	r7, sp, #8
 8002efc:	60f8      	str	r0, [r7, #12]
 8002efe:	60b9      	str	r1, [r7, #8]
 8002f00:	603b      	str	r3, [r7, #0]
 8002f02:	4613      	mov	r3, r2
 8002f04:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f06:	2300      	movs	r3, #0
 8002f08:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b20      	cmp	r3, #32
 8002f14:	d17c      	bne.n	8003010 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d002      	beq.n	8002f22 <HAL_UART_Transmit+0x2c>
 8002f1c:	88fb      	ldrh	r3, [r7, #6]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e075      	b.n	8003012 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d101      	bne.n	8002f34 <HAL_UART_Transmit+0x3e>
 8002f30:	2302      	movs	r3, #2
 8002f32:	e06e      	b.n	8003012 <HAL_UART_Transmit+0x11c>
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2221      	movs	r2, #33	; 0x21
 8002f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f4a:	f7fe f8c7 	bl	80010dc <HAL_GetTick>
 8002f4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	88fa      	ldrh	r2, [r7, #6]
 8002f54:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	88fa      	ldrh	r2, [r7, #6]
 8002f5a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f64:	d108      	bne.n	8002f78 <HAL_UART_Transmit+0x82>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d104      	bne.n	8002f78 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	61bb      	str	r3, [r7, #24]
 8002f76:	e003      	b.n	8002f80 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002f88:	e02a      	b.n	8002fe0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	2200      	movs	r2, #0
 8002f92:	2180      	movs	r1, #128	; 0x80
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f000 fb1f 	bl	80035d8 <UART_WaitOnFlagUntilTimeout>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e036      	b.n	8003012 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d10b      	bne.n	8002fc2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	881b      	ldrh	r3, [r3, #0]
 8002fae:	461a      	mov	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	3302      	adds	r3, #2
 8002fbe:	61bb      	str	r3, [r7, #24]
 8002fc0:	e007      	b.n	8002fd2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	781a      	ldrb	r2, [r3, #0]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	3301      	adds	r3, #1
 8002fd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1cf      	bne.n	8002f8a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2140      	movs	r1, #64	; 0x40
 8002ff4:	68f8      	ldr	r0, [r7, #12]
 8002ff6:	f000 faef 	bl	80035d8 <UART_WaitOnFlagUntilTimeout>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d001      	beq.n	8003004 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e006      	b.n	8003012 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2220      	movs	r2, #32
 8003008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800300c:	2300      	movs	r3, #0
 800300e:	e000      	b.n	8003012 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003010:	2302      	movs	r3, #2
  }
}
 8003012:	4618      	mov	r0, r3
 8003014:	3720      	adds	r7, #32
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}

0800301a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800301a:	b580      	push	{r7, lr}
 800301c:	b084      	sub	sp, #16
 800301e:	af00      	add	r7, sp, #0
 8003020:	60f8      	str	r0, [r7, #12]
 8003022:	60b9      	str	r1, [r7, #8]
 8003024:	4613      	mov	r3, r2
 8003026:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b20      	cmp	r3, #32
 8003032:	d11d      	bne.n	8003070 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d002      	beq.n	8003040 <HAL_UART_Receive_IT+0x26>
 800303a:	88fb      	ldrh	r3, [r7, #6]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d101      	bne.n	8003044 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e016      	b.n	8003072 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800304a:	2b01      	cmp	r3, #1
 800304c:	d101      	bne.n	8003052 <HAL_UART_Receive_IT+0x38>
 800304e:	2302      	movs	r3, #2
 8003050:	e00f      	b.n	8003072 <HAL_UART_Receive_IT+0x58>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2201      	movs	r2, #1
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003060:	88fb      	ldrh	r3, [r7, #6]
 8003062:	461a      	mov	r2, r3
 8003064:	68b9      	ldr	r1, [r7, #8]
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	f000 fb24 	bl	80036b4 <UART_Start_Receive_IT>
 800306c:	4603      	mov	r3, r0
 800306e:	e000      	b.n	8003072 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003070:	2302      	movs	r3, #2
  }
}
 8003072:	4618      	mov	r0, r3
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
	...

0800307c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b0ba      	sub	sp, #232	; 0xe8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80030a2:	2300      	movs	r3, #0
 80030a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80030a8:	2300      	movs	r3, #0
 80030aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80030ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80030ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10f      	bne.n	80030e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80030c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030c6:	f003 0320 	and.w	r3, r3, #32
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d009      	beq.n	80030e2 <HAL_UART_IRQHandler+0x66>
 80030ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80030d2:	f003 0320 	and.w	r3, r3, #32
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d003      	beq.n	80030e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f000 fc07 	bl	80038ee <UART_Receive_IT>
      return;
 80030e0:	e256      	b.n	8003590 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80030e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f000 80de 	beq.w	80032a8 <HAL_UART_IRQHandler+0x22c>
 80030ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80030f0:	f003 0301 	and.w	r3, r3, #1
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d106      	bne.n	8003106 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80030f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80030fc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003100:	2b00      	cmp	r3, #0
 8003102:	f000 80d1 	beq.w	80032a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00b      	beq.n	800312a <HAL_UART_IRQHandler+0xae>
 8003112:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800311a:	2b00      	cmp	r3, #0
 800311c:	d005      	beq.n	800312a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003122:	f043 0201 	orr.w	r2, r3, #1
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800312a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800312e:	f003 0304 	and.w	r3, r3, #4
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00b      	beq.n	800314e <HAL_UART_IRQHandler+0xd2>
 8003136:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d005      	beq.n	800314e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003146:	f043 0202 	orr.w	r2, r3, #2
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800314e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00b      	beq.n	8003172 <HAL_UART_IRQHandler+0xf6>
 800315a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d005      	beq.n	8003172 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	f043 0204 	orr.w	r2, r3, #4
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003176:	f003 0308 	and.w	r3, r3, #8
 800317a:	2b00      	cmp	r3, #0
 800317c:	d011      	beq.n	80031a2 <HAL_UART_IRQHandler+0x126>
 800317e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003182:	f003 0320 	and.w	r3, r3, #32
 8003186:	2b00      	cmp	r3, #0
 8003188:	d105      	bne.n	8003196 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800318a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b00      	cmp	r3, #0
 8003194:	d005      	beq.n	80031a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	f043 0208 	orr.w	r2, r3, #8
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	f000 81ed 	beq.w	8003586 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031b0:	f003 0320 	and.w	r3, r3, #32
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d008      	beq.n	80031ca <HAL_UART_IRQHandler+0x14e>
 80031b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031bc:	f003 0320 	and.w	r3, r3, #32
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d002      	beq.n	80031ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f000 fb92 	bl	80038ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	695b      	ldr	r3, [r3, #20]
 80031d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031d4:	2b40      	cmp	r3, #64	; 0x40
 80031d6:	bf0c      	ite	eq
 80031d8:	2301      	moveq	r3, #1
 80031da:	2300      	movne	r3, #0
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e6:	f003 0308 	and.w	r3, r3, #8
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d103      	bne.n	80031f6 <HAL_UART_IRQHandler+0x17a>
 80031ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d04f      	beq.n	8003296 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 fa9a 	bl	8003730 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003206:	2b40      	cmp	r3, #64	; 0x40
 8003208:	d141      	bne.n	800328e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	3314      	adds	r3, #20
 8003210:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003214:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003218:	e853 3f00 	ldrex	r3, [r3]
 800321c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003220:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003224:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003228:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	3314      	adds	r3, #20
 8003232:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003236:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800323a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003242:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003246:	e841 2300 	strex	r3, r2, [r1]
 800324a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800324e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d1d9      	bne.n	800320a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800325a:	2b00      	cmp	r3, #0
 800325c:	d013      	beq.n	8003286 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003262:	4a7d      	ldr	r2, [pc, #500]	; (8003458 <HAL_UART_IRQHandler+0x3dc>)
 8003264:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800326a:	4618      	mov	r0, r3
 800326c:	f7fe f8c3 	bl	80013f6 <HAL_DMA_Abort_IT>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d016      	beq.n	80032a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800327a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003280:	4610      	mov	r0, r2
 8003282:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003284:	e00e      	b.n	80032a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 f990 	bl	80035ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800328c:	e00a      	b.n	80032a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f000 f98c 	bl	80035ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003294:	e006      	b.n	80032a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 f988 	bl	80035ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80032a2:	e170      	b.n	8003586 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032a4:	bf00      	nop
    return;
 80032a6:	e16e      	b.n	8003586 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	f040 814a 	bne.w	8003546 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80032b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032b6:	f003 0310 	and.w	r3, r3, #16
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	f000 8143 	beq.w	8003546 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80032c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032c4:	f003 0310 	and.w	r3, r3, #16
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	f000 813c 	beq.w	8003546 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80032ce:	2300      	movs	r3, #0
 80032d0:	60bb      	str	r3, [r7, #8]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	60bb      	str	r3, [r7, #8]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	60bb      	str	r3, [r7, #8]
 80032e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032ee:	2b40      	cmp	r3, #64	; 0x40
 80032f0:	f040 80b4 	bne.w	800345c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003300:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003304:	2b00      	cmp	r3, #0
 8003306:	f000 8140 	beq.w	800358a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800330e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003312:	429a      	cmp	r2, r3
 8003314:	f080 8139 	bcs.w	800358a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800331e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800332a:	f000 8088 	beq.w	800343e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	330c      	adds	r3, #12
 8003334:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003338:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800333c:	e853 3f00 	ldrex	r3, [r3]
 8003340:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003344:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003348:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800334c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	330c      	adds	r3, #12
 8003356:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800335a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800335e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003362:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003366:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800336a:	e841 2300 	strex	r3, r2, [r1]
 800336e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003372:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003376:	2b00      	cmp	r3, #0
 8003378:	d1d9      	bne.n	800332e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	3314      	adds	r3, #20
 8003380:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003382:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003384:	e853 3f00 	ldrex	r3, [r3]
 8003388:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800338a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800338c:	f023 0301 	bic.w	r3, r3, #1
 8003390:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	3314      	adds	r3, #20
 800339a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800339e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80033a2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80033a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80033aa:	e841 2300 	strex	r3, r2, [r1]
 80033ae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80033b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1e1      	bne.n	800337a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	3314      	adds	r3, #20
 80033bc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80033c0:	e853 3f00 	ldrex	r3, [r3]
 80033c4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80033c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	3314      	adds	r3, #20
 80033d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80033da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80033dc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033de:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80033e0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80033e2:	e841 2300 	strex	r3, r2, [r1]
 80033e6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80033e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1e3      	bne.n	80033b6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2220      	movs	r2, #32
 80033f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	330c      	adds	r3, #12
 8003402:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003404:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003406:	e853 3f00 	ldrex	r3, [r3]
 800340a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800340c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800340e:	f023 0310 	bic.w	r3, r3, #16
 8003412:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	330c      	adds	r3, #12
 800341c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003420:	65ba      	str	r2, [r7, #88]	; 0x58
 8003422:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003424:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003426:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003428:	e841 2300 	strex	r3, r2, [r1]
 800342c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800342e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003430:	2b00      	cmp	r3, #0
 8003432:	d1e3      	bne.n	80033fc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003438:	4618      	mov	r0, r3
 800343a:	f7fd ff6c 	bl	8001316 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003446:	b29b      	uxth	r3, r3
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	b29b      	uxth	r3, r3
 800344c:	4619      	mov	r1, r3
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 f8b6 	bl	80035c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003454:	e099      	b.n	800358a <HAL_UART_IRQHandler+0x50e>
 8003456:	bf00      	nop
 8003458:	080037f7 	.word	0x080037f7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003464:	b29b      	uxth	r3, r3
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003470:	b29b      	uxth	r3, r3
 8003472:	2b00      	cmp	r3, #0
 8003474:	f000 808b 	beq.w	800358e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003478:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800347c:	2b00      	cmp	r3, #0
 800347e:	f000 8086 	beq.w	800358e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	330c      	adds	r3, #12
 8003488:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800348a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800348c:	e853 3f00 	ldrex	r3, [r3]
 8003490:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003494:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003498:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	330c      	adds	r3, #12
 80034a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80034a6:	647a      	str	r2, [r7, #68]	; 0x44
 80034a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80034ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80034ae:	e841 2300 	strex	r3, r2, [r1]
 80034b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80034b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1e3      	bne.n	8003482 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	3314      	adds	r3, #20
 80034c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c4:	e853 3f00 	ldrex	r3, [r3]
 80034c8:	623b      	str	r3, [r7, #32]
   return(result);
 80034ca:	6a3b      	ldr	r3, [r7, #32]
 80034cc:	f023 0301 	bic.w	r3, r3, #1
 80034d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	3314      	adds	r3, #20
 80034da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80034de:	633a      	str	r2, [r7, #48]	; 0x30
 80034e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80034e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034e6:	e841 2300 	strex	r3, r2, [r1]
 80034ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80034ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1e3      	bne.n	80034ba <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2220      	movs	r2, #32
 80034f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	330c      	adds	r3, #12
 8003506:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	e853 3f00 	ldrex	r3, [r3]
 800350e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f023 0310 	bic.w	r3, r3, #16
 8003516:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	330c      	adds	r3, #12
 8003520:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003524:	61fa      	str	r2, [r7, #28]
 8003526:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003528:	69b9      	ldr	r1, [r7, #24]
 800352a:	69fa      	ldr	r2, [r7, #28]
 800352c:	e841 2300 	strex	r3, r2, [r1]
 8003530:	617b      	str	r3, [r7, #20]
   return(result);
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d1e3      	bne.n	8003500 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003538:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800353c:	4619      	mov	r1, r3
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 f83e 	bl	80035c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003544:	e023      	b.n	800358e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800354a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800354e:	2b00      	cmp	r3, #0
 8003550:	d009      	beq.n	8003566 <HAL_UART_IRQHandler+0x4ea>
 8003552:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 f95d 	bl	800381e <UART_Transmit_IT>
    return;
 8003564:	e014      	b.n	8003590 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800356a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00e      	beq.n	8003590 <HAL_UART_IRQHandler+0x514>
 8003572:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800357a:	2b00      	cmp	r3, #0
 800357c:	d008      	beq.n	8003590 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 f99d 	bl	80038be <UART_EndTransmit_IT>
    return;
 8003584:	e004      	b.n	8003590 <HAL_UART_IRQHandler+0x514>
    return;
 8003586:	bf00      	nop
 8003588:	e002      	b.n	8003590 <HAL_UART_IRQHandler+0x514>
      return;
 800358a:	bf00      	nop
 800358c:	e000      	b.n	8003590 <HAL_UART_IRQHandler+0x514>
      return;
 800358e:	bf00      	nop
  }
}
 8003590:	37e8      	adds	r7, #232	; 0xe8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop

08003598 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	460b      	mov	r3, r1
 80035ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80035cc:	bf00      	nop
 80035ce:	370c      	adds	r7, #12
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr

080035d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b090      	sub	sp, #64	; 0x40
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	603b      	str	r3, [r7, #0]
 80035e4:	4613      	mov	r3, r2
 80035e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035e8:	e050      	b.n	800368c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f0:	d04c      	beq.n	800368c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80035f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d007      	beq.n	8003608 <UART_WaitOnFlagUntilTimeout+0x30>
 80035f8:	f7fd fd70 	bl	80010dc <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003604:	429a      	cmp	r2, r3
 8003606:	d241      	bcs.n	800368c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	330c      	adds	r3, #12
 800360e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003612:	e853 3f00 	ldrex	r3, [r3]
 8003616:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800361e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	330c      	adds	r3, #12
 8003626:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003628:	637a      	str	r2, [r7, #52]	; 0x34
 800362a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800362c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800362e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003630:	e841 2300 	strex	r3, r2, [r1]
 8003634:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1e5      	bne.n	8003608 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	3314      	adds	r3, #20
 8003642:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	e853 3f00 	ldrex	r3, [r3]
 800364a:	613b      	str	r3, [r7, #16]
   return(result);
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	f023 0301 	bic.w	r3, r3, #1
 8003652:	63bb      	str	r3, [r7, #56]	; 0x38
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	3314      	adds	r3, #20
 800365a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800365c:	623a      	str	r2, [r7, #32]
 800365e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003660:	69f9      	ldr	r1, [r7, #28]
 8003662:	6a3a      	ldr	r2, [r7, #32]
 8003664:	e841 2300 	strex	r3, r2, [r1]
 8003668:	61bb      	str	r3, [r7, #24]
   return(result);
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d1e5      	bne.n	800363c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2220      	movs	r2, #32
 8003674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2220      	movs	r2, #32
 800367c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e00f      	b.n	80036ac <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	4013      	ands	r3, r2
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	429a      	cmp	r2, r3
 800369a:	bf0c      	ite	eq
 800369c:	2301      	moveq	r3, #1
 800369e:	2300      	movne	r3, #0
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	461a      	mov	r2, r3
 80036a4:	79fb      	ldrb	r3, [r7, #7]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d09f      	beq.n	80035ea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3740      	adds	r7, #64	; 0x40
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b085      	sub	sp, #20
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	60f8      	str	r0, [r7, #12]
 80036bc:	60b9      	str	r1, [r7, #8]
 80036be:	4613      	mov	r3, r2
 80036c0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	68ba      	ldr	r2, [r7, #8]
 80036c6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	88fa      	ldrh	r2, [r7, #6]
 80036cc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	88fa      	ldrh	r2, [r7, #6]
 80036d2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2222      	movs	r2, #34	; 0x22
 80036de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d007      	beq.n	8003702 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	68da      	ldr	r2, [r3, #12]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003700:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	695a      	ldr	r2, [r3, #20]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f042 0201 	orr.w	r2, r2, #1
 8003710:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	68da      	ldr	r2, [r3, #12]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f042 0220 	orr.w	r2, r2, #32
 8003720:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3714      	adds	r7, #20
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr

08003730 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003730:	b480      	push	{r7}
 8003732:	b095      	sub	sp, #84	; 0x54
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	330c      	adds	r3, #12
 800373e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003742:	e853 3f00 	ldrex	r3, [r3]
 8003746:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800374a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800374e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	330c      	adds	r3, #12
 8003756:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003758:	643a      	str	r2, [r7, #64]	; 0x40
 800375a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800375c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800375e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003760:	e841 2300 	strex	r3, r2, [r1]
 8003764:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1e5      	bne.n	8003738 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	3314      	adds	r3, #20
 8003772:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003774:	6a3b      	ldr	r3, [r7, #32]
 8003776:	e853 3f00 	ldrex	r3, [r3]
 800377a:	61fb      	str	r3, [r7, #28]
   return(result);
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	f023 0301 	bic.w	r3, r3, #1
 8003782:	64bb      	str	r3, [r7, #72]	; 0x48
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	3314      	adds	r3, #20
 800378a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800378c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800378e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003790:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003792:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003794:	e841 2300 	strex	r3, r2, [r1]
 8003798:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800379a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379c:	2b00      	cmp	r3, #0
 800379e:	d1e5      	bne.n	800376c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d119      	bne.n	80037dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	330c      	adds	r3, #12
 80037ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	e853 3f00 	ldrex	r3, [r3]
 80037b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	f023 0310 	bic.w	r3, r3, #16
 80037be:	647b      	str	r3, [r7, #68]	; 0x44
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	330c      	adds	r3, #12
 80037c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80037c8:	61ba      	str	r2, [r7, #24]
 80037ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037cc:	6979      	ldr	r1, [r7, #20]
 80037ce:	69ba      	ldr	r2, [r7, #24]
 80037d0:	e841 2300 	strex	r3, r2, [r1]
 80037d4:	613b      	str	r3, [r7, #16]
   return(result);
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d1e5      	bne.n	80037a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2220      	movs	r2, #32
 80037e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80037ea:	bf00      	nop
 80037ec:	3754      	adds	r7, #84	; 0x54
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr

080037f6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b084      	sub	sp, #16
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003802:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003810:	68f8      	ldr	r0, [r7, #12]
 8003812:	f7ff fecb 	bl	80035ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003816:	bf00      	nop
 8003818:	3710      	adds	r7, #16
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}

0800381e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800381e:	b480      	push	{r7}
 8003820:	b085      	sub	sp, #20
 8003822:	af00      	add	r7, sp, #0
 8003824:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b21      	cmp	r3, #33	; 0x21
 8003830:	d13e      	bne.n	80038b0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800383a:	d114      	bne.n	8003866 <UART_Transmit_IT+0x48>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d110      	bne.n	8003866 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6a1b      	ldr	r3, [r3, #32]
 8003848:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	881b      	ldrh	r3, [r3, #0]
 800384e:	461a      	mov	r2, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003858:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	1c9a      	adds	r2, r3, #2
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	621a      	str	r2, [r3, #32]
 8003864:	e008      	b.n	8003878 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a1b      	ldr	r3, [r3, #32]
 800386a:	1c59      	adds	r1, r3, #1
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	6211      	str	r1, [r2, #32]
 8003870:	781a      	ldrb	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800387c:	b29b      	uxth	r3, r3
 800387e:	3b01      	subs	r3, #1
 8003880:	b29b      	uxth	r3, r3
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	4619      	mov	r1, r3
 8003886:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003888:	2b00      	cmp	r3, #0
 800388a:	d10f      	bne.n	80038ac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68da      	ldr	r2, [r3, #12]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800389a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038aa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	e000      	b.n	80038b2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80038b0:	2302      	movs	r3, #2
  }
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3714      	adds	r7, #20
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr

080038be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b082      	sub	sp, #8
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	68da      	ldr	r2, [r3, #12]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2220      	movs	r2, #32
 80038da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f7ff fe5a 	bl	8003598 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3708      	adds	r7, #8
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b08c      	sub	sp, #48	; 0x30
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b22      	cmp	r3, #34	; 0x22
 8003900:	f040 80ab 	bne.w	8003a5a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800390c:	d117      	bne.n	800393e <UART_Receive_IT+0x50>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d113      	bne.n	800393e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003916:	2300      	movs	r3, #0
 8003918:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800391e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	b29b      	uxth	r3, r3
 8003928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800392c:	b29a      	uxth	r2, r3
 800392e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003930:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003936:	1c9a      	adds	r2, r3, #2
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	629a      	str	r2, [r3, #40]	; 0x28
 800393c:	e026      	b.n	800398c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003942:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003944:	2300      	movs	r3, #0
 8003946:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003950:	d007      	beq.n	8003962 <UART_Receive_IT+0x74>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d10a      	bne.n	8003970 <UART_Receive_IT+0x82>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d106      	bne.n	8003970 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	b2da      	uxtb	r2, r3
 800396a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800396c:	701a      	strb	r2, [r3, #0]
 800396e:	e008      	b.n	8003982 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	b2db      	uxtb	r3, r3
 8003978:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800397c:	b2da      	uxtb	r2, r3
 800397e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003980:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003986:	1c5a      	adds	r2, r3, #1
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003990:	b29b      	uxth	r3, r3
 8003992:	3b01      	subs	r3, #1
 8003994:	b29b      	uxth	r3, r3
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	4619      	mov	r1, r3
 800399a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800399c:	2b00      	cmp	r3, #0
 800399e:	d15a      	bne.n	8003a56 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68da      	ldr	r2, [r3, #12]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 0220 	bic.w	r2, r2, #32
 80039ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68da      	ldr	r2, [r3, #12]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	695a      	ldr	r2, [r3, #20]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f022 0201 	bic.w	r2, r2, #1
 80039ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2220      	movs	r2, #32
 80039d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d135      	bne.n	8003a4c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	330c      	adds	r3, #12
 80039ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	e853 3f00 	ldrex	r3, [r3]
 80039f4:	613b      	str	r3, [r7, #16]
   return(result);
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	f023 0310 	bic.w	r3, r3, #16
 80039fc:	627b      	str	r3, [r7, #36]	; 0x24
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	330c      	adds	r3, #12
 8003a04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a06:	623a      	str	r2, [r7, #32]
 8003a08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a0a:	69f9      	ldr	r1, [r7, #28]
 8003a0c:	6a3a      	ldr	r2, [r7, #32]
 8003a0e:	e841 2300 	strex	r3, r2, [r1]
 8003a12:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d1e5      	bne.n	80039e6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0310 	and.w	r3, r3, #16
 8003a24:	2b10      	cmp	r3, #16
 8003a26:	d10a      	bne.n	8003a3e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a28:	2300      	movs	r3, #0
 8003a2a:	60fb      	str	r3, [r7, #12]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	60fb      	str	r3, [r7, #12]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003a42:	4619      	mov	r1, r3
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f7ff fdbb 	bl	80035c0 <HAL_UARTEx_RxEventCallback>
 8003a4a:	e002      	b.n	8003a52 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f7fd f919 	bl	8000c84 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003a52:	2300      	movs	r3, #0
 8003a54:	e002      	b.n	8003a5c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003a56:	2300      	movs	r3, #0
 8003a58:	e000      	b.n	8003a5c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003a5a:	2302      	movs	r3, #2
  }
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3730      	adds	r7, #48	; 0x30
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a68:	b0c0      	sub	sp, #256	; 0x100
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	691b      	ldr	r3, [r3, #16]
 8003a78:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a80:	68d9      	ldr	r1, [r3, #12]
 8003a82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	ea40 0301 	orr.w	r3, r0, r1
 8003a8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a92:	689a      	ldr	r2, [r3, #8]
 8003a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003abc:	f021 010c 	bic.w	r1, r1, #12
 8003ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003aca:	430b      	orrs	r3, r1
 8003acc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ade:	6999      	ldr	r1, [r3, #24]
 8003ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	ea40 0301 	orr.w	r3, r0, r1
 8003aea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	4b8f      	ldr	r3, [pc, #572]	; (8003d30 <UART_SetConfig+0x2cc>)
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d005      	beq.n	8003b04 <UART_SetConfig+0xa0>
 8003af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	4b8d      	ldr	r3, [pc, #564]	; (8003d34 <UART_SetConfig+0x2d0>)
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d104      	bne.n	8003b0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b04:	f7fe fcc8 	bl	8002498 <HAL_RCC_GetPCLK2Freq>
 8003b08:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003b0c:	e003      	b.n	8003b16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003b0e:	f7fe fcaf 	bl	8002470 <HAL_RCC_GetPCLK1Freq>
 8003b12:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b1a:	69db      	ldr	r3, [r3, #28]
 8003b1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b20:	f040 810c 	bne.w	8003d3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003b2e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003b32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003b36:	4622      	mov	r2, r4
 8003b38:	462b      	mov	r3, r5
 8003b3a:	1891      	adds	r1, r2, r2
 8003b3c:	65b9      	str	r1, [r7, #88]	; 0x58
 8003b3e:	415b      	adcs	r3, r3
 8003b40:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003b42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003b46:	4621      	mov	r1, r4
 8003b48:	eb12 0801 	adds.w	r8, r2, r1
 8003b4c:	4629      	mov	r1, r5
 8003b4e:	eb43 0901 	adc.w	r9, r3, r1
 8003b52:	f04f 0200 	mov.w	r2, #0
 8003b56:	f04f 0300 	mov.w	r3, #0
 8003b5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b66:	4690      	mov	r8, r2
 8003b68:	4699      	mov	r9, r3
 8003b6a:	4623      	mov	r3, r4
 8003b6c:	eb18 0303 	adds.w	r3, r8, r3
 8003b70:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003b74:	462b      	mov	r3, r5
 8003b76:	eb49 0303 	adc.w	r3, r9, r3
 8003b7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003b7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003b8a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003b8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003b92:	460b      	mov	r3, r1
 8003b94:	18db      	adds	r3, r3, r3
 8003b96:	653b      	str	r3, [r7, #80]	; 0x50
 8003b98:	4613      	mov	r3, r2
 8003b9a:	eb42 0303 	adc.w	r3, r2, r3
 8003b9e:	657b      	str	r3, [r7, #84]	; 0x54
 8003ba0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003ba4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003ba8:	f7fc fb8a 	bl	80002c0 <__aeabi_uldivmod>
 8003bac:	4602      	mov	r2, r0
 8003bae:	460b      	mov	r3, r1
 8003bb0:	4b61      	ldr	r3, [pc, #388]	; (8003d38 <UART_SetConfig+0x2d4>)
 8003bb2:	fba3 2302 	umull	r2, r3, r3, r2
 8003bb6:	095b      	lsrs	r3, r3, #5
 8003bb8:	011c      	lsls	r4, r3, #4
 8003bba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003bc4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003bc8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003bcc:	4642      	mov	r2, r8
 8003bce:	464b      	mov	r3, r9
 8003bd0:	1891      	adds	r1, r2, r2
 8003bd2:	64b9      	str	r1, [r7, #72]	; 0x48
 8003bd4:	415b      	adcs	r3, r3
 8003bd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003bd8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003bdc:	4641      	mov	r1, r8
 8003bde:	eb12 0a01 	adds.w	sl, r2, r1
 8003be2:	4649      	mov	r1, r9
 8003be4:	eb43 0b01 	adc.w	fp, r3, r1
 8003be8:	f04f 0200 	mov.w	r2, #0
 8003bec:	f04f 0300 	mov.w	r3, #0
 8003bf0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003bf4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003bf8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bfc:	4692      	mov	sl, r2
 8003bfe:	469b      	mov	fp, r3
 8003c00:	4643      	mov	r3, r8
 8003c02:	eb1a 0303 	adds.w	r3, sl, r3
 8003c06:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003c0a:	464b      	mov	r3, r9
 8003c0c:	eb4b 0303 	adc.w	r3, fp, r3
 8003c10:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003c20:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003c24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003c28:	460b      	mov	r3, r1
 8003c2a:	18db      	adds	r3, r3, r3
 8003c2c:	643b      	str	r3, [r7, #64]	; 0x40
 8003c2e:	4613      	mov	r3, r2
 8003c30:	eb42 0303 	adc.w	r3, r2, r3
 8003c34:	647b      	str	r3, [r7, #68]	; 0x44
 8003c36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003c3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003c3e:	f7fc fb3f 	bl	80002c0 <__aeabi_uldivmod>
 8003c42:	4602      	mov	r2, r0
 8003c44:	460b      	mov	r3, r1
 8003c46:	4611      	mov	r1, r2
 8003c48:	4b3b      	ldr	r3, [pc, #236]	; (8003d38 <UART_SetConfig+0x2d4>)
 8003c4a:	fba3 2301 	umull	r2, r3, r3, r1
 8003c4e:	095b      	lsrs	r3, r3, #5
 8003c50:	2264      	movs	r2, #100	; 0x64
 8003c52:	fb02 f303 	mul.w	r3, r2, r3
 8003c56:	1acb      	subs	r3, r1, r3
 8003c58:	00db      	lsls	r3, r3, #3
 8003c5a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003c5e:	4b36      	ldr	r3, [pc, #216]	; (8003d38 <UART_SetConfig+0x2d4>)
 8003c60:	fba3 2302 	umull	r2, r3, r3, r2
 8003c64:	095b      	lsrs	r3, r3, #5
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003c6c:	441c      	add	r4, r3
 8003c6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c72:	2200      	movs	r2, #0
 8003c74:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003c78:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003c7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003c80:	4642      	mov	r2, r8
 8003c82:	464b      	mov	r3, r9
 8003c84:	1891      	adds	r1, r2, r2
 8003c86:	63b9      	str	r1, [r7, #56]	; 0x38
 8003c88:	415b      	adcs	r3, r3
 8003c8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003c90:	4641      	mov	r1, r8
 8003c92:	1851      	adds	r1, r2, r1
 8003c94:	6339      	str	r1, [r7, #48]	; 0x30
 8003c96:	4649      	mov	r1, r9
 8003c98:	414b      	adcs	r3, r1
 8003c9a:	637b      	str	r3, [r7, #52]	; 0x34
 8003c9c:	f04f 0200 	mov.w	r2, #0
 8003ca0:	f04f 0300 	mov.w	r3, #0
 8003ca4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003ca8:	4659      	mov	r1, fp
 8003caa:	00cb      	lsls	r3, r1, #3
 8003cac:	4651      	mov	r1, sl
 8003cae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cb2:	4651      	mov	r1, sl
 8003cb4:	00ca      	lsls	r2, r1, #3
 8003cb6:	4610      	mov	r0, r2
 8003cb8:	4619      	mov	r1, r3
 8003cba:	4603      	mov	r3, r0
 8003cbc:	4642      	mov	r2, r8
 8003cbe:	189b      	adds	r3, r3, r2
 8003cc0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003cc4:	464b      	mov	r3, r9
 8003cc6:	460a      	mov	r2, r1
 8003cc8:	eb42 0303 	adc.w	r3, r2, r3
 8003ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003cdc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003ce0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	18db      	adds	r3, r3, r3
 8003ce8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003cea:	4613      	mov	r3, r2
 8003cec:	eb42 0303 	adc.w	r3, r2, r3
 8003cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cf2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003cf6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003cfa:	f7fc fae1 	bl	80002c0 <__aeabi_uldivmod>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	460b      	mov	r3, r1
 8003d02:	4b0d      	ldr	r3, [pc, #52]	; (8003d38 <UART_SetConfig+0x2d4>)
 8003d04:	fba3 1302 	umull	r1, r3, r3, r2
 8003d08:	095b      	lsrs	r3, r3, #5
 8003d0a:	2164      	movs	r1, #100	; 0x64
 8003d0c:	fb01 f303 	mul.w	r3, r1, r3
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	00db      	lsls	r3, r3, #3
 8003d14:	3332      	adds	r3, #50	; 0x32
 8003d16:	4a08      	ldr	r2, [pc, #32]	; (8003d38 <UART_SetConfig+0x2d4>)
 8003d18:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1c:	095b      	lsrs	r3, r3, #5
 8003d1e:	f003 0207 	and.w	r2, r3, #7
 8003d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4422      	add	r2, r4
 8003d2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d2c:	e105      	b.n	8003f3a <UART_SetConfig+0x4d6>
 8003d2e:	bf00      	nop
 8003d30:	40011000 	.word	0x40011000
 8003d34:	40011400 	.word	0x40011400
 8003d38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d40:	2200      	movs	r2, #0
 8003d42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003d46:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003d4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003d4e:	4642      	mov	r2, r8
 8003d50:	464b      	mov	r3, r9
 8003d52:	1891      	adds	r1, r2, r2
 8003d54:	6239      	str	r1, [r7, #32]
 8003d56:	415b      	adcs	r3, r3
 8003d58:	627b      	str	r3, [r7, #36]	; 0x24
 8003d5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d5e:	4641      	mov	r1, r8
 8003d60:	1854      	adds	r4, r2, r1
 8003d62:	4649      	mov	r1, r9
 8003d64:	eb43 0501 	adc.w	r5, r3, r1
 8003d68:	f04f 0200 	mov.w	r2, #0
 8003d6c:	f04f 0300 	mov.w	r3, #0
 8003d70:	00eb      	lsls	r3, r5, #3
 8003d72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d76:	00e2      	lsls	r2, r4, #3
 8003d78:	4614      	mov	r4, r2
 8003d7a:	461d      	mov	r5, r3
 8003d7c:	4643      	mov	r3, r8
 8003d7e:	18e3      	adds	r3, r4, r3
 8003d80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003d84:	464b      	mov	r3, r9
 8003d86:	eb45 0303 	adc.w	r3, r5, r3
 8003d8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003d8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003d9a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003d9e:	f04f 0200 	mov.w	r2, #0
 8003da2:	f04f 0300 	mov.w	r3, #0
 8003da6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003daa:	4629      	mov	r1, r5
 8003dac:	008b      	lsls	r3, r1, #2
 8003dae:	4621      	mov	r1, r4
 8003db0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003db4:	4621      	mov	r1, r4
 8003db6:	008a      	lsls	r2, r1, #2
 8003db8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003dbc:	f7fc fa80 	bl	80002c0 <__aeabi_uldivmod>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	460b      	mov	r3, r1
 8003dc4:	4b60      	ldr	r3, [pc, #384]	; (8003f48 <UART_SetConfig+0x4e4>)
 8003dc6:	fba3 2302 	umull	r2, r3, r3, r2
 8003dca:	095b      	lsrs	r3, r3, #5
 8003dcc:	011c      	lsls	r4, r3, #4
 8003dce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003dd8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003ddc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003de0:	4642      	mov	r2, r8
 8003de2:	464b      	mov	r3, r9
 8003de4:	1891      	adds	r1, r2, r2
 8003de6:	61b9      	str	r1, [r7, #24]
 8003de8:	415b      	adcs	r3, r3
 8003dea:	61fb      	str	r3, [r7, #28]
 8003dec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003df0:	4641      	mov	r1, r8
 8003df2:	1851      	adds	r1, r2, r1
 8003df4:	6139      	str	r1, [r7, #16]
 8003df6:	4649      	mov	r1, r9
 8003df8:	414b      	adcs	r3, r1
 8003dfa:	617b      	str	r3, [r7, #20]
 8003dfc:	f04f 0200 	mov.w	r2, #0
 8003e00:	f04f 0300 	mov.w	r3, #0
 8003e04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e08:	4659      	mov	r1, fp
 8003e0a:	00cb      	lsls	r3, r1, #3
 8003e0c:	4651      	mov	r1, sl
 8003e0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e12:	4651      	mov	r1, sl
 8003e14:	00ca      	lsls	r2, r1, #3
 8003e16:	4610      	mov	r0, r2
 8003e18:	4619      	mov	r1, r3
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	4642      	mov	r2, r8
 8003e1e:	189b      	adds	r3, r3, r2
 8003e20:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003e24:	464b      	mov	r3, r9
 8003e26:	460a      	mov	r2, r1
 8003e28:	eb42 0303 	adc.w	r3, r2, r3
 8003e2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	67bb      	str	r3, [r7, #120]	; 0x78
 8003e3a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003e3c:	f04f 0200 	mov.w	r2, #0
 8003e40:	f04f 0300 	mov.w	r3, #0
 8003e44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003e48:	4649      	mov	r1, r9
 8003e4a:	008b      	lsls	r3, r1, #2
 8003e4c:	4641      	mov	r1, r8
 8003e4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e52:	4641      	mov	r1, r8
 8003e54:	008a      	lsls	r2, r1, #2
 8003e56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003e5a:	f7fc fa31 	bl	80002c0 <__aeabi_uldivmod>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	460b      	mov	r3, r1
 8003e62:	4b39      	ldr	r3, [pc, #228]	; (8003f48 <UART_SetConfig+0x4e4>)
 8003e64:	fba3 1302 	umull	r1, r3, r3, r2
 8003e68:	095b      	lsrs	r3, r3, #5
 8003e6a:	2164      	movs	r1, #100	; 0x64
 8003e6c:	fb01 f303 	mul.w	r3, r1, r3
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	011b      	lsls	r3, r3, #4
 8003e74:	3332      	adds	r3, #50	; 0x32
 8003e76:	4a34      	ldr	r2, [pc, #208]	; (8003f48 <UART_SetConfig+0x4e4>)
 8003e78:	fba2 2303 	umull	r2, r3, r2, r3
 8003e7c:	095b      	lsrs	r3, r3, #5
 8003e7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e82:	441c      	add	r4, r3
 8003e84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e88:	2200      	movs	r2, #0
 8003e8a:	673b      	str	r3, [r7, #112]	; 0x70
 8003e8c:	677a      	str	r2, [r7, #116]	; 0x74
 8003e8e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003e92:	4642      	mov	r2, r8
 8003e94:	464b      	mov	r3, r9
 8003e96:	1891      	adds	r1, r2, r2
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	415b      	adcs	r3, r3
 8003e9c:	60fb      	str	r3, [r7, #12]
 8003e9e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ea2:	4641      	mov	r1, r8
 8003ea4:	1851      	adds	r1, r2, r1
 8003ea6:	6039      	str	r1, [r7, #0]
 8003ea8:	4649      	mov	r1, r9
 8003eaa:	414b      	adcs	r3, r1
 8003eac:	607b      	str	r3, [r7, #4]
 8003eae:	f04f 0200 	mov.w	r2, #0
 8003eb2:	f04f 0300 	mov.w	r3, #0
 8003eb6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003eba:	4659      	mov	r1, fp
 8003ebc:	00cb      	lsls	r3, r1, #3
 8003ebe:	4651      	mov	r1, sl
 8003ec0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ec4:	4651      	mov	r1, sl
 8003ec6:	00ca      	lsls	r2, r1, #3
 8003ec8:	4610      	mov	r0, r2
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4603      	mov	r3, r0
 8003ece:	4642      	mov	r2, r8
 8003ed0:	189b      	adds	r3, r3, r2
 8003ed2:	66bb      	str	r3, [r7, #104]	; 0x68
 8003ed4:	464b      	mov	r3, r9
 8003ed6:	460a      	mov	r2, r1
 8003ed8:	eb42 0303 	adc.w	r3, r2, r3
 8003edc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	663b      	str	r3, [r7, #96]	; 0x60
 8003ee8:	667a      	str	r2, [r7, #100]	; 0x64
 8003eea:	f04f 0200 	mov.w	r2, #0
 8003eee:	f04f 0300 	mov.w	r3, #0
 8003ef2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003ef6:	4649      	mov	r1, r9
 8003ef8:	008b      	lsls	r3, r1, #2
 8003efa:	4641      	mov	r1, r8
 8003efc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f00:	4641      	mov	r1, r8
 8003f02:	008a      	lsls	r2, r1, #2
 8003f04:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003f08:	f7fc f9da 	bl	80002c0 <__aeabi_uldivmod>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	460b      	mov	r3, r1
 8003f10:	4b0d      	ldr	r3, [pc, #52]	; (8003f48 <UART_SetConfig+0x4e4>)
 8003f12:	fba3 1302 	umull	r1, r3, r3, r2
 8003f16:	095b      	lsrs	r3, r3, #5
 8003f18:	2164      	movs	r1, #100	; 0x64
 8003f1a:	fb01 f303 	mul.w	r3, r1, r3
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	3332      	adds	r3, #50	; 0x32
 8003f24:	4a08      	ldr	r2, [pc, #32]	; (8003f48 <UART_SetConfig+0x4e4>)
 8003f26:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2a:	095b      	lsrs	r3, r3, #5
 8003f2c:	f003 020f 	and.w	r2, r3, #15
 8003f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4422      	add	r2, r4
 8003f38:	609a      	str	r2, [r3, #8]
}
 8003f3a:	bf00      	nop
 8003f3c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003f40:	46bd      	mov	sp, r7
 8003f42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f46:	bf00      	nop
 8003f48:	51eb851f 	.word	0x51eb851f

08003f4c <__errno>:
 8003f4c:	4b01      	ldr	r3, [pc, #4]	; (8003f54 <__errno+0x8>)
 8003f4e:	6818      	ldr	r0, [r3, #0]
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	2000000c 	.word	0x2000000c

08003f58 <__libc_init_array>:
 8003f58:	b570      	push	{r4, r5, r6, lr}
 8003f5a:	4d0d      	ldr	r5, [pc, #52]	; (8003f90 <__libc_init_array+0x38>)
 8003f5c:	4c0d      	ldr	r4, [pc, #52]	; (8003f94 <__libc_init_array+0x3c>)
 8003f5e:	1b64      	subs	r4, r4, r5
 8003f60:	10a4      	asrs	r4, r4, #2
 8003f62:	2600      	movs	r6, #0
 8003f64:	42a6      	cmp	r6, r4
 8003f66:	d109      	bne.n	8003f7c <__libc_init_array+0x24>
 8003f68:	4d0b      	ldr	r5, [pc, #44]	; (8003f98 <__libc_init_array+0x40>)
 8003f6a:	4c0c      	ldr	r4, [pc, #48]	; (8003f9c <__libc_init_array+0x44>)
 8003f6c:	f000 fc8e 	bl	800488c <_init>
 8003f70:	1b64      	subs	r4, r4, r5
 8003f72:	10a4      	asrs	r4, r4, #2
 8003f74:	2600      	movs	r6, #0
 8003f76:	42a6      	cmp	r6, r4
 8003f78:	d105      	bne.n	8003f86 <__libc_init_array+0x2e>
 8003f7a:	bd70      	pop	{r4, r5, r6, pc}
 8003f7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f80:	4798      	blx	r3
 8003f82:	3601      	adds	r6, #1
 8003f84:	e7ee      	b.n	8003f64 <__libc_init_array+0xc>
 8003f86:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f8a:	4798      	blx	r3
 8003f8c:	3601      	adds	r6, #1
 8003f8e:	e7f2      	b.n	8003f76 <__libc_init_array+0x1e>
 8003f90:	0800495c 	.word	0x0800495c
 8003f94:	0800495c 	.word	0x0800495c
 8003f98:	0800495c 	.word	0x0800495c
 8003f9c:	08004960 	.word	0x08004960

08003fa0 <memset>:
 8003fa0:	4402      	add	r2, r0
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d100      	bne.n	8003faa <memset+0xa>
 8003fa8:	4770      	bx	lr
 8003faa:	f803 1b01 	strb.w	r1, [r3], #1
 8003fae:	e7f9      	b.n	8003fa4 <memset+0x4>

08003fb0 <siprintf>:
 8003fb0:	b40e      	push	{r1, r2, r3}
 8003fb2:	b500      	push	{lr}
 8003fb4:	b09c      	sub	sp, #112	; 0x70
 8003fb6:	ab1d      	add	r3, sp, #116	; 0x74
 8003fb8:	9002      	str	r0, [sp, #8]
 8003fba:	9006      	str	r0, [sp, #24]
 8003fbc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003fc0:	4809      	ldr	r0, [pc, #36]	; (8003fe8 <siprintf+0x38>)
 8003fc2:	9107      	str	r1, [sp, #28]
 8003fc4:	9104      	str	r1, [sp, #16]
 8003fc6:	4909      	ldr	r1, [pc, #36]	; (8003fec <siprintf+0x3c>)
 8003fc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fcc:	9105      	str	r1, [sp, #20]
 8003fce:	6800      	ldr	r0, [r0, #0]
 8003fd0:	9301      	str	r3, [sp, #4]
 8003fd2:	a902      	add	r1, sp, #8
 8003fd4:	f000 f868 	bl	80040a8 <_svfiprintf_r>
 8003fd8:	9b02      	ldr	r3, [sp, #8]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	701a      	strb	r2, [r3, #0]
 8003fde:	b01c      	add	sp, #112	; 0x70
 8003fe0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003fe4:	b003      	add	sp, #12
 8003fe6:	4770      	bx	lr
 8003fe8:	2000000c 	.word	0x2000000c
 8003fec:	ffff0208 	.word	0xffff0208

08003ff0 <__ssputs_r>:
 8003ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ff4:	688e      	ldr	r6, [r1, #8]
 8003ff6:	429e      	cmp	r6, r3
 8003ff8:	4682      	mov	sl, r0
 8003ffa:	460c      	mov	r4, r1
 8003ffc:	4690      	mov	r8, r2
 8003ffe:	461f      	mov	r7, r3
 8004000:	d838      	bhi.n	8004074 <__ssputs_r+0x84>
 8004002:	898a      	ldrh	r2, [r1, #12]
 8004004:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004008:	d032      	beq.n	8004070 <__ssputs_r+0x80>
 800400a:	6825      	ldr	r5, [r4, #0]
 800400c:	6909      	ldr	r1, [r1, #16]
 800400e:	eba5 0901 	sub.w	r9, r5, r1
 8004012:	6965      	ldr	r5, [r4, #20]
 8004014:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004018:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800401c:	3301      	adds	r3, #1
 800401e:	444b      	add	r3, r9
 8004020:	106d      	asrs	r5, r5, #1
 8004022:	429d      	cmp	r5, r3
 8004024:	bf38      	it	cc
 8004026:	461d      	movcc	r5, r3
 8004028:	0553      	lsls	r3, r2, #21
 800402a:	d531      	bpl.n	8004090 <__ssputs_r+0xa0>
 800402c:	4629      	mov	r1, r5
 800402e:	f000 fb63 	bl	80046f8 <_malloc_r>
 8004032:	4606      	mov	r6, r0
 8004034:	b950      	cbnz	r0, 800404c <__ssputs_r+0x5c>
 8004036:	230c      	movs	r3, #12
 8004038:	f8ca 3000 	str.w	r3, [sl]
 800403c:	89a3      	ldrh	r3, [r4, #12]
 800403e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004042:	81a3      	strh	r3, [r4, #12]
 8004044:	f04f 30ff 	mov.w	r0, #4294967295
 8004048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800404c:	6921      	ldr	r1, [r4, #16]
 800404e:	464a      	mov	r2, r9
 8004050:	f000 fabe 	bl	80045d0 <memcpy>
 8004054:	89a3      	ldrh	r3, [r4, #12]
 8004056:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800405a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800405e:	81a3      	strh	r3, [r4, #12]
 8004060:	6126      	str	r6, [r4, #16]
 8004062:	6165      	str	r5, [r4, #20]
 8004064:	444e      	add	r6, r9
 8004066:	eba5 0509 	sub.w	r5, r5, r9
 800406a:	6026      	str	r6, [r4, #0]
 800406c:	60a5      	str	r5, [r4, #8]
 800406e:	463e      	mov	r6, r7
 8004070:	42be      	cmp	r6, r7
 8004072:	d900      	bls.n	8004076 <__ssputs_r+0x86>
 8004074:	463e      	mov	r6, r7
 8004076:	6820      	ldr	r0, [r4, #0]
 8004078:	4632      	mov	r2, r6
 800407a:	4641      	mov	r1, r8
 800407c:	f000 fab6 	bl	80045ec <memmove>
 8004080:	68a3      	ldr	r3, [r4, #8]
 8004082:	1b9b      	subs	r3, r3, r6
 8004084:	60a3      	str	r3, [r4, #8]
 8004086:	6823      	ldr	r3, [r4, #0]
 8004088:	4433      	add	r3, r6
 800408a:	6023      	str	r3, [r4, #0]
 800408c:	2000      	movs	r0, #0
 800408e:	e7db      	b.n	8004048 <__ssputs_r+0x58>
 8004090:	462a      	mov	r2, r5
 8004092:	f000 fba5 	bl	80047e0 <_realloc_r>
 8004096:	4606      	mov	r6, r0
 8004098:	2800      	cmp	r0, #0
 800409a:	d1e1      	bne.n	8004060 <__ssputs_r+0x70>
 800409c:	6921      	ldr	r1, [r4, #16]
 800409e:	4650      	mov	r0, sl
 80040a0:	f000 fabe 	bl	8004620 <_free_r>
 80040a4:	e7c7      	b.n	8004036 <__ssputs_r+0x46>
	...

080040a8 <_svfiprintf_r>:
 80040a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040ac:	4698      	mov	r8, r3
 80040ae:	898b      	ldrh	r3, [r1, #12]
 80040b0:	061b      	lsls	r3, r3, #24
 80040b2:	b09d      	sub	sp, #116	; 0x74
 80040b4:	4607      	mov	r7, r0
 80040b6:	460d      	mov	r5, r1
 80040b8:	4614      	mov	r4, r2
 80040ba:	d50e      	bpl.n	80040da <_svfiprintf_r+0x32>
 80040bc:	690b      	ldr	r3, [r1, #16]
 80040be:	b963      	cbnz	r3, 80040da <_svfiprintf_r+0x32>
 80040c0:	2140      	movs	r1, #64	; 0x40
 80040c2:	f000 fb19 	bl	80046f8 <_malloc_r>
 80040c6:	6028      	str	r0, [r5, #0]
 80040c8:	6128      	str	r0, [r5, #16]
 80040ca:	b920      	cbnz	r0, 80040d6 <_svfiprintf_r+0x2e>
 80040cc:	230c      	movs	r3, #12
 80040ce:	603b      	str	r3, [r7, #0]
 80040d0:	f04f 30ff 	mov.w	r0, #4294967295
 80040d4:	e0d1      	b.n	800427a <_svfiprintf_r+0x1d2>
 80040d6:	2340      	movs	r3, #64	; 0x40
 80040d8:	616b      	str	r3, [r5, #20]
 80040da:	2300      	movs	r3, #0
 80040dc:	9309      	str	r3, [sp, #36]	; 0x24
 80040de:	2320      	movs	r3, #32
 80040e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80040e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80040e8:	2330      	movs	r3, #48	; 0x30
 80040ea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004294 <_svfiprintf_r+0x1ec>
 80040ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80040f2:	f04f 0901 	mov.w	r9, #1
 80040f6:	4623      	mov	r3, r4
 80040f8:	469a      	mov	sl, r3
 80040fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040fe:	b10a      	cbz	r2, 8004104 <_svfiprintf_r+0x5c>
 8004100:	2a25      	cmp	r2, #37	; 0x25
 8004102:	d1f9      	bne.n	80040f8 <_svfiprintf_r+0x50>
 8004104:	ebba 0b04 	subs.w	fp, sl, r4
 8004108:	d00b      	beq.n	8004122 <_svfiprintf_r+0x7a>
 800410a:	465b      	mov	r3, fp
 800410c:	4622      	mov	r2, r4
 800410e:	4629      	mov	r1, r5
 8004110:	4638      	mov	r0, r7
 8004112:	f7ff ff6d 	bl	8003ff0 <__ssputs_r>
 8004116:	3001      	adds	r0, #1
 8004118:	f000 80aa 	beq.w	8004270 <_svfiprintf_r+0x1c8>
 800411c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800411e:	445a      	add	r2, fp
 8004120:	9209      	str	r2, [sp, #36]	; 0x24
 8004122:	f89a 3000 	ldrb.w	r3, [sl]
 8004126:	2b00      	cmp	r3, #0
 8004128:	f000 80a2 	beq.w	8004270 <_svfiprintf_r+0x1c8>
 800412c:	2300      	movs	r3, #0
 800412e:	f04f 32ff 	mov.w	r2, #4294967295
 8004132:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004136:	f10a 0a01 	add.w	sl, sl, #1
 800413a:	9304      	str	r3, [sp, #16]
 800413c:	9307      	str	r3, [sp, #28]
 800413e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004142:	931a      	str	r3, [sp, #104]	; 0x68
 8004144:	4654      	mov	r4, sl
 8004146:	2205      	movs	r2, #5
 8004148:	f814 1b01 	ldrb.w	r1, [r4], #1
 800414c:	4851      	ldr	r0, [pc, #324]	; (8004294 <_svfiprintf_r+0x1ec>)
 800414e:	f7fc f867 	bl	8000220 <memchr>
 8004152:	9a04      	ldr	r2, [sp, #16]
 8004154:	b9d8      	cbnz	r0, 800418e <_svfiprintf_r+0xe6>
 8004156:	06d0      	lsls	r0, r2, #27
 8004158:	bf44      	itt	mi
 800415a:	2320      	movmi	r3, #32
 800415c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004160:	0711      	lsls	r1, r2, #28
 8004162:	bf44      	itt	mi
 8004164:	232b      	movmi	r3, #43	; 0x2b
 8004166:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800416a:	f89a 3000 	ldrb.w	r3, [sl]
 800416e:	2b2a      	cmp	r3, #42	; 0x2a
 8004170:	d015      	beq.n	800419e <_svfiprintf_r+0xf6>
 8004172:	9a07      	ldr	r2, [sp, #28]
 8004174:	4654      	mov	r4, sl
 8004176:	2000      	movs	r0, #0
 8004178:	f04f 0c0a 	mov.w	ip, #10
 800417c:	4621      	mov	r1, r4
 800417e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004182:	3b30      	subs	r3, #48	; 0x30
 8004184:	2b09      	cmp	r3, #9
 8004186:	d94e      	bls.n	8004226 <_svfiprintf_r+0x17e>
 8004188:	b1b0      	cbz	r0, 80041b8 <_svfiprintf_r+0x110>
 800418a:	9207      	str	r2, [sp, #28]
 800418c:	e014      	b.n	80041b8 <_svfiprintf_r+0x110>
 800418e:	eba0 0308 	sub.w	r3, r0, r8
 8004192:	fa09 f303 	lsl.w	r3, r9, r3
 8004196:	4313      	orrs	r3, r2
 8004198:	9304      	str	r3, [sp, #16]
 800419a:	46a2      	mov	sl, r4
 800419c:	e7d2      	b.n	8004144 <_svfiprintf_r+0x9c>
 800419e:	9b03      	ldr	r3, [sp, #12]
 80041a0:	1d19      	adds	r1, r3, #4
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	9103      	str	r1, [sp, #12]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	bfbb      	ittet	lt
 80041aa:	425b      	neglt	r3, r3
 80041ac:	f042 0202 	orrlt.w	r2, r2, #2
 80041b0:	9307      	strge	r3, [sp, #28]
 80041b2:	9307      	strlt	r3, [sp, #28]
 80041b4:	bfb8      	it	lt
 80041b6:	9204      	strlt	r2, [sp, #16]
 80041b8:	7823      	ldrb	r3, [r4, #0]
 80041ba:	2b2e      	cmp	r3, #46	; 0x2e
 80041bc:	d10c      	bne.n	80041d8 <_svfiprintf_r+0x130>
 80041be:	7863      	ldrb	r3, [r4, #1]
 80041c0:	2b2a      	cmp	r3, #42	; 0x2a
 80041c2:	d135      	bne.n	8004230 <_svfiprintf_r+0x188>
 80041c4:	9b03      	ldr	r3, [sp, #12]
 80041c6:	1d1a      	adds	r2, r3, #4
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	9203      	str	r2, [sp, #12]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	bfb8      	it	lt
 80041d0:	f04f 33ff 	movlt.w	r3, #4294967295
 80041d4:	3402      	adds	r4, #2
 80041d6:	9305      	str	r3, [sp, #20]
 80041d8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80042a4 <_svfiprintf_r+0x1fc>
 80041dc:	7821      	ldrb	r1, [r4, #0]
 80041de:	2203      	movs	r2, #3
 80041e0:	4650      	mov	r0, sl
 80041e2:	f7fc f81d 	bl	8000220 <memchr>
 80041e6:	b140      	cbz	r0, 80041fa <_svfiprintf_r+0x152>
 80041e8:	2340      	movs	r3, #64	; 0x40
 80041ea:	eba0 000a 	sub.w	r0, r0, sl
 80041ee:	fa03 f000 	lsl.w	r0, r3, r0
 80041f2:	9b04      	ldr	r3, [sp, #16]
 80041f4:	4303      	orrs	r3, r0
 80041f6:	3401      	adds	r4, #1
 80041f8:	9304      	str	r3, [sp, #16]
 80041fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041fe:	4826      	ldr	r0, [pc, #152]	; (8004298 <_svfiprintf_r+0x1f0>)
 8004200:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004204:	2206      	movs	r2, #6
 8004206:	f7fc f80b 	bl	8000220 <memchr>
 800420a:	2800      	cmp	r0, #0
 800420c:	d038      	beq.n	8004280 <_svfiprintf_r+0x1d8>
 800420e:	4b23      	ldr	r3, [pc, #140]	; (800429c <_svfiprintf_r+0x1f4>)
 8004210:	bb1b      	cbnz	r3, 800425a <_svfiprintf_r+0x1b2>
 8004212:	9b03      	ldr	r3, [sp, #12]
 8004214:	3307      	adds	r3, #7
 8004216:	f023 0307 	bic.w	r3, r3, #7
 800421a:	3308      	adds	r3, #8
 800421c:	9303      	str	r3, [sp, #12]
 800421e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004220:	4433      	add	r3, r6
 8004222:	9309      	str	r3, [sp, #36]	; 0x24
 8004224:	e767      	b.n	80040f6 <_svfiprintf_r+0x4e>
 8004226:	fb0c 3202 	mla	r2, ip, r2, r3
 800422a:	460c      	mov	r4, r1
 800422c:	2001      	movs	r0, #1
 800422e:	e7a5      	b.n	800417c <_svfiprintf_r+0xd4>
 8004230:	2300      	movs	r3, #0
 8004232:	3401      	adds	r4, #1
 8004234:	9305      	str	r3, [sp, #20]
 8004236:	4619      	mov	r1, r3
 8004238:	f04f 0c0a 	mov.w	ip, #10
 800423c:	4620      	mov	r0, r4
 800423e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004242:	3a30      	subs	r2, #48	; 0x30
 8004244:	2a09      	cmp	r2, #9
 8004246:	d903      	bls.n	8004250 <_svfiprintf_r+0x1a8>
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0c5      	beq.n	80041d8 <_svfiprintf_r+0x130>
 800424c:	9105      	str	r1, [sp, #20]
 800424e:	e7c3      	b.n	80041d8 <_svfiprintf_r+0x130>
 8004250:	fb0c 2101 	mla	r1, ip, r1, r2
 8004254:	4604      	mov	r4, r0
 8004256:	2301      	movs	r3, #1
 8004258:	e7f0      	b.n	800423c <_svfiprintf_r+0x194>
 800425a:	ab03      	add	r3, sp, #12
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	462a      	mov	r2, r5
 8004260:	4b0f      	ldr	r3, [pc, #60]	; (80042a0 <_svfiprintf_r+0x1f8>)
 8004262:	a904      	add	r1, sp, #16
 8004264:	4638      	mov	r0, r7
 8004266:	f3af 8000 	nop.w
 800426a:	1c42      	adds	r2, r0, #1
 800426c:	4606      	mov	r6, r0
 800426e:	d1d6      	bne.n	800421e <_svfiprintf_r+0x176>
 8004270:	89ab      	ldrh	r3, [r5, #12]
 8004272:	065b      	lsls	r3, r3, #25
 8004274:	f53f af2c 	bmi.w	80040d0 <_svfiprintf_r+0x28>
 8004278:	9809      	ldr	r0, [sp, #36]	; 0x24
 800427a:	b01d      	add	sp, #116	; 0x74
 800427c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004280:	ab03      	add	r3, sp, #12
 8004282:	9300      	str	r3, [sp, #0]
 8004284:	462a      	mov	r2, r5
 8004286:	4b06      	ldr	r3, [pc, #24]	; (80042a0 <_svfiprintf_r+0x1f8>)
 8004288:	a904      	add	r1, sp, #16
 800428a:	4638      	mov	r0, r7
 800428c:	f000 f87a 	bl	8004384 <_printf_i>
 8004290:	e7eb      	b.n	800426a <_svfiprintf_r+0x1c2>
 8004292:	bf00      	nop
 8004294:	08004920 	.word	0x08004920
 8004298:	0800492a 	.word	0x0800492a
 800429c:	00000000 	.word	0x00000000
 80042a0:	08003ff1 	.word	0x08003ff1
 80042a4:	08004926 	.word	0x08004926

080042a8 <_printf_common>:
 80042a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042ac:	4616      	mov	r6, r2
 80042ae:	4699      	mov	r9, r3
 80042b0:	688a      	ldr	r2, [r1, #8]
 80042b2:	690b      	ldr	r3, [r1, #16]
 80042b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80042b8:	4293      	cmp	r3, r2
 80042ba:	bfb8      	it	lt
 80042bc:	4613      	movlt	r3, r2
 80042be:	6033      	str	r3, [r6, #0]
 80042c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80042c4:	4607      	mov	r7, r0
 80042c6:	460c      	mov	r4, r1
 80042c8:	b10a      	cbz	r2, 80042ce <_printf_common+0x26>
 80042ca:	3301      	adds	r3, #1
 80042cc:	6033      	str	r3, [r6, #0]
 80042ce:	6823      	ldr	r3, [r4, #0]
 80042d0:	0699      	lsls	r1, r3, #26
 80042d2:	bf42      	ittt	mi
 80042d4:	6833      	ldrmi	r3, [r6, #0]
 80042d6:	3302      	addmi	r3, #2
 80042d8:	6033      	strmi	r3, [r6, #0]
 80042da:	6825      	ldr	r5, [r4, #0]
 80042dc:	f015 0506 	ands.w	r5, r5, #6
 80042e0:	d106      	bne.n	80042f0 <_printf_common+0x48>
 80042e2:	f104 0a19 	add.w	sl, r4, #25
 80042e6:	68e3      	ldr	r3, [r4, #12]
 80042e8:	6832      	ldr	r2, [r6, #0]
 80042ea:	1a9b      	subs	r3, r3, r2
 80042ec:	42ab      	cmp	r3, r5
 80042ee:	dc26      	bgt.n	800433e <_printf_common+0x96>
 80042f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80042f4:	1e13      	subs	r3, r2, #0
 80042f6:	6822      	ldr	r2, [r4, #0]
 80042f8:	bf18      	it	ne
 80042fa:	2301      	movne	r3, #1
 80042fc:	0692      	lsls	r2, r2, #26
 80042fe:	d42b      	bmi.n	8004358 <_printf_common+0xb0>
 8004300:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004304:	4649      	mov	r1, r9
 8004306:	4638      	mov	r0, r7
 8004308:	47c0      	blx	r8
 800430a:	3001      	adds	r0, #1
 800430c:	d01e      	beq.n	800434c <_printf_common+0xa4>
 800430e:	6823      	ldr	r3, [r4, #0]
 8004310:	68e5      	ldr	r5, [r4, #12]
 8004312:	6832      	ldr	r2, [r6, #0]
 8004314:	f003 0306 	and.w	r3, r3, #6
 8004318:	2b04      	cmp	r3, #4
 800431a:	bf08      	it	eq
 800431c:	1aad      	subeq	r5, r5, r2
 800431e:	68a3      	ldr	r3, [r4, #8]
 8004320:	6922      	ldr	r2, [r4, #16]
 8004322:	bf0c      	ite	eq
 8004324:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004328:	2500      	movne	r5, #0
 800432a:	4293      	cmp	r3, r2
 800432c:	bfc4      	itt	gt
 800432e:	1a9b      	subgt	r3, r3, r2
 8004330:	18ed      	addgt	r5, r5, r3
 8004332:	2600      	movs	r6, #0
 8004334:	341a      	adds	r4, #26
 8004336:	42b5      	cmp	r5, r6
 8004338:	d11a      	bne.n	8004370 <_printf_common+0xc8>
 800433a:	2000      	movs	r0, #0
 800433c:	e008      	b.n	8004350 <_printf_common+0xa8>
 800433e:	2301      	movs	r3, #1
 8004340:	4652      	mov	r2, sl
 8004342:	4649      	mov	r1, r9
 8004344:	4638      	mov	r0, r7
 8004346:	47c0      	blx	r8
 8004348:	3001      	adds	r0, #1
 800434a:	d103      	bne.n	8004354 <_printf_common+0xac>
 800434c:	f04f 30ff 	mov.w	r0, #4294967295
 8004350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004354:	3501      	adds	r5, #1
 8004356:	e7c6      	b.n	80042e6 <_printf_common+0x3e>
 8004358:	18e1      	adds	r1, r4, r3
 800435a:	1c5a      	adds	r2, r3, #1
 800435c:	2030      	movs	r0, #48	; 0x30
 800435e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004362:	4422      	add	r2, r4
 8004364:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004368:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800436c:	3302      	adds	r3, #2
 800436e:	e7c7      	b.n	8004300 <_printf_common+0x58>
 8004370:	2301      	movs	r3, #1
 8004372:	4622      	mov	r2, r4
 8004374:	4649      	mov	r1, r9
 8004376:	4638      	mov	r0, r7
 8004378:	47c0      	blx	r8
 800437a:	3001      	adds	r0, #1
 800437c:	d0e6      	beq.n	800434c <_printf_common+0xa4>
 800437e:	3601      	adds	r6, #1
 8004380:	e7d9      	b.n	8004336 <_printf_common+0x8e>
	...

08004384 <_printf_i>:
 8004384:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004388:	7e0f      	ldrb	r7, [r1, #24]
 800438a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800438c:	2f78      	cmp	r7, #120	; 0x78
 800438e:	4691      	mov	r9, r2
 8004390:	4680      	mov	r8, r0
 8004392:	460c      	mov	r4, r1
 8004394:	469a      	mov	sl, r3
 8004396:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800439a:	d807      	bhi.n	80043ac <_printf_i+0x28>
 800439c:	2f62      	cmp	r7, #98	; 0x62
 800439e:	d80a      	bhi.n	80043b6 <_printf_i+0x32>
 80043a0:	2f00      	cmp	r7, #0
 80043a2:	f000 80d8 	beq.w	8004556 <_printf_i+0x1d2>
 80043a6:	2f58      	cmp	r7, #88	; 0x58
 80043a8:	f000 80a3 	beq.w	80044f2 <_printf_i+0x16e>
 80043ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80043b4:	e03a      	b.n	800442c <_printf_i+0xa8>
 80043b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80043ba:	2b15      	cmp	r3, #21
 80043bc:	d8f6      	bhi.n	80043ac <_printf_i+0x28>
 80043be:	a101      	add	r1, pc, #4	; (adr r1, 80043c4 <_printf_i+0x40>)
 80043c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80043c4:	0800441d 	.word	0x0800441d
 80043c8:	08004431 	.word	0x08004431
 80043cc:	080043ad 	.word	0x080043ad
 80043d0:	080043ad 	.word	0x080043ad
 80043d4:	080043ad 	.word	0x080043ad
 80043d8:	080043ad 	.word	0x080043ad
 80043dc:	08004431 	.word	0x08004431
 80043e0:	080043ad 	.word	0x080043ad
 80043e4:	080043ad 	.word	0x080043ad
 80043e8:	080043ad 	.word	0x080043ad
 80043ec:	080043ad 	.word	0x080043ad
 80043f0:	0800453d 	.word	0x0800453d
 80043f4:	08004461 	.word	0x08004461
 80043f8:	0800451f 	.word	0x0800451f
 80043fc:	080043ad 	.word	0x080043ad
 8004400:	080043ad 	.word	0x080043ad
 8004404:	0800455f 	.word	0x0800455f
 8004408:	080043ad 	.word	0x080043ad
 800440c:	08004461 	.word	0x08004461
 8004410:	080043ad 	.word	0x080043ad
 8004414:	080043ad 	.word	0x080043ad
 8004418:	08004527 	.word	0x08004527
 800441c:	682b      	ldr	r3, [r5, #0]
 800441e:	1d1a      	adds	r2, r3, #4
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	602a      	str	r2, [r5, #0]
 8004424:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004428:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800442c:	2301      	movs	r3, #1
 800442e:	e0a3      	b.n	8004578 <_printf_i+0x1f4>
 8004430:	6820      	ldr	r0, [r4, #0]
 8004432:	6829      	ldr	r1, [r5, #0]
 8004434:	0606      	lsls	r6, r0, #24
 8004436:	f101 0304 	add.w	r3, r1, #4
 800443a:	d50a      	bpl.n	8004452 <_printf_i+0xce>
 800443c:	680e      	ldr	r6, [r1, #0]
 800443e:	602b      	str	r3, [r5, #0]
 8004440:	2e00      	cmp	r6, #0
 8004442:	da03      	bge.n	800444c <_printf_i+0xc8>
 8004444:	232d      	movs	r3, #45	; 0x2d
 8004446:	4276      	negs	r6, r6
 8004448:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800444c:	485e      	ldr	r0, [pc, #376]	; (80045c8 <_printf_i+0x244>)
 800444e:	230a      	movs	r3, #10
 8004450:	e019      	b.n	8004486 <_printf_i+0x102>
 8004452:	680e      	ldr	r6, [r1, #0]
 8004454:	602b      	str	r3, [r5, #0]
 8004456:	f010 0f40 	tst.w	r0, #64	; 0x40
 800445a:	bf18      	it	ne
 800445c:	b236      	sxthne	r6, r6
 800445e:	e7ef      	b.n	8004440 <_printf_i+0xbc>
 8004460:	682b      	ldr	r3, [r5, #0]
 8004462:	6820      	ldr	r0, [r4, #0]
 8004464:	1d19      	adds	r1, r3, #4
 8004466:	6029      	str	r1, [r5, #0]
 8004468:	0601      	lsls	r1, r0, #24
 800446a:	d501      	bpl.n	8004470 <_printf_i+0xec>
 800446c:	681e      	ldr	r6, [r3, #0]
 800446e:	e002      	b.n	8004476 <_printf_i+0xf2>
 8004470:	0646      	lsls	r6, r0, #25
 8004472:	d5fb      	bpl.n	800446c <_printf_i+0xe8>
 8004474:	881e      	ldrh	r6, [r3, #0]
 8004476:	4854      	ldr	r0, [pc, #336]	; (80045c8 <_printf_i+0x244>)
 8004478:	2f6f      	cmp	r7, #111	; 0x6f
 800447a:	bf0c      	ite	eq
 800447c:	2308      	moveq	r3, #8
 800447e:	230a      	movne	r3, #10
 8004480:	2100      	movs	r1, #0
 8004482:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004486:	6865      	ldr	r5, [r4, #4]
 8004488:	60a5      	str	r5, [r4, #8]
 800448a:	2d00      	cmp	r5, #0
 800448c:	bfa2      	ittt	ge
 800448e:	6821      	ldrge	r1, [r4, #0]
 8004490:	f021 0104 	bicge.w	r1, r1, #4
 8004494:	6021      	strge	r1, [r4, #0]
 8004496:	b90e      	cbnz	r6, 800449c <_printf_i+0x118>
 8004498:	2d00      	cmp	r5, #0
 800449a:	d04d      	beq.n	8004538 <_printf_i+0x1b4>
 800449c:	4615      	mov	r5, r2
 800449e:	fbb6 f1f3 	udiv	r1, r6, r3
 80044a2:	fb03 6711 	mls	r7, r3, r1, r6
 80044a6:	5dc7      	ldrb	r7, [r0, r7]
 80044a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80044ac:	4637      	mov	r7, r6
 80044ae:	42bb      	cmp	r3, r7
 80044b0:	460e      	mov	r6, r1
 80044b2:	d9f4      	bls.n	800449e <_printf_i+0x11a>
 80044b4:	2b08      	cmp	r3, #8
 80044b6:	d10b      	bne.n	80044d0 <_printf_i+0x14c>
 80044b8:	6823      	ldr	r3, [r4, #0]
 80044ba:	07de      	lsls	r6, r3, #31
 80044bc:	d508      	bpl.n	80044d0 <_printf_i+0x14c>
 80044be:	6923      	ldr	r3, [r4, #16]
 80044c0:	6861      	ldr	r1, [r4, #4]
 80044c2:	4299      	cmp	r1, r3
 80044c4:	bfde      	ittt	le
 80044c6:	2330      	movle	r3, #48	; 0x30
 80044c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80044cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80044d0:	1b52      	subs	r2, r2, r5
 80044d2:	6122      	str	r2, [r4, #16]
 80044d4:	f8cd a000 	str.w	sl, [sp]
 80044d8:	464b      	mov	r3, r9
 80044da:	aa03      	add	r2, sp, #12
 80044dc:	4621      	mov	r1, r4
 80044de:	4640      	mov	r0, r8
 80044e0:	f7ff fee2 	bl	80042a8 <_printf_common>
 80044e4:	3001      	adds	r0, #1
 80044e6:	d14c      	bne.n	8004582 <_printf_i+0x1fe>
 80044e8:	f04f 30ff 	mov.w	r0, #4294967295
 80044ec:	b004      	add	sp, #16
 80044ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044f2:	4835      	ldr	r0, [pc, #212]	; (80045c8 <_printf_i+0x244>)
 80044f4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80044f8:	6829      	ldr	r1, [r5, #0]
 80044fa:	6823      	ldr	r3, [r4, #0]
 80044fc:	f851 6b04 	ldr.w	r6, [r1], #4
 8004500:	6029      	str	r1, [r5, #0]
 8004502:	061d      	lsls	r5, r3, #24
 8004504:	d514      	bpl.n	8004530 <_printf_i+0x1ac>
 8004506:	07df      	lsls	r7, r3, #31
 8004508:	bf44      	itt	mi
 800450a:	f043 0320 	orrmi.w	r3, r3, #32
 800450e:	6023      	strmi	r3, [r4, #0]
 8004510:	b91e      	cbnz	r6, 800451a <_printf_i+0x196>
 8004512:	6823      	ldr	r3, [r4, #0]
 8004514:	f023 0320 	bic.w	r3, r3, #32
 8004518:	6023      	str	r3, [r4, #0]
 800451a:	2310      	movs	r3, #16
 800451c:	e7b0      	b.n	8004480 <_printf_i+0xfc>
 800451e:	6823      	ldr	r3, [r4, #0]
 8004520:	f043 0320 	orr.w	r3, r3, #32
 8004524:	6023      	str	r3, [r4, #0]
 8004526:	2378      	movs	r3, #120	; 0x78
 8004528:	4828      	ldr	r0, [pc, #160]	; (80045cc <_printf_i+0x248>)
 800452a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800452e:	e7e3      	b.n	80044f8 <_printf_i+0x174>
 8004530:	0659      	lsls	r1, r3, #25
 8004532:	bf48      	it	mi
 8004534:	b2b6      	uxthmi	r6, r6
 8004536:	e7e6      	b.n	8004506 <_printf_i+0x182>
 8004538:	4615      	mov	r5, r2
 800453a:	e7bb      	b.n	80044b4 <_printf_i+0x130>
 800453c:	682b      	ldr	r3, [r5, #0]
 800453e:	6826      	ldr	r6, [r4, #0]
 8004540:	6961      	ldr	r1, [r4, #20]
 8004542:	1d18      	adds	r0, r3, #4
 8004544:	6028      	str	r0, [r5, #0]
 8004546:	0635      	lsls	r5, r6, #24
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	d501      	bpl.n	8004550 <_printf_i+0x1cc>
 800454c:	6019      	str	r1, [r3, #0]
 800454e:	e002      	b.n	8004556 <_printf_i+0x1d2>
 8004550:	0670      	lsls	r0, r6, #25
 8004552:	d5fb      	bpl.n	800454c <_printf_i+0x1c8>
 8004554:	8019      	strh	r1, [r3, #0]
 8004556:	2300      	movs	r3, #0
 8004558:	6123      	str	r3, [r4, #16]
 800455a:	4615      	mov	r5, r2
 800455c:	e7ba      	b.n	80044d4 <_printf_i+0x150>
 800455e:	682b      	ldr	r3, [r5, #0]
 8004560:	1d1a      	adds	r2, r3, #4
 8004562:	602a      	str	r2, [r5, #0]
 8004564:	681d      	ldr	r5, [r3, #0]
 8004566:	6862      	ldr	r2, [r4, #4]
 8004568:	2100      	movs	r1, #0
 800456a:	4628      	mov	r0, r5
 800456c:	f7fb fe58 	bl	8000220 <memchr>
 8004570:	b108      	cbz	r0, 8004576 <_printf_i+0x1f2>
 8004572:	1b40      	subs	r0, r0, r5
 8004574:	6060      	str	r0, [r4, #4]
 8004576:	6863      	ldr	r3, [r4, #4]
 8004578:	6123      	str	r3, [r4, #16]
 800457a:	2300      	movs	r3, #0
 800457c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004580:	e7a8      	b.n	80044d4 <_printf_i+0x150>
 8004582:	6923      	ldr	r3, [r4, #16]
 8004584:	462a      	mov	r2, r5
 8004586:	4649      	mov	r1, r9
 8004588:	4640      	mov	r0, r8
 800458a:	47d0      	blx	sl
 800458c:	3001      	adds	r0, #1
 800458e:	d0ab      	beq.n	80044e8 <_printf_i+0x164>
 8004590:	6823      	ldr	r3, [r4, #0]
 8004592:	079b      	lsls	r3, r3, #30
 8004594:	d413      	bmi.n	80045be <_printf_i+0x23a>
 8004596:	68e0      	ldr	r0, [r4, #12]
 8004598:	9b03      	ldr	r3, [sp, #12]
 800459a:	4298      	cmp	r0, r3
 800459c:	bfb8      	it	lt
 800459e:	4618      	movlt	r0, r3
 80045a0:	e7a4      	b.n	80044ec <_printf_i+0x168>
 80045a2:	2301      	movs	r3, #1
 80045a4:	4632      	mov	r2, r6
 80045a6:	4649      	mov	r1, r9
 80045a8:	4640      	mov	r0, r8
 80045aa:	47d0      	blx	sl
 80045ac:	3001      	adds	r0, #1
 80045ae:	d09b      	beq.n	80044e8 <_printf_i+0x164>
 80045b0:	3501      	adds	r5, #1
 80045b2:	68e3      	ldr	r3, [r4, #12]
 80045b4:	9903      	ldr	r1, [sp, #12]
 80045b6:	1a5b      	subs	r3, r3, r1
 80045b8:	42ab      	cmp	r3, r5
 80045ba:	dcf2      	bgt.n	80045a2 <_printf_i+0x21e>
 80045bc:	e7eb      	b.n	8004596 <_printf_i+0x212>
 80045be:	2500      	movs	r5, #0
 80045c0:	f104 0619 	add.w	r6, r4, #25
 80045c4:	e7f5      	b.n	80045b2 <_printf_i+0x22e>
 80045c6:	bf00      	nop
 80045c8:	08004931 	.word	0x08004931
 80045cc:	08004942 	.word	0x08004942

080045d0 <memcpy>:
 80045d0:	440a      	add	r2, r1
 80045d2:	4291      	cmp	r1, r2
 80045d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80045d8:	d100      	bne.n	80045dc <memcpy+0xc>
 80045da:	4770      	bx	lr
 80045dc:	b510      	push	{r4, lr}
 80045de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80045e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80045e6:	4291      	cmp	r1, r2
 80045e8:	d1f9      	bne.n	80045de <memcpy+0xe>
 80045ea:	bd10      	pop	{r4, pc}

080045ec <memmove>:
 80045ec:	4288      	cmp	r0, r1
 80045ee:	b510      	push	{r4, lr}
 80045f0:	eb01 0402 	add.w	r4, r1, r2
 80045f4:	d902      	bls.n	80045fc <memmove+0x10>
 80045f6:	4284      	cmp	r4, r0
 80045f8:	4623      	mov	r3, r4
 80045fa:	d807      	bhi.n	800460c <memmove+0x20>
 80045fc:	1e43      	subs	r3, r0, #1
 80045fe:	42a1      	cmp	r1, r4
 8004600:	d008      	beq.n	8004614 <memmove+0x28>
 8004602:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004606:	f803 2f01 	strb.w	r2, [r3, #1]!
 800460a:	e7f8      	b.n	80045fe <memmove+0x12>
 800460c:	4402      	add	r2, r0
 800460e:	4601      	mov	r1, r0
 8004610:	428a      	cmp	r2, r1
 8004612:	d100      	bne.n	8004616 <memmove+0x2a>
 8004614:	bd10      	pop	{r4, pc}
 8004616:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800461a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800461e:	e7f7      	b.n	8004610 <memmove+0x24>

08004620 <_free_r>:
 8004620:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004622:	2900      	cmp	r1, #0
 8004624:	d044      	beq.n	80046b0 <_free_r+0x90>
 8004626:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800462a:	9001      	str	r0, [sp, #4]
 800462c:	2b00      	cmp	r3, #0
 800462e:	f1a1 0404 	sub.w	r4, r1, #4
 8004632:	bfb8      	it	lt
 8004634:	18e4      	addlt	r4, r4, r3
 8004636:	f000 f913 	bl	8004860 <__malloc_lock>
 800463a:	4a1e      	ldr	r2, [pc, #120]	; (80046b4 <_free_r+0x94>)
 800463c:	9801      	ldr	r0, [sp, #4]
 800463e:	6813      	ldr	r3, [r2, #0]
 8004640:	b933      	cbnz	r3, 8004650 <_free_r+0x30>
 8004642:	6063      	str	r3, [r4, #4]
 8004644:	6014      	str	r4, [r2, #0]
 8004646:	b003      	add	sp, #12
 8004648:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800464c:	f000 b90e 	b.w	800486c <__malloc_unlock>
 8004650:	42a3      	cmp	r3, r4
 8004652:	d908      	bls.n	8004666 <_free_r+0x46>
 8004654:	6825      	ldr	r5, [r4, #0]
 8004656:	1961      	adds	r1, r4, r5
 8004658:	428b      	cmp	r3, r1
 800465a:	bf01      	itttt	eq
 800465c:	6819      	ldreq	r1, [r3, #0]
 800465e:	685b      	ldreq	r3, [r3, #4]
 8004660:	1949      	addeq	r1, r1, r5
 8004662:	6021      	streq	r1, [r4, #0]
 8004664:	e7ed      	b.n	8004642 <_free_r+0x22>
 8004666:	461a      	mov	r2, r3
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	b10b      	cbz	r3, 8004670 <_free_r+0x50>
 800466c:	42a3      	cmp	r3, r4
 800466e:	d9fa      	bls.n	8004666 <_free_r+0x46>
 8004670:	6811      	ldr	r1, [r2, #0]
 8004672:	1855      	adds	r5, r2, r1
 8004674:	42a5      	cmp	r5, r4
 8004676:	d10b      	bne.n	8004690 <_free_r+0x70>
 8004678:	6824      	ldr	r4, [r4, #0]
 800467a:	4421      	add	r1, r4
 800467c:	1854      	adds	r4, r2, r1
 800467e:	42a3      	cmp	r3, r4
 8004680:	6011      	str	r1, [r2, #0]
 8004682:	d1e0      	bne.n	8004646 <_free_r+0x26>
 8004684:	681c      	ldr	r4, [r3, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	6053      	str	r3, [r2, #4]
 800468a:	4421      	add	r1, r4
 800468c:	6011      	str	r1, [r2, #0]
 800468e:	e7da      	b.n	8004646 <_free_r+0x26>
 8004690:	d902      	bls.n	8004698 <_free_r+0x78>
 8004692:	230c      	movs	r3, #12
 8004694:	6003      	str	r3, [r0, #0]
 8004696:	e7d6      	b.n	8004646 <_free_r+0x26>
 8004698:	6825      	ldr	r5, [r4, #0]
 800469a:	1961      	adds	r1, r4, r5
 800469c:	428b      	cmp	r3, r1
 800469e:	bf04      	itt	eq
 80046a0:	6819      	ldreq	r1, [r3, #0]
 80046a2:	685b      	ldreq	r3, [r3, #4]
 80046a4:	6063      	str	r3, [r4, #4]
 80046a6:	bf04      	itt	eq
 80046a8:	1949      	addeq	r1, r1, r5
 80046aa:	6021      	streq	r1, [r4, #0]
 80046ac:	6054      	str	r4, [r2, #4]
 80046ae:	e7ca      	b.n	8004646 <_free_r+0x26>
 80046b0:	b003      	add	sp, #12
 80046b2:	bd30      	pop	{r4, r5, pc}
 80046b4:	20000550 	.word	0x20000550

080046b8 <sbrk_aligned>:
 80046b8:	b570      	push	{r4, r5, r6, lr}
 80046ba:	4e0e      	ldr	r6, [pc, #56]	; (80046f4 <sbrk_aligned+0x3c>)
 80046bc:	460c      	mov	r4, r1
 80046be:	6831      	ldr	r1, [r6, #0]
 80046c0:	4605      	mov	r5, r0
 80046c2:	b911      	cbnz	r1, 80046ca <sbrk_aligned+0x12>
 80046c4:	f000 f8bc 	bl	8004840 <_sbrk_r>
 80046c8:	6030      	str	r0, [r6, #0]
 80046ca:	4621      	mov	r1, r4
 80046cc:	4628      	mov	r0, r5
 80046ce:	f000 f8b7 	bl	8004840 <_sbrk_r>
 80046d2:	1c43      	adds	r3, r0, #1
 80046d4:	d00a      	beq.n	80046ec <sbrk_aligned+0x34>
 80046d6:	1cc4      	adds	r4, r0, #3
 80046d8:	f024 0403 	bic.w	r4, r4, #3
 80046dc:	42a0      	cmp	r0, r4
 80046de:	d007      	beq.n	80046f0 <sbrk_aligned+0x38>
 80046e0:	1a21      	subs	r1, r4, r0
 80046e2:	4628      	mov	r0, r5
 80046e4:	f000 f8ac 	bl	8004840 <_sbrk_r>
 80046e8:	3001      	adds	r0, #1
 80046ea:	d101      	bne.n	80046f0 <sbrk_aligned+0x38>
 80046ec:	f04f 34ff 	mov.w	r4, #4294967295
 80046f0:	4620      	mov	r0, r4
 80046f2:	bd70      	pop	{r4, r5, r6, pc}
 80046f4:	20000554 	.word	0x20000554

080046f8 <_malloc_r>:
 80046f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046fc:	1ccd      	adds	r5, r1, #3
 80046fe:	f025 0503 	bic.w	r5, r5, #3
 8004702:	3508      	adds	r5, #8
 8004704:	2d0c      	cmp	r5, #12
 8004706:	bf38      	it	cc
 8004708:	250c      	movcc	r5, #12
 800470a:	2d00      	cmp	r5, #0
 800470c:	4607      	mov	r7, r0
 800470e:	db01      	blt.n	8004714 <_malloc_r+0x1c>
 8004710:	42a9      	cmp	r1, r5
 8004712:	d905      	bls.n	8004720 <_malloc_r+0x28>
 8004714:	230c      	movs	r3, #12
 8004716:	603b      	str	r3, [r7, #0]
 8004718:	2600      	movs	r6, #0
 800471a:	4630      	mov	r0, r6
 800471c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004720:	4e2e      	ldr	r6, [pc, #184]	; (80047dc <_malloc_r+0xe4>)
 8004722:	f000 f89d 	bl	8004860 <__malloc_lock>
 8004726:	6833      	ldr	r3, [r6, #0]
 8004728:	461c      	mov	r4, r3
 800472a:	bb34      	cbnz	r4, 800477a <_malloc_r+0x82>
 800472c:	4629      	mov	r1, r5
 800472e:	4638      	mov	r0, r7
 8004730:	f7ff ffc2 	bl	80046b8 <sbrk_aligned>
 8004734:	1c43      	adds	r3, r0, #1
 8004736:	4604      	mov	r4, r0
 8004738:	d14d      	bne.n	80047d6 <_malloc_r+0xde>
 800473a:	6834      	ldr	r4, [r6, #0]
 800473c:	4626      	mov	r6, r4
 800473e:	2e00      	cmp	r6, #0
 8004740:	d140      	bne.n	80047c4 <_malloc_r+0xcc>
 8004742:	6823      	ldr	r3, [r4, #0]
 8004744:	4631      	mov	r1, r6
 8004746:	4638      	mov	r0, r7
 8004748:	eb04 0803 	add.w	r8, r4, r3
 800474c:	f000 f878 	bl	8004840 <_sbrk_r>
 8004750:	4580      	cmp	r8, r0
 8004752:	d13a      	bne.n	80047ca <_malloc_r+0xd2>
 8004754:	6821      	ldr	r1, [r4, #0]
 8004756:	3503      	adds	r5, #3
 8004758:	1a6d      	subs	r5, r5, r1
 800475a:	f025 0503 	bic.w	r5, r5, #3
 800475e:	3508      	adds	r5, #8
 8004760:	2d0c      	cmp	r5, #12
 8004762:	bf38      	it	cc
 8004764:	250c      	movcc	r5, #12
 8004766:	4629      	mov	r1, r5
 8004768:	4638      	mov	r0, r7
 800476a:	f7ff ffa5 	bl	80046b8 <sbrk_aligned>
 800476e:	3001      	adds	r0, #1
 8004770:	d02b      	beq.n	80047ca <_malloc_r+0xd2>
 8004772:	6823      	ldr	r3, [r4, #0]
 8004774:	442b      	add	r3, r5
 8004776:	6023      	str	r3, [r4, #0]
 8004778:	e00e      	b.n	8004798 <_malloc_r+0xa0>
 800477a:	6822      	ldr	r2, [r4, #0]
 800477c:	1b52      	subs	r2, r2, r5
 800477e:	d41e      	bmi.n	80047be <_malloc_r+0xc6>
 8004780:	2a0b      	cmp	r2, #11
 8004782:	d916      	bls.n	80047b2 <_malloc_r+0xba>
 8004784:	1961      	adds	r1, r4, r5
 8004786:	42a3      	cmp	r3, r4
 8004788:	6025      	str	r5, [r4, #0]
 800478a:	bf18      	it	ne
 800478c:	6059      	strne	r1, [r3, #4]
 800478e:	6863      	ldr	r3, [r4, #4]
 8004790:	bf08      	it	eq
 8004792:	6031      	streq	r1, [r6, #0]
 8004794:	5162      	str	r2, [r4, r5]
 8004796:	604b      	str	r3, [r1, #4]
 8004798:	4638      	mov	r0, r7
 800479a:	f104 060b 	add.w	r6, r4, #11
 800479e:	f000 f865 	bl	800486c <__malloc_unlock>
 80047a2:	f026 0607 	bic.w	r6, r6, #7
 80047a6:	1d23      	adds	r3, r4, #4
 80047a8:	1af2      	subs	r2, r6, r3
 80047aa:	d0b6      	beq.n	800471a <_malloc_r+0x22>
 80047ac:	1b9b      	subs	r3, r3, r6
 80047ae:	50a3      	str	r3, [r4, r2]
 80047b0:	e7b3      	b.n	800471a <_malloc_r+0x22>
 80047b2:	6862      	ldr	r2, [r4, #4]
 80047b4:	42a3      	cmp	r3, r4
 80047b6:	bf0c      	ite	eq
 80047b8:	6032      	streq	r2, [r6, #0]
 80047ba:	605a      	strne	r2, [r3, #4]
 80047bc:	e7ec      	b.n	8004798 <_malloc_r+0xa0>
 80047be:	4623      	mov	r3, r4
 80047c0:	6864      	ldr	r4, [r4, #4]
 80047c2:	e7b2      	b.n	800472a <_malloc_r+0x32>
 80047c4:	4634      	mov	r4, r6
 80047c6:	6876      	ldr	r6, [r6, #4]
 80047c8:	e7b9      	b.n	800473e <_malloc_r+0x46>
 80047ca:	230c      	movs	r3, #12
 80047cc:	603b      	str	r3, [r7, #0]
 80047ce:	4638      	mov	r0, r7
 80047d0:	f000 f84c 	bl	800486c <__malloc_unlock>
 80047d4:	e7a1      	b.n	800471a <_malloc_r+0x22>
 80047d6:	6025      	str	r5, [r4, #0]
 80047d8:	e7de      	b.n	8004798 <_malloc_r+0xa0>
 80047da:	bf00      	nop
 80047dc:	20000550 	.word	0x20000550

080047e0 <_realloc_r>:
 80047e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047e4:	4680      	mov	r8, r0
 80047e6:	4614      	mov	r4, r2
 80047e8:	460e      	mov	r6, r1
 80047ea:	b921      	cbnz	r1, 80047f6 <_realloc_r+0x16>
 80047ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047f0:	4611      	mov	r1, r2
 80047f2:	f7ff bf81 	b.w	80046f8 <_malloc_r>
 80047f6:	b92a      	cbnz	r2, 8004804 <_realloc_r+0x24>
 80047f8:	f7ff ff12 	bl	8004620 <_free_r>
 80047fc:	4625      	mov	r5, r4
 80047fe:	4628      	mov	r0, r5
 8004800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004804:	f000 f838 	bl	8004878 <_malloc_usable_size_r>
 8004808:	4284      	cmp	r4, r0
 800480a:	4607      	mov	r7, r0
 800480c:	d802      	bhi.n	8004814 <_realloc_r+0x34>
 800480e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004812:	d812      	bhi.n	800483a <_realloc_r+0x5a>
 8004814:	4621      	mov	r1, r4
 8004816:	4640      	mov	r0, r8
 8004818:	f7ff ff6e 	bl	80046f8 <_malloc_r>
 800481c:	4605      	mov	r5, r0
 800481e:	2800      	cmp	r0, #0
 8004820:	d0ed      	beq.n	80047fe <_realloc_r+0x1e>
 8004822:	42bc      	cmp	r4, r7
 8004824:	4622      	mov	r2, r4
 8004826:	4631      	mov	r1, r6
 8004828:	bf28      	it	cs
 800482a:	463a      	movcs	r2, r7
 800482c:	f7ff fed0 	bl	80045d0 <memcpy>
 8004830:	4631      	mov	r1, r6
 8004832:	4640      	mov	r0, r8
 8004834:	f7ff fef4 	bl	8004620 <_free_r>
 8004838:	e7e1      	b.n	80047fe <_realloc_r+0x1e>
 800483a:	4635      	mov	r5, r6
 800483c:	e7df      	b.n	80047fe <_realloc_r+0x1e>
	...

08004840 <_sbrk_r>:
 8004840:	b538      	push	{r3, r4, r5, lr}
 8004842:	4d06      	ldr	r5, [pc, #24]	; (800485c <_sbrk_r+0x1c>)
 8004844:	2300      	movs	r3, #0
 8004846:	4604      	mov	r4, r0
 8004848:	4608      	mov	r0, r1
 800484a:	602b      	str	r3, [r5, #0]
 800484c:	f7fc fb6e 	bl	8000f2c <_sbrk>
 8004850:	1c43      	adds	r3, r0, #1
 8004852:	d102      	bne.n	800485a <_sbrk_r+0x1a>
 8004854:	682b      	ldr	r3, [r5, #0]
 8004856:	b103      	cbz	r3, 800485a <_sbrk_r+0x1a>
 8004858:	6023      	str	r3, [r4, #0]
 800485a:	bd38      	pop	{r3, r4, r5, pc}
 800485c:	20000558 	.word	0x20000558

08004860 <__malloc_lock>:
 8004860:	4801      	ldr	r0, [pc, #4]	; (8004868 <__malloc_lock+0x8>)
 8004862:	f000 b811 	b.w	8004888 <__retarget_lock_acquire_recursive>
 8004866:	bf00      	nop
 8004868:	2000055c 	.word	0x2000055c

0800486c <__malloc_unlock>:
 800486c:	4801      	ldr	r0, [pc, #4]	; (8004874 <__malloc_unlock+0x8>)
 800486e:	f000 b80c 	b.w	800488a <__retarget_lock_release_recursive>
 8004872:	bf00      	nop
 8004874:	2000055c 	.word	0x2000055c

08004878 <_malloc_usable_size_r>:
 8004878:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800487c:	1f18      	subs	r0, r3, #4
 800487e:	2b00      	cmp	r3, #0
 8004880:	bfbc      	itt	lt
 8004882:	580b      	ldrlt	r3, [r1, r0]
 8004884:	18c0      	addlt	r0, r0, r3
 8004886:	4770      	bx	lr

08004888 <__retarget_lock_acquire_recursive>:
 8004888:	4770      	bx	lr

0800488a <__retarget_lock_release_recursive>:
 800488a:	4770      	bx	lr

0800488c <_init>:
 800488c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800488e:	bf00      	nop
 8004890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004892:	bc08      	pop	{r3}
 8004894:	469e      	mov	lr, r3
 8004896:	4770      	bx	lr

08004898 <_fini>:
 8004898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800489a:	bf00      	nop
 800489c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800489e:	bc08      	pop	{r3}
 80048a0:	469e      	mov	lr, r3
 80048a2:	4770      	bx	lr
