s1(04Nov2024:23:14:54):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog0 +rdcycle=1 +notimingcheck 
s2(04Nov2024:23:14:59):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog1+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog1 +rdcycle=1 +notimingcheck 
s3(04Nov2024:23:15:07):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog2+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog2 +rdcycle=1 +notimingcheck 
s4(04Nov2024:23:15:11):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog3+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog3 +rdcycle=1 +notimingcheck 
s5(04Nov2024:23:15:15):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog4+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog4 
s6(04Nov2024:23:15:19):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog5+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog5 
s7(04Nov2024:23:15:22):  irun /home/WangYanTing/VLSI/hw2_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw2_act/P76131416/./src+/home/WangYanTing/VLSI/hw2_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw2_act/P76131416/./include+/home/WangYanTing/VLSI/hw2_act/P76131416/./sim +define+prog6+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw2_act/P76131416/./sim/prog6 
