Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Dec 08 14:33:25 2016
| Host         : WIN-TVTUV8P1OGM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    23 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              18 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              39 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------+------------------+------------------+----------------+
|   Clock Signal   |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+--------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG | reg_d3[3]_i_1_n_0  | reset_IBUF       |                1 |              4 |
|  clock_IBUF_BUFG | reg_d2[3]_i_1_n_0  | reset_IBUF       |                1 |              4 |
|  clock_IBUF_BUFG | reg_d1[3]_i_1_n_0  | reset_IBUF       |                1 |              4 |
|  clock_IBUF_BUFG | click              | reset_IBUF       |                1 |              4 |
|  clock_IBUF_BUFG |                    | reset_IBUF       |                5 |             18 |
|  clock_IBUF_BUFG | ticker[22]_i_1_n_0 | reset_IBUF       |                8 |             23 |
+------------------+--------------------+------------------+------------------+----------------+


