
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000045                       # Number of seconds simulated
sim_ticks                                    44804500                       # Number of ticks simulated
final_tick                                   44804500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110319                       # Simulator instruction rate (inst/s)
host_op_rate                                   120223                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               76367621                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658704                       # Number of bytes of host memory used
host_seconds                                     0.59                       # Real time elapsed on the host
sim_insts                                       64719                       # Number of instructions simulated
sim_ops                                         70532                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          20608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              73280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             6                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  6                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         881340044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         459953799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          74278253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          22854847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          77135109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          21426419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          75706681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          22854847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1635550001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    881340044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     74278253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     77135109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     75706681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1108460088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8570568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8570568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8570568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        881340044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        459953799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         74278253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         22854847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         77135109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         21426419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         75706681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         22854847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1644120568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1146                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          6                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1146                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        6                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  72960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   73344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      44802000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1146                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    6                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.220339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.398841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.514822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           92     38.98%     38.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55     23.31%     62.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22      9.32%     71.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      7.20%     78.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      5.08%     83.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.54%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.27%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.12%     89.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24     10.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          236                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     12613250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                33988250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11064.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29814.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1628.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1636.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.19                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      893                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38890.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1330560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   726000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6006000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26723880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                75000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               37404240                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            954.311519                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE          500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37908250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   226800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   123750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1092000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             22095765                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4132500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30213615                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            770.927567                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      6747500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31157500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   7959                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             5718                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1236                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                2594                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   1826                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            70.393215                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    751                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  65                       # Number of system calls
system.cpu0.numCycles                           89610                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             15106                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         41337                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       7959                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              2577                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        34787                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2541                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 523                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          419                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    13112                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  365                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             52213                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.943022                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.238395                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   29489     56.48%     56.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    8330     15.95%     72.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2274      4.36%     76.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   12120     23.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               52213                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.088818                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.461299                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   13633                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                18169                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    18767                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  695                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   949                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 884                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  339                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 39976                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 4189                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   949                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   16731                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2513                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6264                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    16328                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 9428                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 36803                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1466                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   91                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    11                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  8951                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              42120                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               173736                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           46065                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                31388                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   10732                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               107                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           105                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1833                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                5784                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5459                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              238                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             103                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     35108                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                242                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    32085                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              429                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           8366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        20692                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            48                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        52213                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614502                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.986237                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              34897     66.84%     66.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               6717     12.86%     79.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               6695     12.82%     92.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               3641      6.97%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                260      0.50%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          52213                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2446     37.60%     37.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    21      0.32%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     37.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  1492     22.93%     60.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2547     39.15%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                21167     65.97%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 538      1.68%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                5406     16.85%     84.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4971     15.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 32085                       # Type of FU issued
system.cpu0.iq.rate                          0.358052                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       6506                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.202774                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            123241                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            43704                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        30191                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 77                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 38542                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              48                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1793                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          953                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          110                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   949                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    582                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  454                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              35365                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 5784                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5459                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               103                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  449                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            35                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          941                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 976                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                30763                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 4970                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1322                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                        9757                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    4745                       # Number of branches executed
system.cpu0.iew.exec_stores                      4787                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.343299                       # Inst execution rate
system.cpu0.iew.wb_sent                         30352                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        30219                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    15168                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    28053                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.337228                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.540691                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7007                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              915                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        50785                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.531338                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.246185                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        38175     75.17%     75.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         6711     13.21%     88.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2482      4.89%     93.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1249      2.46%     95.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          688      1.35%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          713      1.40%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          384      0.76%     99.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          123      0.24%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          260      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        50785                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               22675                       # Number of instructions committed
system.cpu0.commit.committedOps                 26984                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          8497                       # Number of memory references committed
system.cpu0.commit.loads                         3991                       # Number of loads committed
system.cpu0.commit.membars                        116                       # Number of memory barriers committed
system.cpu0.commit.branches                      4175                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    23325                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 298                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           17948     66.51%     66.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            536      1.99%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3991     14.79%     83.30% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4506     16.70%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            26984                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  260                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       84229                       # The number of ROB reads
system.cpu0.rob.rob_writes                      69414                       # The number of ROB writes
system.cpu0.timesIdled                            454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          37397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      22675                       # Number of Instructions Simulated
system.cpu0.committedOps                        26984                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.951929                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.951929                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.253041                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.253041                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   36536                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  17654                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   105973                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   17131                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  10966                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               20                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          169.050238                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7974                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              309                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.805825                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   169.050238                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.165088                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.165088                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          289                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.282227                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            18829                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           18829                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         4546                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           4546                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3372                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3372                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7918                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7918                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7920                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7920                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          241                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          241                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          983                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          983                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1224                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1224                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1224                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1224                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     13883760                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     13883760                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     52157728                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     52157728                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     66041488                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     66041488                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     66041488                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     66041488                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         4787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         4787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         9142                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9142                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         9144                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9144                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.050345                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.050345                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.225718                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.225718                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.133888                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.133888                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.133858                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.133858                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 57608.962656                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57608.962656                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53059.743642                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53059.743642                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        66500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        66500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53955.464052                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53955.464052                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53955.464052                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53955.464052                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8410                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            102                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.450980                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu0.dcache.writebacks::total                6                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           83                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          812                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          812                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          895                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          895                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          895                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          895                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          158                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          158                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          171                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          329                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          329                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9287998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9287998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9007753                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9007753                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     18295751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     18295751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     18295751                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     18295751                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.033006                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.033006                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.039265                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039265                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.035988                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035988                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.035980                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.035980                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58784.797468                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58784.797468                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 52676.918129                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52676.918129                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        62500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 55610.185410                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55610.185410                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 55610.185410                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55610.185410                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              239                       # number of replacements
system.cpu0.icache.tags.tagsinuse          246.366350                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              12334                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              617                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            19.990276                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   246.366350                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.481184                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.481184                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            26829                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           26829                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        12334                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          12334                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        12334                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           12334                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        12334                       # number of overall hits
system.cpu0.icache.overall_hits::total          12334                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          772                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          772                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          772                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           772                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          772                       # number of overall misses
system.cpu0.icache.overall_misses::total          772                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     41347989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41347989                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     41347989                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41347989                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     41347989                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41347989                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        13106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        13106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        13106                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        13106                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        13106                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        13106                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.058904                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.058904                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.058904                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.058904                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.058904                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.058904                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53559.571244                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53559.571244                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53559.571244                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53559.571244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53559.571244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53559.571244                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12050                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              158                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    76.265823                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          154                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          154                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          154                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          618                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          618                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33970242                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33970242                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33970242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33970242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33970242                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33970242                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.047154                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.047154                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.047154                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.047154                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.047154                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.047154                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54968.029126                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54968.029126                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54968.029126                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54968.029126                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54968.029126                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54968.029126                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   3875                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             3524                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              147                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                1906                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   1825                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.750262                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    128                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           14638                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         18024                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       3875                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              1953                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         9610                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    331                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     4807                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   34                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             11483                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.696769                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.207671                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    2174     18.93%     18.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    4120     35.88%     54.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     203      1.77%     56.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    4986     43.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               11483                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.264722                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.231316                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1544                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 1173                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     8520                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  108                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   138                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 141                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 17808                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  587                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   138                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    1973                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    127                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           937                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     8183                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  125                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 17281                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  203                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                   96                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands              28413                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                83844                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           23683                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                26972                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    1441                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      328                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                2798                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                603                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              127                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              59                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     17032                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 46                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    16672                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               57                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           1200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         3161                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        11483                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.451885                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.097739                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3171     27.61%     27.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2207     19.22%     46.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               3920     34.14%     80.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               2115     18.42%     99.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                 70      0.61%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          11483                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1988     68.01%     68.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    24      0.82%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     68.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   543     18.58%     87.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  368     12.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                13003     77.99%     77.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 387      2.32%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                2778     16.66%     96.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                504      3.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 16672                       # Type of FU issued
system.cpu1.iq.rate                          1.138953                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       2923                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.175324                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             47803                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            18280                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        16317                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 19595                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          294                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          193                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   138                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     56                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              17080                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 2798                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 603                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            17                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          104                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 121                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                16451                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 2695                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              217                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                        3165                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3436                       # Number of branches executed
system.cpu1.iew.exec_stores                       470                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.123856                       # Inst execution rate
system.cpu1.iew.wb_sent                         16348                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        16317                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    11320                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    18785                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.114701                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.602608                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts            932                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              120                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        11289                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.406502                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.829351                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3867     34.25%     34.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         5046     44.70%     78.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          396      3.51%     82.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          229      2.03%     84.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           58      0.51%     85.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1371     12.14%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          128      1.13%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           54      0.48%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          140      1.24%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        11289                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               15325                       # Number of instructions committed
system.cpu1.commit.committedOps                 15878                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          2914                       # Number of memory references committed
system.cpu1.commit.loads                         2504                       # Number of loads committed
system.cpu1.commit.membars                         25                       # Number of memory barriers committed
system.cpu1.commit.branches                      3379                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    12594                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  60                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           12577     79.21%     79.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            387      2.44%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           2504     15.77%     97.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           410      2.58%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            15878                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  140                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       27764                       # The number of ROB reads
system.cpu1.rob.rob_writes                      33834                       # The number of ROB writes
system.cpu1.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       74971                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      15325                       # Number of Instructions Simulated
system.cpu1.committedOps                        15878                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.955171                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.955171                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.046933                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.046933                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   22388                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   8100                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    57129                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   19424                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   3538                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    16                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            5.088876                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2979                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               40                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            74.475000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     5.088876                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004970                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.004970                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             6208                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            6208                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         2598                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2598                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          376                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           376                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         2974                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2974                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         2975                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2975                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           69                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           25                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           94                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            94                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           95                       # number of overall misses
system.cpu1.dcache.overall_misses::total           95                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2226000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2226000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1256750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1256750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        53000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        53000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      3482750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      3482750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      3482750                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      3482750                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         2667                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2667                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          401                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          401                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         3068                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         3068                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         3070                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         3070                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.025872                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025872                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.062344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.062344                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.030639                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030639                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.030945                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030945                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 32260.869565                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32260.869565                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data        50270                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        50270                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        13250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        13250                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 37050.531915                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37050.531915                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 36660.526316                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36660.526316                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           29                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           15                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           44                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           44                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           40                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           10                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           50                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           51                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1116000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1116000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       366500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       366500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        41000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        41000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1482500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1482500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1492000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1492000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.014998                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.014998                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.024938                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.024938                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.016297                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.016297                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.016612                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.016612                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data        27900                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total        27900                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        36650                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        36650                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data        10250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data        29650                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total        29650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 29254.901961                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29254.901961                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.336463                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               4742                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            91.192308                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.336463                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.012376                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.012376                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             9664                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            9664                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         4742                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           4742                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         4742                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            4742                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         4742                       # number of overall hits
system.cpu1.icache.overall_hits::total           4742                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           64                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           64                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           64                       # number of overall misses
system.cpu1.icache.overall_misses::total           64                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3937250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3937250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3937250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3937250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3937250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3937250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         4806                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         4806                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         4806                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         4806                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         4806                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         4806                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.013317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013317                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.013317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.013317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013317                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 61519.531250                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61519.531250                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 61519.531250                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61519.531250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 61519.531250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61519.531250                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1302                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           93                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3203500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3203500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3203500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3203500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3203500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3203500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.010820                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010820                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.010820                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010820                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.010820                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010820                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 61605.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61605.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 61605.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61605.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 61605.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61605.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   3533                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             3212                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              140                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                1725                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   1644                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.304348                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    117                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           14110                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1299                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         16521                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       3533                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              1761                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    311                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                     4412                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   38                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             10623                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.678339                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.213427                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    2096     19.73%     19.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    3790     35.68%     55.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     172      1.62%     57.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    4565     42.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               10623                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.250390                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.170872                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    1480                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 1091                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     7833                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                   91                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   128                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 130                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 16340                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  559                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   128                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    1887                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    163                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           834                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     7504                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  107                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 15843                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  197                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                   83                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands              25960                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups                76882                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           21754                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                24495                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    1461                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            16                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                      288                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                2604                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                530                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              122                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     15597                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 40                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    15246                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               57                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           1169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         3002                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        10623                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.435188                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.101732                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3017     28.40%     28.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2025     19.06%     47.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               3587     33.77%     81.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1929     18.16%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                 65      0.61%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          10623                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1835     67.84%     67.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    24      0.89%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     68.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   527     19.48%     88.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  319     11.79%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                11831     77.60%     77.60% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 387      2.54%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                2575     16.89%     97.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                453      2.97%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 15246                       # Type of FU issued
system.cpu2.iq.rate                          1.080510                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2705                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.177424                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             43875                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            16807                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        14910                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 17951                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          299                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          162                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   128                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     60                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              15639                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 2604                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 530                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                16                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            14                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          103                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 117                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                15034                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 2491                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              210                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                        2915                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3103                       # Number of branches executed
system.cpu2.iew.exec_stores                       424                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.065485                       # Inst execution rate
system.cpu2.iew.wb_sent                         14936                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        14910                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    10355                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    17146                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.056697                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.603931                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts            930                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              113                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        10435                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.386488                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.826747                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3692     35.38%     35.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         4560     43.70%     79.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          375      3.59%     82.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          218      2.09%     84.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           63      0.60%     85.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1220     11.69%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          130      1.25%     98.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           44      0.42%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          133      1.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        10435                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               13982                       # Number of instructions committed
system.cpu2.commit.committedOps                 14468                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          2673                       # Number of memory references committed
system.cpu2.commit.loads                         2305                       # Number of loads committed
system.cpu2.commit.membars                         23                       # Number of memory barriers committed
system.cpu2.commit.branches                      3048                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    11503                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  53                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           11408     78.85%     78.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            387      2.67%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           2305     15.93%     97.46% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           368      2.54%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            14468                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  133                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       25531                       # The number of ROB reads
system.cpu2.rob.rob_writes                      30998                       # The number of ROB writes
system.cpu2.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       75499                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      13982                       # Number of Instructions Simulated
system.cpu2.committedOps                        14468                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.009155                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.009155                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.990928                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.990928                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   20529                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   7501                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    52281                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   17590                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   3289                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            4.590114                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               2740                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               37                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            74.054054                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     4.590114                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.004483                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.004483                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           37                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.036133                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5722                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5722                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         2400                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           2400                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          337                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           337                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         2737                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            2737                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         2738                       # number of overall hits
system.cpu2.dcache.overall_hits::total           2738                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           66                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           25                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data           91                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            91                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data           92                       # number of overall misses
system.cpu2.dcache.overall_misses::total           92                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2706000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2706000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1158750                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1158750                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        36000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        36000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      3864750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3864750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      3864750                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3864750                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         2466                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         2466                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          362                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          362                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         2828                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         2828                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         2830                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         2830                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.026764                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.026764                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.069061                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.069061                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.032178                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032178                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.032509                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032509                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data        41000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        41000                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data        46350                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        46350                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 42469.780220                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42469.780220                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 42008.152174                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42008.152174                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           29                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           44                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           44                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           37                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           10                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           47                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           48                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1182750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1182750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       333500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       333500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1516250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1516250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1525750                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1525750                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.015004                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015004                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.027624                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.027624                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.016620                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016620                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.016961                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016961                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 31966.216216                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 31966.216216                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data        33350                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        33350                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 32260.638298                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32260.638298                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 31786.458333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 31786.458333                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            6.092453                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               4345                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            80.462963                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     6.092453                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.011899                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.011899                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             8874                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            8874                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         4345                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           4345                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         4345                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            4345                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         4345                       # number of overall hits
system.cpu2.icache.overall_hits::total           4345                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           65                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           65                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           65                       # number of overall misses
system.cpu2.icache.overall_misses::total           65                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4114749                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4114749                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4114749                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4114749                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4114749                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4114749                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         4410                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         4410                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         4410                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         4410                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         4410                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         4410                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.014739                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.014739                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.014739                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.014739                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.014739                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.014739                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 63303.830769                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63303.830769                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 63303.830769                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63303.830769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 63303.830769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63303.830769                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1403                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    87.687500                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3499499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3499499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3499499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3499499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3499499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3499499                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.012245                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.012245                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.012245                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.012245                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.012245                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.012245                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 64805.537037                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64805.537037                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 64805.537037                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64805.537037                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 64805.537037                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64805.537037                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   3168                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             2875                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              131                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                1540                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   1456                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.545455                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    111                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           13766                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              1688                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         15044                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       3168                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              1567                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         8131                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    297                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                     4021                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   36                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             10185                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.594404                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.236374                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    2407     23.63%     23.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    3466     34.03%     57.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     163      1.60%     59.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    4149     40.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               10185                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.230132                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.092837                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1442                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 1430                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     7112                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                   81                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   120                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 118                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 14814                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  527                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   120                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    1819                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    118                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1229                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     6805                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                   94                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 14379                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  166                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                   73                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenamedOperands              23436                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups                69772                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           19787                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                22177                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    1258                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                      263                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                2415                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                463                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              110                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              50                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     14153                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 40                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    13831                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               52                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined            991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         2693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        10185                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.357977                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.120614                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3288     32.28%     32.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               1837     18.04%     50.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               3248     31.89%     82.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               1750     17.18%     99.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                 62      0.61%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          10185                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1634     67.41%     67.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    21      0.87%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     68.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   505     20.83%     89.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  264     10.89%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                10657     77.05%     77.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 387      2.80%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                2380     17.21%     97.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                407      2.94%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 13831                       # Type of FU issued
system.cpu3.iq.rate                          1.004722                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2424                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.175258                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             40320                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            15186                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        13530                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 16255                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          284                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          103                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   120                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     49                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              14196                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 2415                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 463                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                17                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            14                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 104                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                13647                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 2300                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              181                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        2694                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    2772                       # Number of branches executed
system.cpu3.iew.exec_stores                       394                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.991356                       # Inst execution rate
system.cpu3.iew.wb_sent                         13551                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        13530                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                     9357                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    15449                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.982856                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.605670                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts            804                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              103                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        10016                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.318091                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.809018                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3875     38.69%     38.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         4128     41.21%     79.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          365      3.64%     83.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          214      2.14%     85.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           54      0.54%     86.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1090     10.88%     97.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          124      1.24%     98.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           36      0.36%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          130      1.30%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        10016                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               12737                       # Number of instructions committed
system.cpu3.commit.committedOps                 13202                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          2491                       # Number of memory references committed
system.cpu3.commit.loads                         2131                       # Number of loads committed
system.cpu3.commit.membars                         22                       # Number of memory barriers committed
system.cpu3.commit.branches                      2733                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    10547                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  50                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           10324     78.20%     78.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            387      2.93%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.13% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           2131     16.14%     97.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           360      2.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            13202                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  130                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       23710                       # The number of ROB reads
system.cpu3.rob.rob_writes                      28187                       # The number of ROB writes
system.cpu3.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       75843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      12737                       # Number of Instructions Simulated
system.cpu3.committedOps                        13202                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.080788                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.080788                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.925251                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.925251                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   18686                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   6936                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    47550                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   15675                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   3072                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            4.818105                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               2546                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               41                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            62.097561                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     4.818105                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.004705                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004705                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.040039                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             5325                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            5325                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         2213                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           2213                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          328                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           328                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data            1                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data         2541                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            2541                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         2542                       # number of overall hits
system.cpu3.dcache.overall_hits::total           2542                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           63                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           26                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           89                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            89                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           90                       # number of overall misses
system.cpu3.dcache.overall_misses::total           90                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1901000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1901000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1159500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1159500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        24000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        24000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3060500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3060500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3060500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3060500                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         2276                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         2276                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          354                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          354                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         2630                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         2630                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         2632                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         2632                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.027680                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027680                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.073446                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.073446                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.033840                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.033840                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.034195                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.034195                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 30174.603175                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30174.603175                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 44596.153846                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 44596.153846                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 34387.640449                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34387.640449                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 34005.555556                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34005.555556                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           26                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           40                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           40                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           37                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           49                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           50                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1033750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1033750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       354000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       354000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1387750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1387750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1397250                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1397250                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.016257                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.016257                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.033898                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.033898                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.018631                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.018631                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.018997                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.018997                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 27939.189189                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27939.189189                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data        29500                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        29500                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 28321.428571                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28321.428571                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data        27945                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total        27945                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            5.851193                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3953                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            74.584906                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     5.851193                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.011428                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.011428                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             8095                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            8095                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         3953                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           3953                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         3953                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            3953                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         3953                       # number of overall hits
system.cpu3.icache.overall_hits::total           3953                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           68                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           68                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           68                       # number of overall misses
system.cpu3.icache.overall_misses::total           68                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4361499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4361499                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4361499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4361499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4361499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4361499                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         4021                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         4021                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         4021                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         4021                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         4021                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         4021                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.016911                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.016911                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.016911                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.016911                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.016911                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.016911                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 64139.691176                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64139.691176                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 64139.691176                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64139.691176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 64139.691176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64139.691176                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1620                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   147.272727                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3649499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3649499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3649499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3649499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3649499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3649499                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.013181                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.013181                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.013181                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.013181                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.013181                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.013181                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 68858.471698                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 68858.471698                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 68858.471698                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 68858.471698                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 68858.471698                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 68858.471698                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1063                       # Transaction distribution
system.membus.trans_dist::ReadResp               1062                       # Transaction distribution
system.membus.trans_dist::Writeback                 6                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              20                       # Transaction distribution
system.membus.trans_dist::ReadExReq               192                       # Transaction distribution
system.membus.trans_dist::ReadExResp              192                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        20992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   73664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              122                       # Total snoops (count)
system.membus.snoop_fanout::samples              1281                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    1281    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                1281                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1642498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3286750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1758495                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             280000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy             281000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer9.occupancy             287250                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer10.occupancy            260750                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer13.occupancy            284250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer14.occupancy            256250                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
