module mod_counter (input clk,
                    input rst, 
                    output count); 
  
  logic[3:0] counter = 1'd0;   
  parameter MAX_COUNT = 4'd10; //Set the counter's maximum value 
  
  always @(posedge clk or negedge rst)
    begin 
      
      counter = counter + 1'd1;
      count = counter;
      
      if((counter == MAX_COUNT) or rst)
      	counter <= 1'd0;
           
    end   
  
endmodule 