2019-10-15 12:02:05 INFO : distributing menu...
2019-10-15 12:02:05 INFO : loading resource information from JSON: /home/bergauer/github/cms-l1-globaltrigger/tm-vhdlproducer/tmVhdlProducer/config/resource_default.json
2019-10-15 12:02:05 INFO : :: listing resources...
2019-10-15 12:02:05 INFO : thresholds:
2019-10-15 12:02:05 INFO :  * floor: sliceLUTs=17.00%, processors=0.00%
2019-10-15 12:02:05 INFO :  * ceiling: sliceLUTs=90.00%, processors=100.00%
2019-10-15 12:02:05 INFO : instances:
2019-10-15 12:02:05 INFO :  * MuonCondition[ muon ]: sliceLUTs=0.01%, processors=0.00%
2019-10-15 12:02:05 INFO :  * MuonCondition[ muon, muon ]: sliceLUTs=0.01%, processors=0.00%
2019-10-15 12:02:05 INFO :    * tbpt: sliceLUTs=0.08%, processors=0.33%: 
2019-10-15 12:02:05 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :  * MuonCondition[ muon, muon, muon ]: sliceLUTs=0.01%, processors=0.00%
2019-10-15 12:02:05 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :  * MuonCondition[ muon, muon, muon, muon ]: sliceLUTs=0.01%, processors=0.00%
2019-10-15 12:02:05 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :  * CaloCondition[ calo ]: sliceLUTs=0.00%, processors=0.00%
2019-10-15 12:02:05 INFO :  * CaloCondition[ calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2019-10-15 12:02:05 INFO :    * tbpt: sliceLUTs=0.05%, processors=0.33%: 
2019-10-15 12:02:05 INFO :  * CaloCondition[ calo, calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2019-10-15 12:02:05 INFO :  * CaloCondition[ calo, calo, calo, calo ]: sliceLUTs=0.07%, processors=0.00%
2019-10-15 12:02:05 INFO :  * CaloConditionOvRm[ calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2019-10-15 12:02:05 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2019-10-15 12:02:05 INFO :  * CaloConditionOvRm[ calo, calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2019-10-15 12:02:05 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2019-10-15 12:02:05 INFO :    * tbpt: sliceLUTs=0.05%, processors=0.33%: 
2019-10-15 12:02:05 INFO :  * CaloConditionOvRm[ calo, calo, calo, calo ]: sliceLUTs=0.00%, processors=0.00%
2019-10-15 12:02:05 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2019-10-15 12:02:05 INFO :  * CaloConditionOvRm[ calo, calo, calo, calo, calo ]: sliceLUTs=0.07%, processors=0.00%
2019-10-15 12:02:05 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2019-10-15 12:02:05 INFO :  * CorrelationCondition[ calo, calo ]: sliceLUTs=0.03%, processors=0.00%
2019-10-15 12:02:05 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dr: sliceLUTs=0.00%, processors=0.06%: 
2019-10-15 12:02:05 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.33%: 
2019-10-15 12:02:05 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%: 
2019-10-15 12:02:05 INFO :  * CorrelationCondition[ calo, muon ]: sliceLUTs=0.05%, processors=0.00%
2019-10-15 12:02:05 INFO :    * deta: sliceLUTs=0.01%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dr: sliceLUTs=0.05%, processors=0.06%: 
2019-10-15 12:02:05 INFO :    * tbpt: sliceLUTs=0.00%, processors=0.39%: 
2019-10-15 12:02:05 INFO :    * mass: sliceLUTs=0.12%, processors=0.14%: 
2019-10-15 12:02:05 INFO :  * CorrelationCondition[ calo, esum ]: sliceLUTs=0.02%, processors=0.00%
2019-10-15 12:02:05 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * tbpt: sliceLUTs=0.04%, processors=0.41%: 
2019-10-15 12:02:05 INFO :    * mass: sliceLUTs=0.01%, processors=0.08%: 
2019-10-15 12:02:05 INFO :  * CorrelationCondition[ muon, esum ]: sliceLUTs=0.08%, processors=0.00%
2019-10-15 12:02:05 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.61%: 
2019-10-15 12:02:05 INFO :    * mass: sliceLUTs=0.02%, processors=0.14%: 
2019-10-15 12:02:05 INFO :  * CorrelationCondition[ muon, muon ]: sliceLUTs=0.04%, processors=0.00%
2019-10-15 12:02:05 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dphi: sliceLUTs=0.01%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dr: sliceLUTs=0.04%, processors=0.06%: 
2019-10-15 12:02:05 INFO :    * tbpt: sliceLUTs=0.03%, processors=0.33%: 
2019-10-15 12:02:05 INFO :    * mass: sliceLUTs=0.07%, processors=0.08%: 
2019-10-15 12:02:05 INFO :    * chgcor: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :  * CorrelationConditionOvRm[ calo, calo ]: sliceLUTs=0.03%, processors=0.00%
2019-10-15 12:02:05 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dr: sliceLUTs=0.03%, processors=0.06%: 
2019-10-15 12:02:05 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.33%: 
2019-10-15 12:02:05 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%: 
2019-10-15 12:02:05 INFO :  * CorrelationConditionOvRm[ calo, calo, calo ]: sliceLUTs=0.10%, processors=0.00%
2019-10-15 12:02:05 INFO :    * deta: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dphi: sliceLUTs=0.00%, processors=0.00%: 
2019-10-15 12:02:05 INFO :    * dr: sliceLUTs=0.03%, processors=0.06%: 
2019-10-15 12:02:05 INFO :    * tbpt: sliceLUTs=0.02%, processors=0.33%: 
2019-10-15 12:02:05 INFO :    * mass: sliceLUTs=0.03%, processors=0.08%: 
2019-10-15 12:02:05 INFO :  * EsumsCondition[ esum ]: sliceLUTs=0.00%, processors=0.00%
2019-10-15 12:02:05 INFO :  * MinBiasCondition[ bias ]: sliceLUTs=0.00%, processors=0.00%
2019-10-15 12:02:05 INFO :  * ExternalCondition[ ext ]: sliceLUTs=0.00%, processors=0.00%
2019-10-15 12:02:05 INFO :  * TowerCountCondition[ count ]: sliceLUTs=0.00%, processors=0.00%
2019-10-15 12:02:05 INFO :  * SignalCondition[ signal ]: sliceLUTs=0.00%, processors=0.00%
2019-10-15 12:02:05 INFO : |-----------------------------------------------------------------------------|
2019-10-15 12:02:05 INFO : |                                                                             |
2019-10-15 12:02:05 INFO : | Algorithms sorted by payload (descending)                                   |
2019-10-15 12:02:05 INFO : |                                                                             |
2019-10-15 12:02:05 INFO : |-----------------------------------------------------------------------------|
2019-10-15 12:02:05 INFO : |-------|-----------|---------|-----------------------------------------------|
2019-10-15 12:02:05 INFO : | Index | SliceLUTs | DSPs    | Name                                          |
2019-10-15 12:02:05 INFO : |-------|-----------|---------|-----------------------------------------------|
2019-10-15 12:02:05 INFO : |     0 |    0.048% |  8.064% | L1_Test_Jet30_Tau45_Rmovlp                    |
2019-10-15 12:02:05 INFO : |     1 |    0.072% |  8.064% | L1_Test_DoubleJet30_Tau45_Rmovlp              |
2019-10-15 12:02:05 INFO : |     2 |    0.096% |  8.064% | L1_Test_TripleJet30_Tau45_Rmovlp              |
2019-10-15 12:02:05 INFO : |     3 |    4.200% |  8.064% | L1_Test_QuadJet30_Tau45_Rmovlp                |
2019-10-15 12:02:05 INFO : |-------|-----------|---------|-----------------------------------------------|
2019-10-15 12:02:05 INFO : |-----------------------------------------------------------------------------|
2019-10-15 12:02:05 INFO : distributing algorithms, shadow ratio: 0.0
2019-10-15 12:02:05 INFO : starting algorithm distribution for 4 algorithms on 1 modules using shadow ratio of 0.0
2019-10-15 12:02:05 INFO :  . adding L1_Test_Jet30_Tau45_Rmovlp (0) to module 0
2019-10-15 12:02:05 INFO :  . adding L1_Test_DoubleJet30_Tau45_Rmovlp (1) to module 0
2019-10-15 12:02:05 INFO :  . adding L1_Test_TripleJet30_Tau45_Rmovlp (2) to module 0
2019-10-15 12:02:05 INFO :  . adding L1_Test_QuadJet30_Tau45_Rmovlp (3) to module 0
2019-10-15 12:02:05 INFO : |-----------------------------------------------------------------------------|
2019-10-15 12:02:05 INFO : |                                                                             |
2019-10-15 12:02:05 INFO : | Detailed distribition on 1 modules, shadow ratio: 0.0                       |
2019-10-15 12:02:05 INFO : |                                                                             |
2019-10-15 12:02:05 INFO : |------------|----------------------------------------------------------------|
2019-10-15 12:02:05 INFO : | Module     | Algorithm                                                      |
2019-10-15 12:02:05 INFO : | ID | Index | Index | Name                                                   |
2019-10-15 12:02:05 INFO : |----|-------|-------|--------------------------------------------------------|
2019-10-15 12:02:05 INFO : |  0 |     0 |     0 | L1_Test_Jet30_Tau45_Rmovlp                             |
2019-10-15 12:02:05 INFO : |  0 |     1 |     1 | L1_Test_DoubleJet30_Tau45_Rmovlp                       |
2019-10-15 12:02:05 INFO : |  0 |     2 |     2 | L1_Test_TripleJet30_Tau45_Rmovlp                       |
2019-10-15 12:02:05 INFO : |  0 |     3 |     3 | L1_Test_QuadJet30_Tau45_Rmovlp                         |
2019-10-15 12:02:05 INFO : |----|-------|-------|--------------------------------------------------------|
2019-10-15 12:02:05 INFO : |-----------------------------------------------------------------------------|
2019-10-15 12:02:05 INFO : |                                                                             |
2019-10-15 12:02:05 INFO : | Condition distribution, sorted by weight (ascending)                        |
2019-10-15 12:02:05 INFO : |                                                                             |
2019-10-15 12:02:05 INFO : |-----------------------------------------------------------------------------|
2019-10-15 12:02:05 INFO : | Name                                             | Modules                  |
2019-10-15 12:02:05 INFO : |--------------------------------------------------|--------------------------|
2019-10-15 12:02:05 INFO : | SingleJETOvRm_i1                                 | 0                        |
2019-10-15 12:02:05 INFO : | DoubleJETOvRm_i0                                 | 0                        |
2019-10-15 12:02:05 INFO : | TripleJETOvRm_i2                                 | 0                        |
2019-10-15 12:02:05 INFO : | QuadJETOvRm_i3                                   | 0                        |
2019-10-15 12:02:05 INFO : |--------------------------------------------------|--------------------------|
2019-10-15 12:02:05 INFO : |-----------------------------------------------------------------------------|
2019-10-15 12:02:05 INFO : |                                                                             |
2019-10-15 12:02:05 INFO : | Summary for distribution on 1 modules, shadow ratio: 0.0                    |
2019-10-15 12:02:05 INFO : |                                                                             |
2019-10-15 12:02:05 INFO : |-------------------------------------|---------------------------------------|
2019-10-15 12:02:05 INFO : | Module                              | Payload                               |
2019-10-15 12:02:05 INFO : | ID | Algorithms | Conditions | Rel. | SliceLUTs | DSPs    |                 |
2019-10-15 12:02:05 INFO : |----|------------|------------|------|-----------|---------|-----------------|
2019-10-15 12:02:05 INFO : |  0 |          4 |          4 | 1.00 |    21.42% |  32.26% |                 |
2019-10-15 12:02:05 INFO : |----|------------|------------|------|-----------|---------|-----------------|
2019-10-15 12:02:05 INFO : writing VHDL modules...
2019-10-15 12:02:05 INFO : writing 4 algorithms to 1 module(s)
2019-10-15 12:02:05 INFO : writing output for module: 0
2019-10-15 12:02:05 INFO : algo_index.vhd          : /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v5-d1/vhdl/module_0/src/algo_index.vhd
2019-10-15 12:02:05 INFO : gtl_module_signals.vhd  : /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v5-d1/vhdl/module_0/src/gtl_module_signals.vhd
2019-10-15 12:02:05 INFO : gtl_module_instances.vhd: /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v5-d1/vhdl/module_0/src/gtl_module_instances.vhd
2019-10-15 12:02:05 INFO : ugt_constants.vhd       : /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v5-d1/vhdl/module_0/src/ugt_constants.vhd
2019-10-15 12:02:05 INFO : writing updated XML file /home/bergauer/L1Menu_test_compare_gtl_struct_v5.xml
2019-10-15 12:02:05 INFO : reading source XML menu file /home/bergauer/L1Menu_test_compare_gtl_struct_v5.xml
2019-10-15 12:02:05 INFO : processing menu "L1Menu_test_compare_gtl_struct_v5" ... 
2019-10-15 12:02:05 INFO : updating menu information...
2019-10-15 12:02:05 INFO : uuid_menu     : 7980afa2-2223-470a-a8cd-d79883406ff9
2019-10-15 12:02:05 INFO : uuid_firmware : b73191c2-b016-4684-be31-cd40e5e1e44c
2019-10-15 12:02:05 INFO : n_modules     : 1
2019-10-15 12:02:05 INFO : writing target XML menu file /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v5-d1/xml/L1Menu_test_compare_gtl_struct_v5-d1.xml
2019-10-15 12:02:05 INFO : generating menu documentation...
2019-10-15 12:02:05 INFO : writing HTML documentation /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v5-d1/xml/L1Menu_test_compare_gtl_struct_v5-d1.xml
2019-10-15 12:02:06 INFO : writing TWIKI page template /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v5-d1/xml/L1Menu_test_compare_gtl_struct_v5-d1.xml
2019-10-15 12:02:07 INFO : patching filenames...
2019-10-15 12:02:07 INFO : /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v5-d1/doc/L1Menu_test_compare_gtl_struct_v5.html --> /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v5-d1/doc/L1Menu_test_compare_gtl_struct_v5-d1.html
2019-10-15 12:02:07 INFO : /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v5-d1/doc/L1Menu_test_compare_gtl_struct_v5.twiki --> /home/bergauer/github/herbberg/l1menus/L1Menu_test_compare_gtl_struct_v5-d1/doc/L1Menu_test_compare_gtl_struct_v5-d1.twiki
2019-10-15 12:02:07 INFO : done.
