
[![GPLv3 License](https://img.shields.io/badge/License-GPL%20v3-orange.svg)](https://opensource.org/licenses/) [![MIT License](https://img.shields.io/apm/l/atomic-design-ui.svg?)](https://github.com/arvin2079/atomic-design-ui/blob/master/LICENSEs)
## Verilog implementation of circuits listed below :
- `n-bit carry-look-ahead full-adder`
- `Shift-register`
- `2 to 1 and 4 to 1 multiplexer`
- `D Flip-Flop`
- `MIPS machine data-path`
	- `Increment program counter`
	- `1k-64bit memory`

## Usage :
```bash
## iverilog compile command :
iverilog -o [DESTINATION_FILE] [VERILOG_FILE.v]

## iverilog execution command :
vvp [DESTINATION_FILE]
```
## License
The MIT License (MIT)

Copyright (c) 2020 Arvin Sadeghi

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

## Contributing
Pull requests are welcome.
Please open an issue first to discuss what you would like to change  For major changes.
Feel free to use the source by the way :wink:.
