Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May  2 14:08:06 2018
| Host         : DESKTOP-COSF6I6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1/screen_refresh_count_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/stopwatch_count_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ds1/pattern_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ds1/pattern_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ds1/pattern_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ds1/pattern_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 49 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.948        0.000                      0                   74        0.319        0.000                      0                   74        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.948        0.000                      0                   74        0.319        0.000                      0                   74        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.704ns (19.620%)  route 2.884ns (80.380%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.625     5.146    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  c1/stopwatch_count_reg[17]/Q
                         net (fo=3, routed)           1.219     6.821    c1/stopwatch_count_reg[17]
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.945 r  c1/stopwatch_count[0]_i_3/O
                         net (fo=1, routed)           0.782     7.727    c1/stopwatch_count[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.851 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.883     8.734    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507    14.848    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[16]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.682    c1/stopwatch_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.704ns (19.620%)  route 2.884ns (80.380%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.625     5.146    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  c1/stopwatch_count_reg[17]/Q
                         net (fo=3, routed)           1.219     6.821    c1/stopwatch_count_reg[17]
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.945 r  c1/stopwatch_count[0]_i_3/O
                         net (fo=1, routed)           0.782     7.727    c1/stopwatch_count[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.851 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.883     8.734    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507    14.848    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[17]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.682    c1/stopwatch_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.704ns (19.620%)  route 2.884ns (80.380%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.625     5.146    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  c1/stopwatch_count_reg[17]/Q
                         net (fo=3, routed)           1.219     6.821    c1/stopwatch_count_reg[17]
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.945 r  c1/stopwatch_count[0]_i_3/O
                         net (fo=1, routed)           0.782     7.727    c1/stopwatch_count[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.851 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.883     8.734    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507    14.848    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[18]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.682    c1/stopwatch_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.704ns (19.620%)  route 2.884ns (80.380%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.625     5.146    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  c1/stopwatch_count_reg[17]/Q
                         net (fo=3, routed)           1.219     6.821    c1/stopwatch_count_reg[17]
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.945 r  c1/stopwatch_count[0]_i_3/O
                         net (fo=1, routed)           0.782     7.727    c1/stopwatch_count[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.851 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.883     8.734    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507    14.848    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[19]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.682    c1/stopwatch_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 c1/screen_refresh_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.766ns (22.545%)  route 2.632ns (77.455%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.623     5.144    c1/clock
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  c1/screen_refresh_count_reg[11]/Q
                         net (fo=3, routed)           0.819     6.481    c1/screen_refresh_count_reg[11]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  c1/screen_refresh_count[0]_i_4/O
                         net (fo=1, routed)           1.010     7.615    c1/screen_refresh_count[0]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  c1/screen_refresh_count[0]_i_1/O
                         net (fo=17, routed)          0.803     8.542    c1/clear
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.506    14.847    c1/clock
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[10]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.585    c1/screen_refresh_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 c1/screen_refresh_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.766ns (22.545%)  route 2.632ns (77.455%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.623     5.144    c1/clock
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  c1/screen_refresh_count_reg[11]/Q
                         net (fo=3, routed)           0.819     6.481    c1/screen_refresh_count_reg[11]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  c1/screen_refresh_count[0]_i_4/O
                         net (fo=1, routed)           1.010     7.615    c1/screen_refresh_count[0]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  c1/screen_refresh_count[0]_i_1/O
                         net (fo=17, routed)          0.803     8.542    c1/clear
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.506    14.847    c1/clock
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[11]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.585    c1/screen_refresh_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 c1/screen_refresh_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.766ns (22.545%)  route 2.632ns (77.455%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.623     5.144    c1/clock
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  c1/screen_refresh_count_reg[11]/Q
                         net (fo=3, routed)           0.819     6.481    c1/screen_refresh_count_reg[11]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  c1/screen_refresh_count[0]_i_4/O
                         net (fo=1, routed)           1.010     7.615    c1/screen_refresh_count[0]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  c1/screen_refresh_count[0]_i_1/O
                         net (fo=17, routed)          0.803     8.542    c1/clear
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.506    14.847    c1/clock
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[8]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.585    c1/screen_refresh_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 c1/screen_refresh_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.766ns (22.545%)  route 2.632ns (77.455%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.623     5.144    c1/clock
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  c1/screen_refresh_count_reg[11]/Q
                         net (fo=3, routed)           0.819     6.481    c1/screen_refresh_count_reg[11]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  c1/screen_refresh_count[0]_i_4/O
                         net (fo=1, routed)           1.010     7.615    c1/screen_refresh_count[0]_i_4_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  c1/screen_refresh_count[0]_i_1/O
                         net (fo=17, routed)          0.803     8.542    c1/clear
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.506    14.847    c1/clock
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[9]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.585    c1/screen_refresh_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.704ns (20.408%)  route 2.746ns (79.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.625     5.146    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  c1/stopwatch_count_reg[17]/Q
                         net (fo=3, routed)           1.219     6.821    c1/stopwatch_count_reg[17]
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.945 r  c1/stopwatch_count[0]_i_3/O
                         net (fo=1, routed)           0.782     7.727    c1/stopwatch_count[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.851 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.745     8.596    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X58Y18         FDRE                                         r  c1/stopwatch_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    c1/clock
    SLICE_X58Y18         FDRE                                         r  c1/stopwatch_count_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDRE (Setup_fdre_C_R)       -0.429    14.659    c1/stopwatch_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 c1/stopwatch_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.704ns (20.408%)  route 2.746ns (79.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.625     5.146    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  c1/stopwatch_count_reg[17]/Q
                         net (fo=3, routed)           1.219     6.821    c1/stopwatch_count_reg[17]
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.945 r  c1/stopwatch_count[0]_i_3/O
                         net (fo=1, routed)           0.782     7.727    c1/stopwatch_count[0]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.851 r  c1/stopwatch_count[0]_i_1/O
                         net (fo=20, routed)          0.745     8.596    c1/stopwatch_count[0]_i_1_n_0
    SLICE_X58Y18         FDRE                                         r  c1/stopwatch_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    c1/clock
    SLICE_X58Y18         FDRE                                         r  c1/stopwatch_count_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDRE (Setup_fdre_C_R)       -0.429    14.659    c1/stopwatch_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 c1/screen_refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    c1/clock
    SLICE_X60Y19         FDRE                                         r  c1/screen_refresh_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  c1/screen_refresh_count_reg[0]/Q
                         net (fo=2, routed)           0.174     1.807    c1/screen_refresh_count_reg[0]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  c1/screen_refresh_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.852    c1/screen_refresh_count[0]_i_5_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.922 r  c1/screen_refresh_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.922    c1/screen_refresh_count_reg[0]_i_2_n_7
    SLICE_X60Y19         FDRE                                         r  c1/screen_refresh_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    c1/clock
    SLICE_X60Y19         FDRE                                         r  c1/screen_refresh_count_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.134     1.603    c1/screen_refresh_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 c1/screen_refresh_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.273ns (59.396%)  route 0.187ns (40.604%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    c1/clock
    SLICE_X60Y22         FDRE                                         r  c1/screen_refresh_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  c1/screen_refresh_count_reg[15]/Q
                         net (fo=3, routed)           0.187     1.818    c1/screen_refresh_count_reg[15]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.927 r  c1/screen_refresh_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    c1/screen_refresh_count_reg[12]_i_1_n_4
    SLICE_X60Y22         FDRE                                         r  c1/screen_refresh_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     1.978    c1/clock
    SLICE_X60Y22         FDRE                                         r  c1/screen_refresh_count_reg[15]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    c1/screen_refresh_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 c1/screen_refresh_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    c1/clock
    SLICE_X60Y20         FDRE                                         r  c1/screen_refresh_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  c1/screen_refresh_count_reg[4]/Q
                         net (fo=2, routed)           0.183     1.815    c1/screen_refresh_count_reg[4]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.930 r  c1/screen_refresh_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    c1/screen_refresh_count_reg[4]_i_1_n_7
    SLICE_X60Y20         FDRE                                         r  c1/screen_refresh_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     1.980    c1/clock
    SLICE_X60Y20         FDRE                                         r  c1/screen_refresh_count_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.602    c1/screen_refresh_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 c1/screen_refresh_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.582     1.465    c1/clock
    SLICE_X60Y23         FDRE                                         r  c1/screen_refresh_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  c1/screen_refresh_count_reg[16]/Q
                         net (fo=3, routed)           0.183     1.812    c1/screen_refresh_count_reg[16]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.927 r  c1/screen_refresh_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    c1/screen_refresh_count_reg[16]_i_1_n_7
    SLICE_X60Y23         FDRE                                         r  c1/screen_refresh_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.849     1.976    c1/clock
    SLICE_X60Y23         FDRE                                         r  c1/screen_refresh_count_reg[16]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.134     1.599    c1/screen_refresh_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 c1/stopwatch_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    c1/clock
    SLICE_X58Y15         FDRE                                         r  c1/stopwatch_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  c1/stopwatch_count_reg[0]/Q
                         net (fo=2, routed)           0.184     1.798    c1/stopwatch_count_reg[0]
    SLICE_X58Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  c1/stopwatch_count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.843    c1/stopwatch_count[0]_i_5_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.913 r  c1/stopwatch_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.913    c1/stopwatch_count_reg[0]_i_2_n_7
    SLICE_X58Y15         FDRE                                         r  c1/stopwatch_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    c1/clock
    SLICE_X58Y15         FDRE                                         r  c1/stopwatch_count_reg[0]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    c1/stopwatch_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 c1/screen_refresh_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.273ns (58.223%)  route 0.196ns (41.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    c1/clock
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  c1/screen_refresh_count_reg[11]/Q
                         net (fo=3, routed)           0.196     1.827    c1/screen_refresh_count_reg[11]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.936 r  c1/screen_refresh_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    c1/screen_refresh_count_reg[8]_i_1_n_4
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.852     1.979    c1/clock
    SLICE_X60Y21         FDRE                                         r  c1/screen_refresh_count_reg[11]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    c1/screen_refresh_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 c1/screen_refresh_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/screen_refresh_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.279ns (59.174%)  route 0.192ns (40.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    c1/clock
    SLICE_X60Y22         FDRE                                         r  c1/screen_refresh_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  c1/screen_refresh_count_reg[12]/Q
                         net (fo=3, routed)           0.192     1.824    c1/screen_refresh_count_reg[12]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.939 r  c1/screen_refresh_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    c1/screen_refresh_count_reg[12]_i_1_n_7
    SLICE_X60Y22         FDRE                                         r  c1/screen_refresh_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     1.978    c1/clock
    SLICE_X60Y22         FDRE                                         r  c1/screen_refresh_count_reg[12]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    c1/screen_refresh_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 c1/stopwatch_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    c1/clock
    SLICE_X58Y17         FDRE                                         r  c1/stopwatch_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  c1/stopwatch_count_reg[11]/Q
                         net (fo=2, routed)           0.194     1.806    c1/stopwatch_count_reg[11]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  c1/stopwatch_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    c1/stopwatch_count_reg[8]_i_1_n_4
    SLICE_X58Y17         FDRE                                         r  c1/stopwatch_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.856     1.983    c1/clock
    SLICE_X58Y17         FDRE                                         r  c1/stopwatch_count_reg[11]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    c1/stopwatch_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 c1/stopwatch_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  c1/stopwatch_count_reg[16]/Q
                         net (fo=3, routed)           0.188     1.798    c1/stopwatch_count_reg[16]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.913 r  c1/stopwatch_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    c1/stopwatch_count_reg[16]_i_1_n_7
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    c1/clock
    SLICE_X58Y19         FDRE                                         r  c1/stopwatch_count_reg[16]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    c1/stopwatch_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 c1/stopwatch_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/stopwatch_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    c1/clock
    SLICE_X58Y15         FDRE                                         r  c1/stopwatch_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  c1/stopwatch_count_reg[3]/Q
                         net (fo=2, routed)           0.195     1.809    c1/stopwatch_count_reg[3]
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  c1/stopwatch_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.917    c1/stopwatch_count_reg[0]_i_2_n_4
    SLICE_X58Y15         FDRE                                         r  c1/stopwatch_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    c1/clock
    SLICE_X58Y15         FDRE                                         r  c1/stopwatch_count_reg[3]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    c1/stopwatch_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   c1/screen_refresh_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   c1/screen_refresh_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   c1/screen_refresh_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   c1/screen_refresh_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   c1/screen_refresh_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   c1/screen_refresh_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   c1/screen_refresh_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   c1/screen_refresh_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   c1/screen_refresh_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   c1/screen_refresh_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   c1/screen_refresh_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   c1/screen_refresh_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   c1/screen_refresh_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   c1/screen_refresh_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   c1/screen_refresh_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   c1/screen_refresh_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   c1/screen_refresh_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   c1/stopwatch_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   c1/stopwatch_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   c1/screen_refresh_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   c1/screen_refresh_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   c1/screen_refresh_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   c1/screen_refresh_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   c1/screen_refresh_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   c1/stopwatch_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   c1/stopwatch_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   c1/stopwatch_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   c1/stopwatch_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   c1/stopwatch_count_reg[1]/C



