#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Wed Dec  2 18:40:13 2020
# Process ID: 9656
# Current directory: D:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 353.523 ; gain = 57.387
Command: link_design -top design_1_wrapper -part xc7z045ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_controller_dds_0_0/design_1_controller_dds_0_0.dcp' for cell 'design_1_i/controller_dds_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0.dcp' for cell 'design_1_i/dds_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_dds_compiler_1_0/design_1_dds_compiler_1_0.dcp' for cell 'design_1_i/dds_compiler_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_fir_dec_0_0/design_1_fir_dec_0_0.dcp' for cell 'design_1_i/fir_dec_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_fir_dec_0_1/design_1_fir_dec_0_1.dcp' for cell 'design_1_i/fir_dec_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_iq_mult_0_0/design_1_iq_mult_0_0.dcp' for cell 'design_1_i/iq_mult_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_250M_0/design_1_rst_clk_wiz_0_250M_0.dcp' for cell 'design_1_i/rst_clk_wiz_0_250M'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
INFO: [Netlist 29-17] Analyzing 398 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1485.934 ; gain = 616.520
Finished Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_250M_0/design_1_rst_clk_wiz_0_250M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_250M/U0'
Finished Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_250M_0/design_1_rst_clk_wiz_0_250M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_250M/U0'
Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_250M_0/design_1_rst_clk_wiz_0_250M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_250M/U0'
Finished Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_250M_0/design_1_rst_clk_wiz_0_250M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_250M/U0'
Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1485.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 112 instances

24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1485.934 ; gain = 1132.410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.934 . Memory (MB): peak = 1485.934 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1955d7917

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.918 . Memory (MB): peak = 1501.922 ; gain = 15.988

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1678.133 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1616180c7

Time (s): cpu = 00:00:02 ; elapsed = 00:01:17 . Memory (MB): peak = 1678.133 ; gain = 39.750

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: bbc3f2c4

Time (s): cpu = 00:00:03 ; elapsed = 00:01:18 . Memory (MB): peak = 1678.133 ; gain = 39.750
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 21 cells
INFO: [Opt 31-1021] In phase Retarget, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: b76c7989

Time (s): cpu = 00:00:03 ; elapsed = 00:01:18 . Memory (MB): peak = 1678.133 ; gain = 39.750
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 19 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: bb3d26ca

Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1678.133 ; gain = 39.750
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells
INFO: [Opt 31-1021] In phase Sweep, 1604 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: bb3d26ca

Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1678.133 ; gain = 39.750
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: bb3d26ca

Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1678.133 ; gain = 39.750
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: bb3d26ca

Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1678.133 ; gain = 39.750
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              21  |                                             68  |
|  Constant propagation         |               0  |              19  |                                             50  |
|  Sweep                        |               0  |              82  |                                           1604  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1678.133 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1566b9f85

Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 1678.133 ; gain = 39.750

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.604 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: c2b423a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1864.301 ; gain = 0.000
Ending Power Optimization Task | Checksum: c2b423a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1864.301 ; gain = 186.168

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c2b423a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1864.301 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1864.301 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: a209a0bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1864.301 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:01:28 . Memory (MB): peak = 1864.301 ; gain = 378.367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1864.301 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1864.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1864.301 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9334d0df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1864.301 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12a08375e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19068188c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19068188c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1864.301 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19068188c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2127141d9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-665] Processed cell design_1_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg. 8 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 24 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1864.301 ; gain = 0.000
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1864.301 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |           24  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           24  |              0  |                     3  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 77ba4306

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1864.301 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 143947178

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1864.301 ; gain = 0.000
Phase 2 Global Placement | Checksum: 143947178

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1843090c4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 175db10e0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b9d3cb9f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ecfc968e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 142c77a93

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18f2d6cdb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 66dd03c9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.301 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 66dd03c9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 100eb4c79

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 100eb4c79

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1864.301 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.590. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17c454775

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1864.301 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17c454775

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17c454775

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17c454775

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1864.301 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1864.301 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1d0d4c498

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1864.301 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d0d4c498

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1864.301 ; gain = 0.000
Ending Placer Task | Checksum: 14e0e32ba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1864.301 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1864.301 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1864.301 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.896 . Memory (MB): peak = 1864.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1864.301 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1864.301 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a0f703c9 ConstDB: 0 ShapeSum: ad172ef1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 159f33de5

Time (s): cpu = 00:01:41 ; elapsed = 00:01:24 . Memory (MB): peak = 1991.156 ; gain = 126.855
Post Restoration Checksum: NetGraph: dcb24b5a NumContArr: 7d40f28b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 159f33de5

Time (s): cpu = 00:01:41 ; elapsed = 00:01:24 . Memory (MB): peak = 2019.371 ; gain = 155.070

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 159f33de5

Time (s): cpu = 00:01:42 ; elapsed = 00:01:25 . Memory (MB): peak = 2029.520 ; gain = 165.219

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 159f33de5

Time (s): cpu = 00:01:42 ; elapsed = 00:01:25 . Memory (MB): peak = 2029.520 ; gain = 165.219
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12e566f98

Time (s): cpu = 00:01:46 ; elapsed = 00:01:28 . Memory (MB): peak = 2089.316 ; gain = 225.016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.543  | TNS=0.000  | WHS=-0.247 | THS=-282.638|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1e21d5190

Time (s): cpu = 00:01:48 ; elapsed = 00:01:29 . Memory (MB): peak = 2100.789 ; gain = 236.488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.543  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 14ea6e8b1

Time (s): cpu = 00:01:48 ; elapsed = 00:01:29 . Memory (MB): peak = 2104.797 ; gain = 240.496
Phase 2 Router Initialization | Checksum: 108edf948

Time (s): cpu = 00:01:48 ; elapsed = 00:01:29 . Memory (MB): peak = 2104.797 ; gain = 240.496

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11025
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11025
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 110296854

Time (s): cpu = 00:01:51 ; elapsed = 00:01:31 . Memory (MB): peak = 2104.797 ; gain = 240.496

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 523
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.386  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1960456a3

Time (s): cpu = 00:01:55 ; elapsed = 00:01:34 . Memory (MB): peak = 2104.797 ; gain = 240.496
Phase 4 Rip-up And Reroute | Checksum: 1960456a3

Time (s): cpu = 00:01:55 ; elapsed = 00:01:34 . Memory (MB): peak = 2104.797 ; gain = 240.496

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1960456a3

Time (s): cpu = 00:01:55 ; elapsed = 00:01:34 . Memory (MB): peak = 2104.797 ; gain = 240.496

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1960456a3

Time (s): cpu = 00:01:55 ; elapsed = 00:01:34 . Memory (MB): peak = 2104.797 ; gain = 240.496
Phase 5 Delay and Skew Optimization | Checksum: 1960456a3

Time (s): cpu = 00:01:55 ; elapsed = 00:01:34 . Memory (MB): peak = 2104.797 ; gain = 240.496

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15e54823d

Time (s): cpu = 00:01:56 ; elapsed = 00:01:35 . Memory (MB): peak = 2104.797 ; gain = 240.496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.402  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a2b42c46

Time (s): cpu = 00:01:56 ; elapsed = 00:01:35 . Memory (MB): peak = 2104.797 ; gain = 240.496
Phase 6 Post Hold Fix | Checksum: 1a2b42c46

Time (s): cpu = 00:01:56 ; elapsed = 00:01:35 . Memory (MB): peak = 2104.797 ; gain = 240.496

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.359477 %
  Global Horizontal Routing Utilization  = 0.470394 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13800a0ba

Time (s): cpu = 00:01:56 ; elapsed = 00:01:35 . Memory (MB): peak = 2104.797 ; gain = 240.496

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13800a0ba

Time (s): cpu = 00:01:57 ; elapsed = 00:01:35 . Memory (MB): peak = 2104.797 ; gain = 240.496

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14d222d4e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:36 . Memory (MB): peak = 2104.797 ; gain = 240.496

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.402  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14d222d4e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:36 . Memory (MB): peak = 2104.797 ; gain = 240.496
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:57 ; elapsed = 00:01:36 . Memory (MB): peak = 2104.797 ; gain = 240.496

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:00 ; elapsed = 00:01:37 . Memory (MB): peak = 2104.797 ; gain = 240.496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2104.797 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2110.516 ; gain = 5.719
INFO: [Common 17-1381] The checkpoint 'D:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 18:44:35 2020...
