// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conifer_jettag_accelerator_conifer_jettag_accelerator,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.029250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=245648,HLS_SYN_LUT=259848,HLS_VERSION=2024_2}" *)

module conifer_jettag_accelerator (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_ready;
wire    ap_CS_fsm_pp0_stage15;
wire    grp_copy_input_fu_118_gmem0_blk_n_AR;
wire    grp_copy_input_fu_118_gmem0_blk_n_R;
reg   [0:0] icmp_ln36_reg_809;
reg    ap_block_state16_pp0_stage15_iter0_grp6;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage15_subdone;
reg    ap_condition_exit_pp0_iter0_stage15;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] N;
reg    n_f_ap_vld;
reg    n_c_ap_vld;
wire   [31:0] x;
wire   [31:0] score;
reg    gmem0_blk_n_AR;
reg    gmem0_blk_n_R;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp1;
reg    ap_block_pp0_stage3_subdone_grp1_done_reg;
reg    ap_block_pp0_stage3_subdone_grp1;
reg    ap_block_pp0_stage3_subdone;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_grp2;
reg    ap_block_pp0_stage11_subdone_grp2_done_reg;
reg    ap_block_pp0_stage11_subdone_grp2;
reg    ap_block_pp0_stage11_subdone;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_grp3;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_grp4;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_grp5;
wire    ap_block_pp0_stage15_grp6;
wire    ap_block_pp0_stage0_grp7;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp8;
reg    ap_block_pp0_stage1_subdone_grp8_done_reg;
reg    ap_block_pp0_stage1_subdone_grp8;
reg    ap_block_pp0_stage1_subdone;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp9;
reg    ap_block_pp0_stage2_subdone_grp9_done_reg;
reg    ap_block_pp0_stage2_subdone_grp9;
reg    ap_block_pp0_stage2_subdone;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp10;
reg    ap_block_pp0_stage4_subdone_grp10_done_reg;
reg    ap_block_pp0_stage4_subdone_grp10;
reg    ap_block_pp0_stage4_subdone;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp11;
reg    ap_block_pp0_stage5_subdone_grp11_done_reg;
reg    ap_block_pp0_stage5_subdone_grp11;
reg    ap_block_pp0_stage5_subdone;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_grp12;
reg    ap_block_pp0_stage6_subdone_grp12_done_reg;
reg    ap_block_pp0_stage6_subdone_grp12;
reg    ap_block_pp0_stage6_subdone;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_grp13;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_grp14;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_grp15;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_grp16;
wire    grp_copy_output_fu_174_gmem0_blk_n_AW;
wire    grp_copy_output_fu_174_gmem0_blk_n_W;
wire    grp_copy_output_fu_174_gmem0_blk_n_B;
reg    gmem0_blk_n_AW;
reg    gmem0_blk_n_W;
reg    gmem0_blk_n_B;
wire    ap_block_pp0_stage1_grp17;
reg    ap_block_pp0_stage1_subdone_grp17_done_reg;
reg    ap_block_pp0_stage1_subdone_grp17;
wire    ap_block_pp0_stage2_grp18;
reg    ap_block_pp0_stage2_subdone_grp18_done_reg;
reg    ap_block_pp0_stage2_subdone_grp18;
wire    ap_block_pp0_stage3_grp19;
reg    ap_block_pp0_stage3_subdone_grp19_done_reg;
reg    ap_block_pp0_stage3_subdone_grp19;
wire    ap_block_pp0_stage4_grp20;
reg    ap_block_pp0_stage4_subdone_grp20_done_reg;
reg    ap_block_pp0_stage4_subdone_grp20;
wire    ap_block_pp0_stage5_grp21;
reg    ap_block_pp0_stage5_subdone_grp21_done_reg;
reg    ap_block_pp0_stage5_subdone_grp21;
wire    ap_block_pp0_stage6_grp22;
reg    ap_block_pp0_stage6_subdone_grp22_done_reg;
reg    ap_block_pp0_stage6_subdone_grp22;
wire    ap_block_pp0_stage11_grp23;
reg    ap_block_pp0_stage11_subdone_grp23_done_reg;
reg    ap_block_pp0_stage11_subdone_grp23;
wire   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_ap_return;
reg   [17:0] reg_188;
wire    ap_block_pp0_stage9_11001_ignoreCallOp315_grp0;
reg    ap_block_pp0_stage9_subdone_grp0_done_reg;
wire    ap_block_pp0_stage9_subdone_grp0;
reg    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage13_11001_ignoreCallOp329_grp0;
reg    ap_block_pp0_stage13_subdone_grp0_done_reg;
wire    ap_block_pp0_stage13_subdone_grp0;
reg    ap_block_pp0_stage13_subdone;
reg   [31:0] score_read_reg_787;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg_iter0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] score_read_reg_787_pp0_iter1_reg;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
reg   [31:0] score_read_reg_787_pp0_iter2_reg;
reg   [31:0] score_read_reg_787_pp0_iter3_reg;
reg   [31:0] x_read_reg_792;
reg   [31:0] N_read_reg_797;
reg   [30:0] n_2_reg_802;
reg    ap_block_state18_pp0_stage1_iter1_grp8;
reg    ap_block_state66_pp0_stage1_iter4_grp17;
reg    ap_block_pp0_stage1_11001;
reg   [30:0] n_2_reg_802_pp0_iter1_reg;
reg   [30:0] n_2_reg_802_pp0_iter2_reg;
reg   [30:0] n_2_reg_802_pp0_iter3_reg;
wire   [0:0] icmp_ln36_fu_206_p2;
reg   [0:0] icmp_ln36_reg_809_pp0_iter1_reg;
reg   [0:0] icmp_ln36_reg_809_pp0_iter2_reg;
reg   [0:0] icmp_ln36_reg_809_pp0_iter3_reg;
wire   [30:0] n_1_fu_211_p2;
reg   [30:0] n_1_reg_813;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg   [17:0] x_int_reg_818;
reg    ap_block_state25_pp0_stage8_iter1_grp14;
reg    ap_block_pp0_stage8_11001_grp14;
reg   [17:0] x_int_1_reg_823;
reg   [17:0] x_int_2_reg_828;
reg   [17:0] x_int_3_reg_833;
reg   [17:0] x_int_4_reg_838;
reg   [17:0] x_int_5_reg_843;
reg   [17:0] x_int_6_reg_848;
reg   [17:0] x_int_7_reg_853;
reg   [17:0] x_int_8_reg_858;
reg   [17:0] x_int_9_reg_863;
reg   [17:0] x_int_14_reg_868;
reg   [17:0] x_int_10_reg_873;
reg   [17:0] x_int_11_reg_878;
reg   [17:0] x_int_12_reg_883;
reg   [17:0] x_int_13_reg_888;
reg   [17:0] scores_reg_893;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
reg   [17:0] scores_1_reg_898;
reg   [17:0] scores_2_reg_903;
reg   [17:0] scores_3_reg_908;
reg   [17:0] scores_4_reg_913;
reg   [17:0] scores_5_reg_918;
reg   [17:0] scores_6_reg_923;
reg   [17:0] scores_7_reg_928;
reg   [17:0] scores_8_reg_933;
reg   [17:0] scores_9_reg_938;
reg   [17:0] scores_10_reg_943;
reg   [17:0] scores_11_reg_948;
reg   [17:0] scores_12_reg_953;
reg   [17:0] scores_13_reg_958;
reg   [17:0] scores_14_reg_963;
reg   [17:0] scores_15_reg_968;
reg   [17:0] scores_16_reg_973;
reg   [17:0] scores_17_reg_978;
reg   [17:0] scores_18_reg_983;
reg   [17:0] scores_19_reg_988;
reg   [17:0] scores_20_reg_993;
reg   [17:0] scores_21_reg_998;
reg   [17:0] scores_22_reg_1003;
reg   [17:0] scores_23_reg_1008;
reg   [17:0] scores_24_reg_1013;
reg   [17:0] scores_25_reg_1018;
reg   [17:0] scores_26_reg_1023;
reg   [17:0] scores_27_reg_1028;
reg   [17:0] scores_28_reg_1033;
reg   [17:0] scores_29_reg_1038;
reg   [17:0] scores_30_reg_1043;
reg   [17:0] scores_31_reg_1048;
reg   [17:0] scores_32_reg_1053;
reg   [17:0] scores_33_reg_1058;
reg   [17:0] scores_34_reg_1063;
reg   [17:0] scores_35_reg_1068;
reg   [17:0] scores_36_reg_1073;
reg   [17:0] scores_37_reg_1078;
reg   [17:0] scores_38_reg_1083;
reg   [17:0] scores_39_reg_1088;
reg   [17:0] scores_40_reg_1093;
reg   [17:0] scores_41_reg_1098;
reg   [17:0] scores_42_reg_1103;
reg   [17:0] scores_43_reg_1108;
reg   [17:0] scores_44_reg_1113;
reg   [17:0] scores_45_reg_1118;
reg   [17:0] scores_46_reg_1123;
reg   [17:0] scores_47_reg_1128;
reg   [17:0] scores_48_reg_1133;
reg   [17:0] scores_49_reg_1138;
reg   [17:0] scores_50_reg_1143;
reg   [17:0] scores_51_reg_1148;
reg   [17:0] scores_52_reg_1153;
reg   [17:0] scores_53_reg_1158;
reg   [17:0] scores_54_reg_1163;
reg   [17:0] scores_55_reg_1168;
reg   [17:0] scores_56_reg_1173;
reg   [17:0] scores_57_reg_1178;
reg   [17:0] scores_58_reg_1183;
reg   [17:0] scores_59_reg_1188;
reg   [17:0] scores_60_reg_1193;
reg   [17:0] scores_61_reg_1198;
reg   [17:0] scores_62_reg_1203;
reg   [17:0] scores_63_reg_1208;
reg   [17:0] scores_64_reg_1213;
reg   [17:0] scores_65_reg_1218;
reg   [17:0] scores_66_reg_1223;
reg   [17:0] scores_67_reg_1228;
reg   [17:0] scores_68_reg_1233;
reg   [17:0] scores_69_reg_1238;
reg   [17:0] scores_70_reg_1243;
reg   [17:0] scores_71_reg_1248;
reg   [17:0] scores_72_reg_1253;
reg   [17:0] scores_73_reg_1258;
reg   [17:0] scores_74_reg_1263;
reg   [17:0] scores_75_reg_1268;
reg   [17:0] scores_76_reg_1273;
reg   [17:0] scores_77_reg_1278;
reg   [17:0] scores_78_reg_1283;
reg   [17:0] scores_79_reg_1288;
reg   [17:0] scores_80_reg_1293;
reg   [17:0] scores_81_reg_1298;
reg   [17:0] scores_82_reg_1303;
reg   [17:0] scores_83_reg_1308;
reg   [17:0] scores_84_reg_1313;
reg   [17:0] scores_85_reg_1318;
reg   [17:0] scores_86_reg_1323;
reg   [17:0] scores_87_reg_1328;
reg   [17:0] scores_88_reg_1333;
reg   [17:0] scores_89_reg_1338;
reg   [17:0] scores_90_reg_1343;
reg   [17:0] scores_91_reg_1348;
reg   [17:0] scores_92_reg_1353;
reg   [17:0] scores_93_reg_1358;
reg   [17:0] scores_94_reg_1363;
reg   [17:0] scores_95_reg_1368;
reg   [17:0] scores_96_reg_1373;
reg   [17:0] scores_97_reg_1378;
reg   [17:0] scores_98_reg_1383;
reg   [17:0] scores_99_reg_1388;
reg   [17:0] scores_100_reg_1393;
reg   [17:0] scores_101_reg_1398;
reg   [17:0] scores_102_reg_1403;
reg   [17:0] scores_103_reg_1408;
reg   [17:0] scores_104_reg_1413;
reg   [17:0] scores_105_reg_1418;
reg   [17:0] scores_106_reg_1423;
reg   [17:0] scores_107_reg_1428;
reg   [17:0] scores_108_reg_1433;
reg   [17:0] scores_109_reg_1438;
reg   [17:0] scores_110_reg_1443;
reg   [17:0] scores_111_reg_1448;
reg   [17:0] scores_112_reg_1453;
reg   [17:0] scores_113_reg_1458;
reg   [17:0] scores_114_reg_1463;
reg   [17:0] scores_115_reg_1468;
reg   [17:0] scores_116_reg_1473;
reg   [17:0] scores_117_reg_1478;
reg   [17:0] scores_118_reg_1483;
reg   [17:0] scores_119_reg_1488;
reg   [17:0] scores_120_reg_1493;
reg   [17:0] scores_121_reg_1498;
reg   [17:0] scores_122_reg_1503;
reg   [17:0] scores_123_reg_1508;
reg   [17:0] scores_124_reg_1513;
reg   [17:0] score_int_1_reg_1518;
wire    ap_block_pp0_stage10_11001_ignoreCallOp320_grp0;
reg    ap_block_pp0_stage10_subdone_grp0_done_reg;
wire    ap_block_pp0_stage10_subdone_grp0;
reg    ap_block_pp0_stage10_subdone;
reg   [17:0] score_int_2_reg_1523;
wire    ap_block_pp0_stage11_11001_ignoreCallOp324_grp0;
reg    ap_block_pp0_stage11_subdone_grp0_done_reg;
wire    ap_block_pp0_stage11_subdone_grp0;
reg   [17:0] score_int_3_reg_1528;
wire    ap_block_pp0_stage12_11001_ignoreCallOp327_grp0;
reg    ap_block_pp0_stage12_subdone_grp0_done_reg;
wire    ap_block_pp0_stage12_subdone_grp0;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_state12_pp0_stage11_iter0_grp2;
reg    ap_block_state76_pp0_stage11_iter4_grp23;
wire    grp_copy_input_fu_118_ap_start;
wire    grp_copy_input_fu_118_ap_done;
wire    grp_copy_input_fu_118_ap_idle;
wire    grp_copy_input_fu_118_ap_ready;
wire    grp_copy_input_fu_118_m_axi_gmem0_0_AWVALID;
wire   [31:0] grp_copy_input_fu_118_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_copy_input_fu_118_m_axi_gmem0_0_AWID;
wire   [31:0] grp_copy_input_fu_118_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_copy_input_fu_118_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_copy_input_fu_118_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_copy_input_fu_118_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_copy_input_fu_118_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_copy_input_fu_118_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_copy_input_fu_118_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_copy_input_fu_118_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_copy_input_fu_118_m_axi_gmem0_0_AWUSER;
wire    grp_copy_input_fu_118_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_copy_input_fu_118_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_copy_input_fu_118_m_axi_gmem0_0_WSTRB;
wire    grp_copy_input_fu_118_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_copy_input_fu_118_m_axi_gmem0_0_WID;
wire   [0:0] grp_copy_input_fu_118_m_axi_gmem0_0_WUSER;
wire    grp_copy_input_fu_118_m_axi_gmem0_0_ARVALID;
wire   [31:0] grp_copy_input_fu_118_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_copy_input_fu_118_m_axi_gmem0_0_ARID;
wire   [31:0] grp_copy_input_fu_118_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_copy_input_fu_118_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_copy_input_fu_118_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_copy_input_fu_118_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_copy_input_fu_118_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_copy_input_fu_118_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_copy_input_fu_118_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_copy_input_fu_118_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_copy_input_fu_118_m_axi_gmem0_0_ARUSER;
wire    grp_copy_input_fu_118_m_axi_gmem0_0_RREADY;
wire    grp_copy_input_fu_118_m_axi_gmem0_0_BREADY;
reg    grp_copy_input_fu_118_ap_ce;
wire   [17:0] grp_copy_input_fu_118_ap_return_0;
wire   [17:0] grp_copy_input_fu_118_ap_return_1;
wire   [17:0] grp_copy_input_fu_118_ap_return_2;
wire   [17:0] grp_copy_input_fu_118_ap_return_3;
wire   [17:0] grp_copy_input_fu_118_ap_return_4;
wire   [17:0] grp_copy_input_fu_118_ap_return_5;
wire   [17:0] grp_copy_input_fu_118_ap_return_6;
wire   [17:0] grp_copy_input_fu_118_ap_return_7;
wire   [17:0] grp_copy_input_fu_118_ap_return_8;
wire   [17:0] grp_copy_input_fu_118_ap_return_9;
wire   [17:0] grp_copy_input_fu_118_ap_return_10;
wire   [17:0] grp_copy_input_fu_118_ap_return_11;
wire   [17:0] grp_copy_input_fu_118_ap_return_12;
wire   [17:0] grp_copy_input_fu_118_ap_return_13;
wire   [17:0] grp_copy_input_fu_118_ap_return_14;
reg    ap_block_state66_pp0_stage1_iter4_ignore_call3_grp17;
reg    ap_block_pp0_stage1_11001_ignoreCallOp125;
wire    ap_block_pp0_stage2_11001_ignoreCallOp109_grp9;
wire    ap_block_pp0_stage3_11001_ignoreCallOp110_grp1;
wire    ap_block_pp0_stage4_11001_ignoreCallOp112_grp10;
wire    ap_block_pp0_stage5_11001_ignoreCallOp113_grp11;
wire    ap_block_pp0_stage6_11001_ignoreCallOp114_grp12;
wire    ap_block_pp0_stage7_11001_ignoreCallOp115_grp13;
wire    ap_block_pp0_stage8_11001_ignoreCallOp116_grp14;
wire    ap_block_pp0_stage9_11001_ignoreCallOp117_grp15;
wire    ap_block_pp0_stage10_11001_ignoreCallOp118_grp16;
wire    ap_block_pp0_stage11_11001_ignoreCallOp119_grp2;
wire    ap_block_pp0_stage12_11001_ignoreCallOp120_grp3;
wire    ap_block_pp0_stage13_11001_ignoreCallOp121_grp4;
wire    ap_block_pp0_stage14_11001_ignoreCallOp122_grp5;
wire    ap_block_pp0_stage15_11001_ignoreCallOp123_grp6;
wire    ap_block_pp0_stage0_11001_ignoreCallOp124_grp7;
wire    ap_block_pp0_stage1_11001_ignoreCallOp125_grp8;
wire   [17:0] grp_tree_scores_fu_126_ap_return_0;
wire   [17:0] grp_tree_scores_fu_126_ap_return_1;
wire   [17:0] grp_tree_scores_fu_126_ap_return_2;
wire   [17:0] grp_tree_scores_fu_126_ap_return_3;
wire   [17:0] grp_tree_scores_fu_126_ap_return_4;
wire   [17:0] grp_tree_scores_fu_126_ap_return_5;
wire   [17:0] grp_tree_scores_fu_126_ap_return_6;
wire   [17:0] grp_tree_scores_fu_126_ap_return_7;
wire   [17:0] grp_tree_scores_fu_126_ap_return_8;
wire   [17:0] grp_tree_scores_fu_126_ap_return_9;
wire   [17:0] grp_tree_scores_fu_126_ap_return_10;
wire   [17:0] grp_tree_scores_fu_126_ap_return_11;
wire   [17:0] grp_tree_scores_fu_126_ap_return_12;
wire   [17:0] grp_tree_scores_fu_126_ap_return_13;
wire   [17:0] grp_tree_scores_fu_126_ap_return_14;
wire   [17:0] grp_tree_scores_fu_126_ap_return_15;
wire   [17:0] grp_tree_scores_fu_126_ap_return_16;
wire   [17:0] grp_tree_scores_fu_126_ap_return_17;
wire   [17:0] grp_tree_scores_fu_126_ap_return_18;
wire   [17:0] grp_tree_scores_fu_126_ap_return_19;
wire   [17:0] grp_tree_scores_fu_126_ap_return_20;
wire   [17:0] grp_tree_scores_fu_126_ap_return_21;
wire   [17:0] grp_tree_scores_fu_126_ap_return_22;
wire   [17:0] grp_tree_scores_fu_126_ap_return_23;
wire   [17:0] grp_tree_scores_fu_126_ap_return_24;
wire   [17:0] grp_tree_scores_fu_126_ap_return_25;
wire   [17:0] grp_tree_scores_fu_126_ap_return_26;
wire   [17:0] grp_tree_scores_fu_126_ap_return_27;
wire   [17:0] grp_tree_scores_fu_126_ap_return_28;
wire   [17:0] grp_tree_scores_fu_126_ap_return_29;
wire   [17:0] grp_tree_scores_fu_126_ap_return_30;
wire   [17:0] grp_tree_scores_fu_126_ap_return_31;
wire   [17:0] grp_tree_scores_fu_126_ap_return_32;
wire   [17:0] grp_tree_scores_fu_126_ap_return_33;
wire   [17:0] grp_tree_scores_fu_126_ap_return_34;
wire   [17:0] grp_tree_scores_fu_126_ap_return_35;
wire   [17:0] grp_tree_scores_fu_126_ap_return_36;
wire   [17:0] grp_tree_scores_fu_126_ap_return_37;
wire   [17:0] grp_tree_scores_fu_126_ap_return_38;
wire   [17:0] grp_tree_scores_fu_126_ap_return_39;
wire   [17:0] grp_tree_scores_fu_126_ap_return_40;
wire   [17:0] grp_tree_scores_fu_126_ap_return_41;
wire   [17:0] grp_tree_scores_fu_126_ap_return_42;
wire   [17:0] grp_tree_scores_fu_126_ap_return_43;
wire   [17:0] grp_tree_scores_fu_126_ap_return_44;
wire   [17:0] grp_tree_scores_fu_126_ap_return_45;
wire   [17:0] grp_tree_scores_fu_126_ap_return_46;
wire   [17:0] grp_tree_scores_fu_126_ap_return_47;
wire   [17:0] grp_tree_scores_fu_126_ap_return_48;
wire   [17:0] grp_tree_scores_fu_126_ap_return_49;
wire   [17:0] grp_tree_scores_fu_126_ap_return_50;
wire   [17:0] grp_tree_scores_fu_126_ap_return_51;
wire   [17:0] grp_tree_scores_fu_126_ap_return_52;
wire   [17:0] grp_tree_scores_fu_126_ap_return_53;
wire   [17:0] grp_tree_scores_fu_126_ap_return_54;
wire   [17:0] grp_tree_scores_fu_126_ap_return_55;
wire   [17:0] grp_tree_scores_fu_126_ap_return_56;
wire   [17:0] grp_tree_scores_fu_126_ap_return_57;
wire   [17:0] grp_tree_scores_fu_126_ap_return_58;
wire   [17:0] grp_tree_scores_fu_126_ap_return_59;
wire   [17:0] grp_tree_scores_fu_126_ap_return_60;
wire   [17:0] grp_tree_scores_fu_126_ap_return_61;
wire   [17:0] grp_tree_scores_fu_126_ap_return_62;
wire   [17:0] grp_tree_scores_fu_126_ap_return_63;
wire   [17:0] grp_tree_scores_fu_126_ap_return_64;
wire   [17:0] grp_tree_scores_fu_126_ap_return_65;
wire   [17:0] grp_tree_scores_fu_126_ap_return_66;
wire   [17:0] grp_tree_scores_fu_126_ap_return_67;
wire   [17:0] grp_tree_scores_fu_126_ap_return_68;
wire   [17:0] grp_tree_scores_fu_126_ap_return_69;
wire   [17:0] grp_tree_scores_fu_126_ap_return_70;
wire   [17:0] grp_tree_scores_fu_126_ap_return_71;
wire   [17:0] grp_tree_scores_fu_126_ap_return_72;
wire   [17:0] grp_tree_scores_fu_126_ap_return_73;
wire   [17:0] grp_tree_scores_fu_126_ap_return_74;
wire   [17:0] grp_tree_scores_fu_126_ap_return_75;
wire   [17:0] grp_tree_scores_fu_126_ap_return_76;
wire   [17:0] grp_tree_scores_fu_126_ap_return_77;
wire   [17:0] grp_tree_scores_fu_126_ap_return_78;
wire   [17:0] grp_tree_scores_fu_126_ap_return_79;
wire   [17:0] grp_tree_scores_fu_126_ap_return_80;
wire   [17:0] grp_tree_scores_fu_126_ap_return_81;
wire   [17:0] grp_tree_scores_fu_126_ap_return_82;
wire   [17:0] grp_tree_scores_fu_126_ap_return_83;
wire   [17:0] grp_tree_scores_fu_126_ap_return_84;
wire   [17:0] grp_tree_scores_fu_126_ap_return_85;
wire   [17:0] grp_tree_scores_fu_126_ap_return_86;
wire   [17:0] grp_tree_scores_fu_126_ap_return_87;
wire   [17:0] grp_tree_scores_fu_126_ap_return_88;
wire   [17:0] grp_tree_scores_fu_126_ap_return_89;
wire   [17:0] grp_tree_scores_fu_126_ap_return_90;
wire   [17:0] grp_tree_scores_fu_126_ap_return_91;
wire   [17:0] grp_tree_scores_fu_126_ap_return_92;
wire   [17:0] grp_tree_scores_fu_126_ap_return_93;
wire   [17:0] grp_tree_scores_fu_126_ap_return_94;
wire   [17:0] grp_tree_scores_fu_126_ap_return_95;
wire   [17:0] grp_tree_scores_fu_126_ap_return_96;
wire   [17:0] grp_tree_scores_fu_126_ap_return_97;
wire   [17:0] grp_tree_scores_fu_126_ap_return_98;
wire   [17:0] grp_tree_scores_fu_126_ap_return_99;
wire   [17:0] grp_tree_scores_fu_126_ap_return_100;
wire   [17:0] grp_tree_scores_fu_126_ap_return_101;
wire   [17:0] grp_tree_scores_fu_126_ap_return_102;
wire   [17:0] grp_tree_scores_fu_126_ap_return_103;
wire   [17:0] grp_tree_scores_fu_126_ap_return_104;
wire   [17:0] grp_tree_scores_fu_126_ap_return_105;
wire   [17:0] grp_tree_scores_fu_126_ap_return_106;
wire   [17:0] grp_tree_scores_fu_126_ap_return_107;
wire   [17:0] grp_tree_scores_fu_126_ap_return_108;
wire   [17:0] grp_tree_scores_fu_126_ap_return_109;
wire   [17:0] grp_tree_scores_fu_126_ap_return_110;
wire   [17:0] grp_tree_scores_fu_126_ap_return_111;
wire   [17:0] grp_tree_scores_fu_126_ap_return_112;
wire   [17:0] grp_tree_scores_fu_126_ap_return_113;
wire   [17:0] grp_tree_scores_fu_126_ap_return_114;
wire   [17:0] grp_tree_scores_fu_126_ap_return_115;
wire   [17:0] grp_tree_scores_fu_126_ap_return_116;
wire   [17:0] grp_tree_scores_fu_126_ap_return_117;
wire   [17:0] grp_tree_scores_fu_126_ap_return_118;
wire   [17:0] grp_tree_scores_fu_126_ap_return_119;
wire   [17:0] grp_tree_scores_fu_126_ap_return_120;
wire   [17:0] grp_tree_scores_fu_126_ap_return_121;
wire   [17:0] grp_tree_scores_fu_126_ap_return_122;
wire   [17:0] grp_tree_scores_fu_126_ap_return_123;
wire   [17:0] grp_tree_scores_fu_126_ap_return_124;
reg    grp_tree_scores_fu_126_ap_ce;
reg    ap_block_state26_pp0_stage9_iter1_ignore_call19_grp15;
reg    ap_block_pp0_stage9_11001_ignoreCallOp164;
reg    ap_block_state27_pp0_stage10_iter1_ignore_call19_grp16;
reg    ap_block_pp0_stage10_11001_ignoreCallOp165;
reg    ap_block_state12_pp0_stage11_iter0_ignore_call19_grp2;
reg    ap_block_state76_pp0_stage11_iter4_ignore_call19_grp23;
reg    ap_block_pp0_stage11_11001_ignoreCallOp166;
reg    ap_block_state13_pp0_stage12_iter0_ignore_call19_grp3;
reg    ap_block_pp0_stage12_11001_ignoreCallOp167;
reg    ap_block_state14_pp0_stage13_iter0_ignore_call19_grp4;
reg    ap_block_pp0_stage13_11001_ignoreCallOp168;
reg    ap_block_state15_pp0_stage14_iter0_ignore_call19_grp5;
reg    ap_block_pp0_stage14_11001_ignoreCallOp169;
reg    ap_block_state16_pp0_stage15_iter0_ignore_call19_grp6;
reg    ap_block_pp0_stage15_11001_ignoreCallOp170;
reg    ap_block_state18_pp0_stage1_iter1_ignore_call19_grp8;
reg    ap_block_state66_pp0_stage1_iter4_ignore_call19_grp17;
reg    ap_block_pp0_stage1_11001_ignoreCallOp172;
reg    ap_block_state19_pp0_stage2_iter1_ignore_call19_grp9;
reg    ap_block_state67_pp0_stage2_iter4_ignore_call19_grp18;
reg    ap_block_pp0_stage2_11001_ignoreCallOp173;
reg    ap_block_state4_pp0_stage3_iter0_ignore_call19_grp1;
reg    ap_block_state20_pp0_stage3_iter1_ignore_call19_grp1;
reg    ap_block_state68_pp0_stage3_iter4_ignore_call19_grp19;
reg    ap_block_pp0_stage3_11001_ignoreCallOp174;
wire    ap_block_pp0_stage9_11001_ignoreCallOp164_grp0;
wire    ap_block_pp0_stage10_11001_ignoreCallOp165_grp0;
wire    ap_block_pp0_stage11_11001_ignoreCallOp166_grp0;
wire    ap_block_pp0_stage12_11001_ignoreCallOp167_grp0;
wire    ap_block_pp0_stage13_11001_ignoreCallOp168_grp0;
wire    ap_block_pp0_stage14_11001_ignoreCallOp169_grp0;
reg    ap_block_pp0_stage14_subdone_grp0_done_reg;
wire    ap_block_pp0_stage14_subdone_grp0;
reg    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_11001_ignoreCallOp170_grp0;
reg    ap_block_pp0_stage15_subdone_grp0_done_reg;
wire    ap_block_pp0_stage15_subdone_grp0;
wire    ap_block_pp0_stage0_11001_ignoreCallOp171_grp0;
wire    ap_block_pp0_stage1_11001_ignoreCallOp172_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire    ap_block_pp0_stage2_11001_ignoreCallOp173_grp0;
wire    ap_block_pp0_stage3_11001_ignoreCallOp174_grp0;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_0_val1;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_1_val2;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_2_val3;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_3_val4;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_4_val5;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_5_val6;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_6_val7;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_7_val8;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_8_val9;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_9_val10;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_10_val11;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_11_val12;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_12_val13;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_13_val14;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_14_val15;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_15_val16;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_16_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_17_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_18_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_19_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_20_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_21_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_22_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_23_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_24_val;
reg    grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_ap_ce;
reg    ap_block_state21_pp0_stage4_iter1_ignore_call145_grp10;
reg    ap_block_state69_pp0_stage4_iter4_ignore_call145_grp20;
reg    ap_block_pp0_stage4_11001_ignoreCallOp300;
reg    ap_block_state22_pp0_stage5_iter1_ignore_call145_grp11;
reg    ap_block_state70_pp0_stage5_iter4_ignore_call145_grp21;
reg    ap_block_pp0_stage5_11001_ignoreCallOp301;
reg    ap_block_state23_pp0_stage6_iter1_ignore_call145_grp12;
reg    ap_block_state71_pp0_stage6_iter4_ignore_call145_grp22;
reg    ap_block_pp0_stage6_11001_ignoreCallOp303;
reg    ap_block_state24_pp0_stage7_iter1_ignore_call145_grp13;
reg    ap_block_pp0_stage7_11001_ignoreCallOp306;
reg    ap_block_state25_pp0_stage8_iter1_ignore_call145_grp14;
reg    ap_block_pp0_stage8_11001_ignoreCallOp310;
reg    ap_block_state26_pp0_stage9_iter1_ignore_call145_grp15;
reg    ap_block_pp0_stage9_11001_ignoreCallOp315;
reg    ap_block_state27_pp0_stage10_iter1_ignore_call146_grp16;
reg    ap_block_pp0_stage10_11001_ignoreCallOp320;
reg    ap_block_state12_pp0_stage11_iter0_ignore_call147_grp2;
reg    ap_block_state76_pp0_stage11_iter4_ignore_call147_grp23;
reg    ap_block_pp0_stage11_11001_ignoreCallOp324;
reg    ap_block_state13_pp0_stage12_iter0_ignore_call148_grp3;
reg    ap_block_pp0_stage12_11001_ignoreCallOp327;
reg    ap_block_state14_pp0_stage13_iter0_ignore_call149_grp4;
reg    ap_block_pp0_stage13_11001_ignoreCallOp329;
wire    ap_block_pp0_stage4_11001_ignoreCallOp300_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
wire    ap_block_pp0_stage5_11001_ignoreCallOp301_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
wire    ap_block_pp0_stage6_11001_ignoreCallOp303_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
wire    ap_block_pp0_stage6_subdone_grp0;
wire    ap_block_pp0_stage7_11001_ignoreCallOp306_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
wire    ap_block_pp0_stage7_subdone_grp0;
reg    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_11001_ignoreCallOp310_grp0;
reg    ap_block_pp0_stage8_subdone_grp0_done_reg;
wire    ap_block_pp0_stage8_subdone_grp0;
reg    ap_block_pp0_stage8_subdone;
wire    grp_copy_output_fu_174_ap_start;
wire    grp_copy_output_fu_174_ap_done;
wire    grp_copy_output_fu_174_ap_idle;
wire    grp_copy_output_fu_174_ap_ready;
wire    grp_copy_output_fu_174_m_axi_gmem0_0_AWVALID;
wire   [31:0] grp_copy_output_fu_174_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_copy_output_fu_174_m_axi_gmem0_0_AWID;
wire   [31:0] grp_copy_output_fu_174_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_copy_output_fu_174_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_copy_output_fu_174_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_copy_output_fu_174_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_copy_output_fu_174_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_copy_output_fu_174_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_copy_output_fu_174_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_copy_output_fu_174_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_copy_output_fu_174_m_axi_gmem0_0_AWUSER;
wire    grp_copy_output_fu_174_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_copy_output_fu_174_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_copy_output_fu_174_m_axi_gmem0_0_WSTRB;
wire    grp_copy_output_fu_174_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_copy_output_fu_174_m_axi_gmem0_0_WID;
wire   [0:0] grp_copy_output_fu_174_m_axi_gmem0_0_WUSER;
wire    grp_copy_output_fu_174_m_axi_gmem0_0_ARVALID;
wire   [31:0] grp_copy_output_fu_174_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_copy_output_fu_174_m_axi_gmem0_0_ARID;
wire   [31:0] grp_copy_output_fu_174_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_copy_output_fu_174_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_copy_output_fu_174_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_copy_output_fu_174_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_copy_output_fu_174_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_copy_output_fu_174_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_copy_output_fu_174_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_copy_output_fu_174_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_copy_output_fu_174_m_axi_gmem0_0_ARUSER;
wire    grp_copy_output_fu_174_m_axi_gmem0_0_RREADY;
wire    grp_copy_output_fu_174_m_axi_gmem0_0_BREADY;
reg    grp_copy_output_fu_174_ap_ce;
reg    ap_block_state14_pp0_stage13_iter0_ignore_call150_grp4;
reg    ap_block_pp0_stage13_11001_ignoreCallOp330;
reg    ap_block_state15_pp0_stage14_iter0_ignore_call150_grp5;
reg    ap_block_pp0_stage14_11001_ignoreCallOp331;
reg    ap_block_state16_pp0_stage15_iter0_ignore_call150_grp6;
reg    ap_block_pp0_stage15_11001_ignoreCallOp332;
reg    ap_block_state18_pp0_stage1_iter1_ignore_call150_grp8;
reg    ap_block_pp0_stage1_11001_ignoreCallOp334;
reg    ap_block_state19_pp0_stage2_iter1_ignore_call150_grp9;
reg    ap_block_pp0_stage2_11001_ignoreCallOp335;
reg    ap_block_state4_pp0_stage3_iter0_ignore_call150_grp1;
reg    ap_block_state20_pp0_stage3_iter1_ignore_call150_grp1;
reg    ap_block_pp0_stage3_11001_ignoreCallOp336;
reg    ap_block_state21_pp0_stage4_iter1_ignore_call150_grp10;
reg    ap_block_pp0_stage4_11001_ignoreCallOp337;
reg    ap_block_state22_pp0_stage5_iter1_ignore_call150_grp11;
reg    ap_block_pp0_stage5_11001_ignoreCallOp338;
reg    ap_block_state23_pp0_stage6_iter1_ignore_call150_grp12;
reg    ap_block_pp0_stage6_11001_ignoreCallOp339;
reg    ap_block_state24_pp0_stage7_iter1_ignore_call150_grp13;
reg    ap_block_pp0_stage7_11001_ignoreCallOp340;
reg    ap_block_state25_pp0_stage8_iter1_ignore_call150_grp14;
reg    ap_block_pp0_stage8_11001_ignoreCallOp341;
reg    ap_block_state26_pp0_stage9_iter1_ignore_call150_grp15;
reg    ap_block_pp0_stage9_11001_ignoreCallOp342;
reg    ap_block_state27_pp0_stage10_iter1_ignore_call150_grp16;
reg    ap_block_pp0_stage10_11001_ignoreCallOp343;
reg    ap_block_state12_pp0_stage11_iter0_ignore_call150_grp2;
reg    ap_block_pp0_stage11_11001_ignoreCallOp346;
wire    ap_block_pp0_stage13_11001_ignoreCallOp330_grp0;
wire    ap_block_pp0_stage14_11001_ignoreCallOp331_grp0;
wire    ap_block_pp0_stage15_11001_ignoreCallOp332_grp0;
wire    ap_block_pp0_stage0_11001_ignoreCallOp333_grp0;
wire    ap_block_pp0_stage1_11001_ignoreCallOp334_grp17;
wire    ap_block_pp0_stage2_11001_ignoreCallOp335_grp18;
wire    ap_block_pp0_stage3_11001_ignoreCallOp336_grp19;
wire    ap_block_pp0_stage4_11001_ignoreCallOp337_grp20;
wire    ap_block_pp0_stage5_11001_ignoreCallOp338_grp21;
wire    ap_block_pp0_stage6_11001_ignoreCallOp339_grp22;
wire    ap_block_pp0_stage7_11001_ignoreCallOp340_grp0;
wire    ap_block_pp0_stage8_11001_ignoreCallOp341_grp0;
wire    ap_block_pp0_stage9_11001_ignoreCallOp342_grp0;
wire    ap_block_pp0_stage10_11001_ignoreCallOp343_grp0;
wire    ap_block_pp0_stage11_11001_ignoreCallOp346_grp23;
reg    gmem0_0_AWVALID;
wire    gmem0_0_AWREADY;
reg    gmem0_0_WVALID;
wire    gmem0_0_WREADY;
reg    gmem0_0_ARVALID;
wire    gmem0_0_ARREADY;
wire    gmem0_0_RVALID;
reg    gmem0_0_RREADY;
wire   [31:0] gmem0_0_RDATA;
wire   [8:0] gmem0_0_RFIFONUM;
wire    gmem0_0_BVALID;
reg    gmem0_0_BREADY;
reg    grp_copy_input_fu_118_ap_start_reg;
wire    ap_block_pp0_stage2_ignoreCallOp109_grp9;
wire    ap_block_pp0_stage3_ignoreCallOp110_grp1;
wire    ap_block_pp0_stage4_ignoreCallOp112_grp10;
wire    ap_block_pp0_stage5_ignoreCallOp113_grp11;
wire    ap_block_pp0_stage6_ignoreCallOp114_grp12;
wire    ap_block_pp0_stage7_ignoreCallOp115_grp13;
wire    ap_block_pp0_stage8_ignoreCallOp116_grp14;
wire    ap_block_pp0_stage9_ignoreCallOp117_grp15;
wire    ap_block_pp0_stage10_ignoreCallOp118_grp16;
wire    ap_block_pp0_stage11_ignoreCallOp119_grp2;
wire    ap_block_pp0_stage12_ignoreCallOp120_grp3;
wire    ap_block_pp0_stage13_ignoreCallOp121_grp4;
wire    ap_block_pp0_stage14_ignoreCallOp122_grp5;
wire    ap_block_pp0_stage15_ignoreCallOp123_grp6;
wire    ap_block_pp0_stage0_ignoreCallOp124_grp7;
wire    ap_block_pp0_stage1_ignoreCallOp125_grp8;
wire    ap_block_pp0_stage2_ignoreCallOp126_grp9;
wire    ap_block_pp0_stage3_ignoreCallOp127_grp1;
wire    ap_block_pp0_stage4_ignoreCallOp128_grp10;
wire    ap_block_pp0_stage5_ignoreCallOp129_grp11;
wire    ap_block_pp0_stage6_ignoreCallOp130_grp12;
wire    ap_block_pp0_stage7_ignoreCallOp131_grp13;
wire    ap_block_pp0_stage8_ignoreCallOp132_grp14;
wire    ap_block_pp0_stage9_ignoreCallOp133_grp15;
wire    ap_block_pp0_stage10_ignoreCallOp134_grp16;
wire    ap_block_pp0_stage9_ignoreCallOp164_grp0;
wire    ap_block_pp0_stage4_ignoreCallOp300_grp0;
wire    ap_block_pp0_stage5_ignoreCallOp302_grp0;
wire    ap_block_pp0_stage6_ignoreCallOp305_grp0;
wire    ap_block_pp0_stage7_ignoreCallOp309_grp0;
wire    ap_block_pp0_stage8_ignoreCallOp314_grp0;
reg    grp_copy_output_fu_174_ap_start_reg;
reg    ap_block_state13_pp0_stage12_iter0_grp3;
reg    ap_block_pp0_stage12_11001;
wire    ap_block_pp0_stage13_ignoreCallOp330_grp0;
wire    ap_block_pp0_stage1_ignoreCallOp334_grp17;
wire    ap_block_pp0_stage2_ignoreCallOp335_grp18;
wire    ap_block_pp0_stage3_ignoreCallOp336_grp19;
wire    ap_block_pp0_stage4_ignoreCallOp337_grp20;
wire    ap_block_pp0_stage5_ignoreCallOp338_grp21;
wire    ap_block_pp0_stage6_ignoreCallOp339_grp22;
wire    ap_block_pp0_stage7_ignoreCallOp340_grp0;
wire    ap_block_pp0_stage8_ignoreCallOp341_grp0;
wire    ap_block_pp0_stage9_ignoreCallOp342_grp0;
wire    ap_block_pp0_stage10_ignoreCallOp343_grp0;
wire    ap_block_pp0_stage11_ignoreCallOp346_grp23;
reg   [30:0] n_fu_80;
wire    ap_loop_init;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage0_01001_grp0;
wire   [31:0] zext_ln36_fu_202_p1;
wire    ap_block_pp0_stage2_grp0;
wire    ap_block_pp0_stage3_grp0;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_block_pp0_stage15_11001;
reg    ap_condition_exit_pp0_iter3_stage11;
reg    ap_idle_pp0_0to2;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [15:0] ap_NS_fsm;
reg    ap_block_state17_pp0_stage0_iter1_grp7;
reg    ap_idle_pp0_1to4;
reg    ap_done_pending_pp0;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_state19_pp0_stage2_iter1_grp9;
reg    ap_block_state67_pp0_stage2_iter4_grp18;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state4_pp0_stage3_iter0_grp1;
reg    ap_block_state20_pp0_stage3_iter1_grp1;
reg    ap_block_state68_pp0_stage3_iter4_grp19;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state21_pp0_stage4_iter1_grp10;
reg    ap_block_state69_pp0_stage4_iter4_grp20;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_state22_pp0_stage5_iter1_grp11;
reg    ap_block_state70_pp0_stage5_iter4_grp21;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_state23_pp0_stage6_iter1_grp12;
reg    ap_block_state71_pp0_stage6_iter4_grp22;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_state24_pp0_stage7_iter1_grp13;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_state26_pp0_stage9_iter1_grp15;
reg    ap_block_pp0_stage9_11001;
reg    ap_block_state27_pp0_stage10_iter1_grp16;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_state14_pp0_stage13_iter0_grp4;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_state15_pp0_stage14_iter0_grp5;
reg    ap_block_pp0_stage14_11001;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp8_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp10_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp11_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp12_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp17_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp18_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp19_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp20_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp21_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp22_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp23_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp0_done_reg = 1'b0;
#0 grp_copy_input_fu_118_ap_start_reg = 1'b0;
#0 grp_copy_output_fu_174_ap_start_reg = 1'b0;
#0 n_fu_80 = 31'd0;
#0 ap_done_reg = 1'b0;
end

conifer_jettag_accelerator_copy_input grp_copy_input_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_copy_input_fu_118_ap_start),
    .ap_done(grp_copy_input_fu_118_ap_done),
    .ap_idle(grp_copy_input_fu_118_ap_idle),
    .ap_ready(grp_copy_input_fu_118_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_copy_input_fu_118_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(1'b0),
    .m_axi_gmem0_0_AWADDR(grp_copy_input_fu_118_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_copy_input_fu_118_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_copy_input_fu_118_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_copy_input_fu_118_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_copy_input_fu_118_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_copy_input_fu_118_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_copy_input_fu_118_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_copy_input_fu_118_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_copy_input_fu_118_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_copy_input_fu_118_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_copy_input_fu_118_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_copy_input_fu_118_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(1'b0),
    .m_axi_gmem0_0_WDATA(grp_copy_input_fu_118_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_copy_input_fu_118_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_copy_input_fu_118_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_copy_input_fu_118_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_copy_input_fu_118_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_copy_input_fu_118_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(gmem0_0_ARREADY),
    .m_axi_gmem0_0_ARADDR(grp_copy_input_fu_118_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_copy_input_fu_118_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_copy_input_fu_118_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_copy_input_fu_118_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_copy_input_fu_118_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_copy_input_fu_118_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_copy_input_fu_118_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_copy_input_fu_118_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_copy_input_fu_118_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_copy_input_fu_118_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_copy_input_fu_118_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(gmem0_0_RVALID),
    .m_axi_gmem0_0_RREADY(grp_copy_input_fu_118_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(gmem0_0_RDATA),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(gmem0_0_RFIFONUM),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(1'b0),
    .m_axi_gmem0_0_BREADY(grp_copy_input_fu_118_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .ap_ce(grp_copy_input_fu_118_ap_ce),
    .n(n_2_reg_802),
    .x_in(x_read_reg_792),
    .ap_return_0(grp_copy_input_fu_118_ap_return_0),
    .ap_return_1(grp_copy_input_fu_118_ap_return_1),
    .ap_return_2(grp_copy_input_fu_118_ap_return_2),
    .ap_return_3(grp_copy_input_fu_118_ap_return_3),
    .ap_return_4(grp_copy_input_fu_118_ap_return_4),
    .ap_return_5(grp_copy_input_fu_118_ap_return_5),
    .ap_return_6(grp_copy_input_fu_118_ap_return_6),
    .ap_return_7(grp_copy_input_fu_118_ap_return_7),
    .ap_return_8(grp_copy_input_fu_118_ap_return_8),
    .ap_return_9(grp_copy_input_fu_118_ap_return_9),
    .ap_return_10(grp_copy_input_fu_118_ap_return_10),
    .ap_return_11(grp_copy_input_fu_118_ap_return_11),
    .ap_return_12(grp_copy_input_fu_118_ap_return_12),
    .ap_return_13(grp_copy_input_fu_118_ap_return_13),
    .ap_return_14(grp_copy_input_fu_118_ap_return_14),
    .gmem0_blk_n_AR(grp_copy_input_fu_118_gmem0_blk_n_AR),
    .gmem0_blk_n_R(grp_copy_input_fu_118_gmem0_blk_n_R)
);

conifer_jettag_accelerator_tree_scores grp_tree_scores_fu_126(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .p_read(x_int_reg_818),
    .p_read1(x_int_1_reg_823),
    .p_read2(x_int_2_reg_828),
    .p_read3(x_int_3_reg_833),
    .p_read4(x_int_4_reg_838),
    .p_read5(x_int_5_reg_843),
    .p_read6(x_int_6_reg_848),
    .p_read7(x_int_7_reg_853),
    .p_read8(x_int_8_reg_858),
    .p_read9(x_int_9_reg_863),
    .p_read10(x_int_14_reg_868),
    .p_read11(x_int_10_reg_873),
    .p_read12(x_int_11_reg_878),
    .p_read13(x_int_12_reg_883),
    .p_read14(x_int_13_reg_888),
    .ap_return_0(grp_tree_scores_fu_126_ap_return_0),
    .ap_return_1(grp_tree_scores_fu_126_ap_return_1),
    .ap_return_2(grp_tree_scores_fu_126_ap_return_2),
    .ap_return_3(grp_tree_scores_fu_126_ap_return_3),
    .ap_return_4(grp_tree_scores_fu_126_ap_return_4),
    .ap_return_5(grp_tree_scores_fu_126_ap_return_5),
    .ap_return_6(grp_tree_scores_fu_126_ap_return_6),
    .ap_return_7(grp_tree_scores_fu_126_ap_return_7),
    .ap_return_8(grp_tree_scores_fu_126_ap_return_8),
    .ap_return_9(grp_tree_scores_fu_126_ap_return_9),
    .ap_return_10(grp_tree_scores_fu_126_ap_return_10),
    .ap_return_11(grp_tree_scores_fu_126_ap_return_11),
    .ap_return_12(grp_tree_scores_fu_126_ap_return_12),
    .ap_return_13(grp_tree_scores_fu_126_ap_return_13),
    .ap_return_14(grp_tree_scores_fu_126_ap_return_14),
    .ap_return_15(grp_tree_scores_fu_126_ap_return_15),
    .ap_return_16(grp_tree_scores_fu_126_ap_return_16),
    .ap_return_17(grp_tree_scores_fu_126_ap_return_17),
    .ap_return_18(grp_tree_scores_fu_126_ap_return_18),
    .ap_return_19(grp_tree_scores_fu_126_ap_return_19),
    .ap_return_20(grp_tree_scores_fu_126_ap_return_20),
    .ap_return_21(grp_tree_scores_fu_126_ap_return_21),
    .ap_return_22(grp_tree_scores_fu_126_ap_return_22),
    .ap_return_23(grp_tree_scores_fu_126_ap_return_23),
    .ap_return_24(grp_tree_scores_fu_126_ap_return_24),
    .ap_return_25(grp_tree_scores_fu_126_ap_return_25),
    .ap_return_26(grp_tree_scores_fu_126_ap_return_26),
    .ap_return_27(grp_tree_scores_fu_126_ap_return_27),
    .ap_return_28(grp_tree_scores_fu_126_ap_return_28),
    .ap_return_29(grp_tree_scores_fu_126_ap_return_29),
    .ap_return_30(grp_tree_scores_fu_126_ap_return_30),
    .ap_return_31(grp_tree_scores_fu_126_ap_return_31),
    .ap_return_32(grp_tree_scores_fu_126_ap_return_32),
    .ap_return_33(grp_tree_scores_fu_126_ap_return_33),
    .ap_return_34(grp_tree_scores_fu_126_ap_return_34),
    .ap_return_35(grp_tree_scores_fu_126_ap_return_35),
    .ap_return_36(grp_tree_scores_fu_126_ap_return_36),
    .ap_return_37(grp_tree_scores_fu_126_ap_return_37),
    .ap_return_38(grp_tree_scores_fu_126_ap_return_38),
    .ap_return_39(grp_tree_scores_fu_126_ap_return_39),
    .ap_return_40(grp_tree_scores_fu_126_ap_return_40),
    .ap_return_41(grp_tree_scores_fu_126_ap_return_41),
    .ap_return_42(grp_tree_scores_fu_126_ap_return_42),
    .ap_return_43(grp_tree_scores_fu_126_ap_return_43),
    .ap_return_44(grp_tree_scores_fu_126_ap_return_44),
    .ap_return_45(grp_tree_scores_fu_126_ap_return_45),
    .ap_return_46(grp_tree_scores_fu_126_ap_return_46),
    .ap_return_47(grp_tree_scores_fu_126_ap_return_47),
    .ap_return_48(grp_tree_scores_fu_126_ap_return_48),
    .ap_return_49(grp_tree_scores_fu_126_ap_return_49),
    .ap_return_50(grp_tree_scores_fu_126_ap_return_50),
    .ap_return_51(grp_tree_scores_fu_126_ap_return_51),
    .ap_return_52(grp_tree_scores_fu_126_ap_return_52),
    .ap_return_53(grp_tree_scores_fu_126_ap_return_53),
    .ap_return_54(grp_tree_scores_fu_126_ap_return_54),
    .ap_return_55(grp_tree_scores_fu_126_ap_return_55),
    .ap_return_56(grp_tree_scores_fu_126_ap_return_56),
    .ap_return_57(grp_tree_scores_fu_126_ap_return_57),
    .ap_return_58(grp_tree_scores_fu_126_ap_return_58),
    .ap_return_59(grp_tree_scores_fu_126_ap_return_59),
    .ap_return_60(grp_tree_scores_fu_126_ap_return_60),
    .ap_return_61(grp_tree_scores_fu_126_ap_return_61),
    .ap_return_62(grp_tree_scores_fu_126_ap_return_62),
    .ap_return_63(grp_tree_scores_fu_126_ap_return_63),
    .ap_return_64(grp_tree_scores_fu_126_ap_return_64),
    .ap_return_65(grp_tree_scores_fu_126_ap_return_65),
    .ap_return_66(grp_tree_scores_fu_126_ap_return_66),
    .ap_return_67(grp_tree_scores_fu_126_ap_return_67),
    .ap_return_68(grp_tree_scores_fu_126_ap_return_68),
    .ap_return_69(grp_tree_scores_fu_126_ap_return_69),
    .ap_return_70(grp_tree_scores_fu_126_ap_return_70),
    .ap_return_71(grp_tree_scores_fu_126_ap_return_71),
    .ap_return_72(grp_tree_scores_fu_126_ap_return_72),
    .ap_return_73(grp_tree_scores_fu_126_ap_return_73),
    .ap_return_74(grp_tree_scores_fu_126_ap_return_74),
    .ap_return_75(grp_tree_scores_fu_126_ap_return_75),
    .ap_return_76(grp_tree_scores_fu_126_ap_return_76),
    .ap_return_77(grp_tree_scores_fu_126_ap_return_77),
    .ap_return_78(grp_tree_scores_fu_126_ap_return_78),
    .ap_return_79(grp_tree_scores_fu_126_ap_return_79),
    .ap_return_80(grp_tree_scores_fu_126_ap_return_80),
    .ap_return_81(grp_tree_scores_fu_126_ap_return_81),
    .ap_return_82(grp_tree_scores_fu_126_ap_return_82),
    .ap_return_83(grp_tree_scores_fu_126_ap_return_83),
    .ap_return_84(grp_tree_scores_fu_126_ap_return_84),
    .ap_return_85(grp_tree_scores_fu_126_ap_return_85),
    .ap_return_86(grp_tree_scores_fu_126_ap_return_86),
    .ap_return_87(grp_tree_scores_fu_126_ap_return_87),
    .ap_return_88(grp_tree_scores_fu_126_ap_return_88),
    .ap_return_89(grp_tree_scores_fu_126_ap_return_89),
    .ap_return_90(grp_tree_scores_fu_126_ap_return_90),
    .ap_return_91(grp_tree_scores_fu_126_ap_return_91),
    .ap_return_92(grp_tree_scores_fu_126_ap_return_92),
    .ap_return_93(grp_tree_scores_fu_126_ap_return_93),
    .ap_return_94(grp_tree_scores_fu_126_ap_return_94),
    .ap_return_95(grp_tree_scores_fu_126_ap_return_95),
    .ap_return_96(grp_tree_scores_fu_126_ap_return_96),
    .ap_return_97(grp_tree_scores_fu_126_ap_return_97),
    .ap_return_98(grp_tree_scores_fu_126_ap_return_98),
    .ap_return_99(grp_tree_scores_fu_126_ap_return_99),
    .ap_return_100(grp_tree_scores_fu_126_ap_return_100),
    .ap_return_101(grp_tree_scores_fu_126_ap_return_101),
    .ap_return_102(grp_tree_scores_fu_126_ap_return_102),
    .ap_return_103(grp_tree_scores_fu_126_ap_return_103),
    .ap_return_104(grp_tree_scores_fu_126_ap_return_104),
    .ap_return_105(grp_tree_scores_fu_126_ap_return_105),
    .ap_return_106(grp_tree_scores_fu_126_ap_return_106),
    .ap_return_107(grp_tree_scores_fu_126_ap_return_107),
    .ap_return_108(grp_tree_scores_fu_126_ap_return_108),
    .ap_return_109(grp_tree_scores_fu_126_ap_return_109),
    .ap_return_110(grp_tree_scores_fu_126_ap_return_110),
    .ap_return_111(grp_tree_scores_fu_126_ap_return_111),
    .ap_return_112(grp_tree_scores_fu_126_ap_return_112),
    .ap_return_113(grp_tree_scores_fu_126_ap_return_113),
    .ap_return_114(grp_tree_scores_fu_126_ap_return_114),
    .ap_return_115(grp_tree_scores_fu_126_ap_return_115),
    .ap_return_116(grp_tree_scores_fu_126_ap_return_116),
    .ap_return_117(grp_tree_scores_fu_126_ap_return_117),
    .ap_return_118(grp_tree_scores_fu_126_ap_return_118),
    .ap_return_119(grp_tree_scores_fu_126_ap_return_119),
    .ap_return_120(grp_tree_scores_fu_126_ap_return_120),
    .ap_return_121(grp_tree_scores_fu_126_ap_return_121),
    .ap_return_122(grp_tree_scores_fu_126_ap_return_122),
    .ap_return_123(grp_tree_scores_fu_126_ap_return_123),
    .ap_return_124(grp_tree_scores_fu_126_ap_return_124),
    .ap_ce(grp_tree_scores_fu_126_ap_ce)
);

conifer_jettag_accelerator_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_0_val1(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_0_val1),
    .x_1_val2(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_1_val2),
    .x_2_val3(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_2_val3),
    .x_3_val4(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_3_val4),
    .x_4_val5(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_4_val5),
    .x_5_val6(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_5_val6),
    .x_6_val7(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_6_val7),
    .x_7_val8(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_7_val8),
    .x_8_val9(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_8_val9),
    .x_9_val10(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_9_val10),
    .x_10_val11(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_10_val11),
    .x_11_val12(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_11_val12),
    .x_12_val13(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_12_val13),
    .x_13_val14(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_13_val14),
    .x_14_val15(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_14_val15),
    .x_15_val16(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_15_val16),
    .x_16_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_16_val),
    .x_17_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_17_val),
    .x_18_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_18_val),
    .x_19_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_19_val),
    .x_20_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_20_val),
    .x_21_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_21_val),
    .x_22_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_22_val),
    .x_23_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_23_val),
    .x_24_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_24_val),
    .ap_return(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_ap_return),
    .ap_ce(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_ap_ce)
);

conifer_jettag_accelerator_copy_output grp_copy_output_fu_174(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_copy_output_fu_174_ap_start),
    .ap_done(grp_copy_output_fu_174_ap_done),
    .ap_idle(grp_copy_output_fu_174_ap_idle),
    .ap_ready(grp_copy_output_fu_174_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_copy_output_fu_174_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(gmem0_0_AWREADY),
    .m_axi_gmem0_0_AWADDR(grp_copy_output_fu_174_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_copy_output_fu_174_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_copy_output_fu_174_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_copy_output_fu_174_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_copy_output_fu_174_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_copy_output_fu_174_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_copy_output_fu_174_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_copy_output_fu_174_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_copy_output_fu_174_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_copy_output_fu_174_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_copy_output_fu_174_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_copy_output_fu_174_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(gmem0_0_WREADY),
    .m_axi_gmem0_0_WDATA(grp_copy_output_fu_174_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_copy_output_fu_174_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_copy_output_fu_174_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_copy_output_fu_174_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_copy_output_fu_174_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_copy_output_fu_174_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(1'b0),
    .m_axi_gmem0_0_ARADDR(grp_copy_output_fu_174_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_copy_output_fu_174_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_copy_output_fu_174_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_copy_output_fu_174_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_copy_output_fu_174_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_copy_output_fu_174_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_copy_output_fu_174_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_copy_output_fu_174_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_copy_output_fu_174_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_copy_output_fu_174_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_copy_output_fu_174_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(1'b0),
    .m_axi_gmem0_0_RREADY(grp_copy_output_fu_174_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(32'd0),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(9'd0),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(gmem0_0_BVALID),
    .m_axi_gmem0_0_BREADY(grp_copy_output_fu_174_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .ap_ce(grp_copy_output_fu_174_ap_ce),
    .n(n_2_reg_802_pp0_iter3_reg),
    .p_read(reg_188),
    .p_read1(score_int_1_reg_1518),
    .p_read2(score_int_2_reg_1523),
    .p_read3(score_int_3_reg_1528),
    .p_read4(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_ap_return),
    .score_out(score_read_reg_787_pp0_iter3_reg),
    .gmem0_blk_n_AW(grp_copy_output_fu_174_gmem0_blk_n_AW),
    .gmem0_blk_n_W(grp_copy_output_fu_174_gmem0_blk_n_W),
    .gmem0_blk_n_B(grp_copy_output_fu_174_gmem0_blk_n_B)
);

conifer_jettag_accelerator_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .N(N),
    .n_f(32'd16),
    .n_f_ap_vld(n_f_ap_vld),
    .n_c(32'd5),
    .n_c_ap_vld(n_c_ap_vld),
    .x(x),
    .score(score),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

conifer_jettag_accelerator_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem0_0_ARVALID),
    .I_CH0_ARREADY(gmem0_0_ARREADY),
    .I_CH0_ARADDR(grp_copy_input_fu_118_m_axi_gmem0_0_ARADDR),
    .I_CH0_ARLEN(grp_copy_input_fu_118_m_axi_gmem0_0_ARLEN),
    .I_CH0_RVALID(gmem0_0_RVALID),
    .I_CH0_RREADY(gmem0_0_RREADY),
    .I_CH0_RDATA(gmem0_0_RDATA),
    .I_CH0_RFIFONUM(gmem0_0_RFIFONUM),
    .I_CH0_AWVALID(gmem0_0_AWVALID),
    .I_CH0_AWREADY(gmem0_0_AWREADY),
    .I_CH0_AWADDR(grp_copy_output_fu_174_m_axi_gmem0_0_AWADDR),
    .I_CH0_AWLEN(grp_copy_output_fu_174_m_axi_gmem0_0_AWLEN),
    .I_CH0_WVALID(gmem0_0_WVALID),
    .I_CH0_WREADY(gmem0_0_WREADY),
    .I_CH0_WDATA(grp_copy_output_fu_174_m_axi_gmem0_0_WDATA),
    .I_CH0_WSTRB(grp_copy_output_fu_174_m_axi_gmem0_0_WSTRB),
    .I_CH0_BVALID(gmem0_0_BVALID),
    .I_CH0_BREADY(gmem0_0_BREADY)
);

conifer_jettag_accelerator_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage15),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp0)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp0)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp23_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp23_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp23)) begin
                ap_block_pp0_stage11_subdone_grp23_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp2)) begin
                ap_block_pp0_stage11_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp0)) begin
                ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp0)) begin
                ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp0)) begin
                ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp0)) begin
                ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp17_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp17_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp17)) begin
                ap_block_pp0_stage1_subdone_grp17_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp8_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp8_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp8)) begin
                ap_block_pp0_stage1_subdone_grp8_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp18_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp18_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp18)) begin
                ap_block_pp0_stage2_subdone_grp18_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp9_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp9)) begin
                ap_block_pp0_stage2_subdone_grp9_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp19_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp19_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp19)) begin
                ap_block_pp0_stage3_subdone_grp19_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp1)) begin
                ap_block_pp0_stage3_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp10_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp10_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp10)) begin
                ap_block_pp0_stage4_subdone_grp10_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp20_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp20_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp20)) begin
                ap_block_pp0_stage4_subdone_grp20_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp11_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp11_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp11)) begin
                ap_block_pp0_stage5_subdone_grp11_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp21_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp21_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp21)) begin
                ap_block_pp0_stage5_subdone_grp21_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp12_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp12_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp12)) begin
                ap_block_pp0_stage6_subdone_grp12_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp22_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp22_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp22)) begin
                ap_block_pp0_stage6_subdone_grp22_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp0)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp0)) begin
                ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage15)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_copy_input_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_fu_206_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_copy_input_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_copy_input_fu_118_ap_ready == 1'b1)) begin
            grp_copy_input_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_copy_output_fu_174_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_copy_output_fu_174_ap_start_reg <= 1'b1;
        end else if ((grp_copy_output_fu_174_ap_ready == 1'b1)) begin
            grp_copy_output_fu_174_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage11) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage11) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter3_stage11) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_fu_80 <= 31'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        n_fu_80 <= n_1_reg_813;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        N_read_reg_797 <= N;
        score_read_reg_787 <= score;
        x_read_reg_792 <= x;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln36_reg_809 <= icmp_ln36_fu_206_p2;
        icmp_ln36_reg_809_pp0_iter1_reg <= icmp_ln36_reg_809;
        icmp_ln36_reg_809_pp0_iter2_reg <= icmp_ln36_reg_809_pp0_iter1_reg;
        icmp_ln36_reg_809_pp0_iter3_reg <= icmp_ln36_reg_809_pp0_iter2_reg;
        n_2_reg_802 <= n_fu_80;
        n_2_reg_802_pp0_iter1_reg <= n_2_reg_802;
        n_2_reg_802_pp0_iter2_reg <= n_2_reg_802_pp0_iter1_reg;
        n_2_reg_802_pp0_iter3_reg <= n_2_reg_802_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        n_1_reg_813 <= n_1_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp329_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp315_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_188 <= grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp320_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        score_int_1_reg_1518 <= grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp324_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        score_int_2_reg_1523 <= grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp327_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        score_int_3_reg_1528 <= grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        score_read_reg_787_pp0_iter1_reg <= score_read_reg_787;
        score_read_reg_787_pp0_iter2_reg <= score_read_reg_787_pp0_iter1_reg;
        score_read_reg_787_pp0_iter3_reg <= score_read_reg_787_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        scores_100_reg_1393 <= grp_tree_scores_fu_126_ap_return_100;
        scores_101_reg_1398 <= grp_tree_scores_fu_126_ap_return_101;
        scores_102_reg_1403 <= grp_tree_scores_fu_126_ap_return_102;
        scores_103_reg_1408 <= grp_tree_scores_fu_126_ap_return_103;
        scores_104_reg_1413 <= grp_tree_scores_fu_126_ap_return_104;
        scores_105_reg_1418 <= grp_tree_scores_fu_126_ap_return_105;
        scores_106_reg_1423 <= grp_tree_scores_fu_126_ap_return_106;
        scores_107_reg_1428 <= grp_tree_scores_fu_126_ap_return_107;
        scores_108_reg_1433 <= grp_tree_scores_fu_126_ap_return_108;
        scores_109_reg_1438 <= grp_tree_scores_fu_126_ap_return_109;
        scores_10_reg_943 <= grp_tree_scores_fu_126_ap_return_10;
        scores_110_reg_1443 <= grp_tree_scores_fu_126_ap_return_110;
        scores_111_reg_1448 <= grp_tree_scores_fu_126_ap_return_111;
        scores_112_reg_1453 <= grp_tree_scores_fu_126_ap_return_112;
        scores_113_reg_1458 <= grp_tree_scores_fu_126_ap_return_113;
        scores_114_reg_1463 <= grp_tree_scores_fu_126_ap_return_114;
        scores_115_reg_1468 <= grp_tree_scores_fu_126_ap_return_115;
        scores_116_reg_1473 <= grp_tree_scores_fu_126_ap_return_116;
        scores_117_reg_1478 <= grp_tree_scores_fu_126_ap_return_117;
        scores_118_reg_1483 <= grp_tree_scores_fu_126_ap_return_118;
        scores_119_reg_1488 <= grp_tree_scores_fu_126_ap_return_119;
        scores_11_reg_948 <= grp_tree_scores_fu_126_ap_return_11;
        scores_120_reg_1493 <= grp_tree_scores_fu_126_ap_return_120;
        scores_121_reg_1498 <= grp_tree_scores_fu_126_ap_return_121;
        scores_122_reg_1503 <= grp_tree_scores_fu_126_ap_return_122;
        scores_123_reg_1508 <= grp_tree_scores_fu_126_ap_return_123;
        scores_124_reg_1513 <= grp_tree_scores_fu_126_ap_return_124;
        scores_12_reg_953 <= grp_tree_scores_fu_126_ap_return_12;
        scores_13_reg_958 <= grp_tree_scores_fu_126_ap_return_13;
        scores_14_reg_963 <= grp_tree_scores_fu_126_ap_return_14;
        scores_15_reg_968 <= grp_tree_scores_fu_126_ap_return_15;
        scores_16_reg_973 <= grp_tree_scores_fu_126_ap_return_16;
        scores_17_reg_978 <= grp_tree_scores_fu_126_ap_return_17;
        scores_18_reg_983 <= grp_tree_scores_fu_126_ap_return_18;
        scores_19_reg_988 <= grp_tree_scores_fu_126_ap_return_19;
        scores_1_reg_898 <= grp_tree_scores_fu_126_ap_return_1;
        scores_20_reg_993 <= grp_tree_scores_fu_126_ap_return_20;
        scores_21_reg_998 <= grp_tree_scores_fu_126_ap_return_21;
        scores_22_reg_1003 <= grp_tree_scores_fu_126_ap_return_22;
        scores_23_reg_1008 <= grp_tree_scores_fu_126_ap_return_23;
        scores_24_reg_1013 <= grp_tree_scores_fu_126_ap_return_24;
        scores_25_reg_1018 <= grp_tree_scores_fu_126_ap_return_25;
        scores_26_reg_1023 <= grp_tree_scores_fu_126_ap_return_26;
        scores_27_reg_1028 <= grp_tree_scores_fu_126_ap_return_27;
        scores_28_reg_1033 <= grp_tree_scores_fu_126_ap_return_28;
        scores_29_reg_1038 <= grp_tree_scores_fu_126_ap_return_29;
        scores_2_reg_903 <= grp_tree_scores_fu_126_ap_return_2;
        scores_30_reg_1043 <= grp_tree_scores_fu_126_ap_return_30;
        scores_31_reg_1048 <= grp_tree_scores_fu_126_ap_return_31;
        scores_32_reg_1053 <= grp_tree_scores_fu_126_ap_return_32;
        scores_33_reg_1058 <= grp_tree_scores_fu_126_ap_return_33;
        scores_34_reg_1063 <= grp_tree_scores_fu_126_ap_return_34;
        scores_35_reg_1068 <= grp_tree_scores_fu_126_ap_return_35;
        scores_36_reg_1073 <= grp_tree_scores_fu_126_ap_return_36;
        scores_37_reg_1078 <= grp_tree_scores_fu_126_ap_return_37;
        scores_38_reg_1083 <= grp_tree_scores_fu_126_ap_return_38;
        scores_39_reg_1088 <= grp_tree_scores_fu_126_ap_return_39;
        scores_3_reg_908 <= grp_tree_scores_fu_126_ap_return_3;
        scores_40_reg_1093 <= grp_tree_scores_fu_126_ap_return_40;
        scores_41_reg_1098 <= grp_tree_scores_fu_126_ap_return_41;
        scores_42_reg_1103 <= grp_tree_scores_fu_126_ap_return_42;
        scores_43_reg_1108 <= grp_tree_scores_fu_126_ap_return_43;
        scores_44_reg_1113 <= grp_tree_scores_fu_126_ap_return_44;
        scores_45_reg_1118 <= grp_tree_scores_fu_126_ap_return_45;
        scores_46_reg_1123 <= grp_tree_scores_fu_126_ap_return_46;
        scores_47_reg_1128 <= grp_tree_scores_fu_126_ap_return_47;
        scores_48_reg_1133 <= grp_tree_scores_fu_126_ap_return_48;
        scores_49_reg_1138 <= grp_tree_scores_fu_126_ap_return_49;
        scores_4_reg_913 <= grp_tree_scores_fu_126_ap_return_4;
        scores_50_reg_1143 <= grp_tree_scores_fu_126_ap_return_50;
        scores_51_reg_1148 <= grp_tree_scores_fu_126_ap_return_51;
        scores_52_reg_1153 <= grp_tree_scores_fu_126_ap_return_52;
        scores_53_reg_1158 <= grp_tree_scores_fu_126_ap_return_53;
        scores_54_reg_1163 <= grp_tree_scores_fu_126_ap_return_54;
        scores_55_reg_1168 <= grp_tree_scores_fu_126_ap_return_55;
        scores_56_reg_1173 <= grp_tree_scores_fu_126_ap_return_56;
        scores_57_reg_1178 <= grp_tree_scores_fu_126_ap_return_57;
        scores_58_reg_1183 <= grp_tree_scores_fu_126_ap_return_58;
        scores_59_reg_1188 <= grp_tree_scores_fu_126_ap_return_59;
        scores_5_reg_918 <= grp_tree_scores_fu_126_ap_return_5;
        scores_60_reg_1193 <= grp_tree_scores_fu_126_ap_return_60;
        scores_61_reg_1198 <= grp_tree_scores_fu_126_ap_return_61;
        scores_62_reg_1203 <= grp_tree_scores_fu_126_ap_return_62;
        scores_63_reg_1208 <= grp_tree_scores_fu_126_ap_return_63;
        scores_64_reg_1213 <= grp_tree_scores_fu_126_ap_return_64;
        scores_65_reg_1218 <= grp_tree_scores_fu_126_ap_return_65;
        scores_66_reg_1223 <= grp_tree_scores_fu_126_ap_return_66;
        scores_67_reg_1228 <= grp_tree_scores_fu_126_ap_return_67;
        scores_68_reg_1233 <= grp_tree_scores_fu_126_ap_return_68;
        scores_69_reg_1238 <= grp_tree_scores_fu_126_ap_return_69;
        scores_6_reg_923 <= grp_tree_scores_fu_126_ap_return_6;
        scores_70_reg_1243 <= grp_tree_scores_fu_126_ap_return_70;
        scores_71_reg_1248 <= grp_tree_scores_fu_126_ap_return_71;
        scores_72_reg_1253 <= grp_tree_scores_fu_126_ap_return_72;
        scores_73_reg_1258 <= grp_tree_scores_fu_126_ap_return_73;
        scores_74_reg_1263 <= grp_tree_scores_fu_126_ap_return_74;
        scores_75_reg_1268 <= grp_tree_scores_fu_126_ap_return_75;
        scores_76_reg_1273 <= grp_tree_scores_fu_126_ap_return_76;
        scores_77_reg_1278 <= grp_tree_scores_fu_126_ap_return_77;
        scores_78_reg_1283 <= grp_tree_scores_fu_126_ap_return_78;
        scores_79_reg_1288 <= grp_tree_scores_fu_126_ap_return_79;
        scores_7_reg_928 <= grp_tree_scores_fu_126_ap_return_7;
        scores_80_reg_1293 <= grp_tree_scores_fu_126_ap_return_80;
        scores_81_reg_1298 <= grp_tree_scores_fu_126_ap_return_81;
        scores_82_reg_1303 <= grp_tree_scores_fu_126_ap_return_82;
        scores_83_reg_1308 <= grp_tree_scores_fu_126_ap_return_83;
        scores_84_reg_1313 <= grp_tree_scores_fu_126_ap_return_84;
        scores_85_reg_1318 <= grp_tree_scores_fu_126_ap_return_85;
        scores_86_reg_1323 <= grp_tree_scores_fu_126_ap_return_86;
        scores_87_reg_1328 <= grp_tree_scores_fu_126_ap_return_87;
        scores_88_reg_1333 <= grp_tree_scores_fu_126_ap_return_88;
        scores_89_reg_1338 <= grp_tree_scores_fu_126_ap_return_89;
        scores_8_reg_933 <= grp_tree_scores_fu_126_ap_return_8;
        scores_90_reg_1343 <= grp_tree_scores_fu_126_ap_return_90;
        scores_91_reg_1348 <= grp_tree_scores_fu_126_ap_return_91;
        scores_92_reg_1353 <= grp_tree_scores_fu_126_ap_return_92;
        scores_93_reg_1358 <= grp_tree_scores_fu_126_ap_return_93;
        scores_94_reg_1363 <= grp_tree_scores_fu_126_ap_return_94;
        scores_95_reg_1368 <= grp_tree_scores_fu_126_ap_return_95;
        scores_96_reg_1373 <= grp_tree_scores_fu_126_ap_return_96;
        scores_97_reg_1378 <= grp_tree_scores_fu_126_ap_return_97;
        scores_98_reg_1383 <= grp_tree_scores_fu_126_ap_return_98;
        scores_99_reg_1388 <= grp_tree_scores_fu_126_ap_return_99;
        scores_9_reg_938 <= grp_tree_scores_fu_126_ap_return_9;
        scores_reg_893 <= grp_tree_scores_fu_126_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001_grp14) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        x_int_10_reg_873 <= grp_copy_input_fu_118_ap_return_11;
        x_int_11_reg_878 <= grp_copy_input_fu_118_ap_return_12;
        x_int_12_reg_883 <= grp_copy_input_fu_118_ap_return_13;
        x_int_13_reg_888 <= grp_copy_input_fu_118_ap_return_14;
        x_int_14_reg_868 <= grp_copy_input_fu_118_ap_return_10;
        x_int_1_reg_823 <= grp_copy_input_fu_118_ap_return_1;
        x_int_2_reg_828 <= grp_copy_input_fu_118_ap_return_2;
        x_int_3_reg_833 <= grp_copy_input_fu_118_ap_return_3;
        x_int_4_reg_838 <= grp_copy_input_fu_118_ap_return_4;
        x_int_5_reg_843 <= grp_copy_input_fu_118_ap_return_5;
        x_int_6_reg_848 <= grp_copy_input_fu_118_ap_return_6;
        x_int_7_reg_853 <= grp_copy_input_fu_118_ap_return_7;
        x_int_8_reg_858 <= grp_copy_input_fu_118_ap_return_8;
        x_int_9_reg_863 <= grp_copy_input_fu_118_ap_return_9;
        x_int_reg_818 <= grp_copy_input_fu_118_ap_return_0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_reg_809 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_subdone) & (icmp_ln36_reg_809_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_condition_exit_pp0_iter3_stage11 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_ignoreCallOp118_grp16) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_ignoreCallOp117_grp15) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_ignoreCallOp116_grp14) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_ignoreCallOp115_grp13) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_ignoreCallOp114_grp12) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_ignoreCallOp113_grp11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_ignoreCallOp112_grp10) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_ignoreCallOp110_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        gmem0_0_ARVALID = grp_copy_input_fu_118_m_axi_gmem0_0_ARVALID;
    end else begin
        gmem0_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_ignoreCallOp334_grp17) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gmem0_0_AWVALID = grp_copy_output_fu_174_m_axi_gmem0_0_AWVALID;
    end else begin
        gmem0_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_ignoreCallOp346_grp23) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_ignoreCallOp343_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_ignoreCallOp342_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_ignoreCallOp341_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_ignoreCallOp340_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        gmem0_0_BREADY = grp_copy_output_fu_174_m_axi_gmem0_0_BREADY;
    end else begin
        gmem0_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_ignoreCallOp134_grp16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_ignoreCallOp133_grp15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_ignoreCallOp132_grp14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_ignoreCallOp131_grp13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_ignoreCallOp130_grp12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_ignoreCallOp129_grp11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_ignoreCallOp128_grp10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_ignoreCallOp127_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_ignoreCallOp126_grp9) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_ignoreCallOp125_grp8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_ignoreCallOp124_grp7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_ignoreCallOp123_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_ignoreCallOp122_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_ignoreCallOp121_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_ignoreCallOp120_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_ignoreCallOp119_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        gmem0_0_RREADY = grp_copy_input_fu_118_m_axi_gmem0_0_RREADY;
    end else begin
        gmem0_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_ignoreCallOp339_grp22) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_ignoreCallOp338_grp21) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_ignoreCallOp337_grp20) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_ignoreCallOp336_grp19) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_ignoreCallOp335_grp18) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        gmem0_0_WVALID = grp_copy_output_fu_174_m_axi_gmem0_0_WVALID;
    end else begin
        gmem0_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_grp16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_grp15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_grp14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_grp13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage6_grp12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage5_grp11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage4_grp10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage2_grp9) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage1_grp8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_grp7) & (icmp_ln36_reg_809 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage11_grp2) & (ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage3_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage3_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        gmem0_blk_n_AR = grp_copy_input_fu_118_gmem0_blk_n_AR;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage11_grp23) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage6_grp22) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage5_grp21) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage4_grp20) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage3_grp19) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg) & (1'b0 == ap_block_pp0_stage2_grp18) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp17_done_reg) 
    & (1'b0 == ap_block_pp0_stage1_grp17) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        gmem0_blk_n_AW = grp_copy_output_fu_174_gmem0_blk_n_AW;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage11_grp23) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage6_grp22) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage5_grp21) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage4_grp20) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage3_grp19) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg) & (1'b0 == ap_block_pp0_stage2_grp18) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp17_done_reg) 
    & (1'b0 == ap_block_pp0_stage1_grp17) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        gmem0_blk_n_B = grp_copy_output_fu_174_gmem0_blk_n_B;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_grp16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_grp15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_grp14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_grp13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage6_grp12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage5_grp11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage4_grp10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage2_grp9) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage1_grp8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_grp7) & (icmp_ln36_reg_809 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage11_grp2) & (ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage3_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln36_reg_809 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage3_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        gmem0_blk_n_R = grp_copy_input_fu_118_gmem0_blk_n_R;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage11_grp23) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage6_grp22) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage5_grp21) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage4_grp20) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage3_grp19) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg) & (1'b0 == ap_block_pp0_stage2_grp18) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp17_done_reg) 
    & (1'b0 == ap_block_pp0_stage1_grp17) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        gmem0_blk_n_W = grp_copy_output_fu_174_gmem0_blk_n_W;
    end else begin
        gmem0_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp114_grp12) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp113_grp11) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp112_grp10) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp109_grp9) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp125_grp8) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp119_grp2) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp110_grp1) & (1'b1 == ap_CS_fsm_pp0_stage3)) 
    | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp124_grp7) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp123_grp6) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp122_grp5) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp121_grp4) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp120_grp3) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp118_grp16) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp117_grp15) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp116_grp14) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp115_grp13) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_copy_input_fu_118_ap_ce = 1'b1;
    end else begin
        grp_copy_input_fu_118_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp343_grp0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp333_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp330_grp0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp342_grp0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp346_grp23) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp339_grp22) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp338_grp21) & (1'b1 == 
    ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp337_grp20) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp336_grp19) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp335_grp18) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp17_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp334_grp17) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp341_grp0) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp340_grp0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp332_grp0) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) 
    & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp331_grp0) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_copy_output_fu_174_ap_ce = 1'b1;
    end else begin
        grp_copy_output_fu_174_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp327_grp0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp324_grp0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp320_grp0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp329_grp0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp315_grp0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp310_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp306_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) 
    | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp303_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp301_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_0_val1 = scores_100_reg_1393;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_0_val1 = scores_75_reg_1268;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_0_val1 = scores_50_reg_1143;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_0_val1 = scores_25_reg_1018;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_0_val1 = scores_reg_893;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_0_val1 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_0_val1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_10_val11 = scores_110_reg_1443;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_10_val11 = scores_85_reg_1318;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_10_val11 = scores_60_reg_1193;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_10_val11 = scores_35_reg_1068;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_10_val11 = scores_10_reg_943;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_10_val11 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_10_val11 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_11_val12 = scores_111_reg_1448;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_11_val12 = scores_86_reg_1323;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_11_val12 = scores_61_reg_1198;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_11_val12 = scores_36_reg_1073;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_11_val12 = scores_11_reg_948;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_11_val12 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_11_val12 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_12_val13 = scores_112_reg_1453;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_12_val13 = scores_87_reg_1328;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_12_val13 = scores_62_reg_1203;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_12_val13 = scores_37_reg_1078;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_12_val13 = scores_12_reg_953;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_12_val13 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_12_val13 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_13_val14 = scores_113_reg_1458;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_13_val14 = scores_88_reg_1333;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_13_val14 = scores_63_reg_1208;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_13_val14 = scores_38_reg_1083;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_13_val14 = scores_13_reg_958;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_13_val14 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_13_val14 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_14_val15 = scores_114_reg_1463;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_14_val15 = scores_89_reg_1338;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_14_val15 = scores_64_reg_1213;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_14_val15 = scores_39_reg_1088;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_14_val15 = scores_14_reg_963;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_14_val15 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_14_val15 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_15_val16 = scores_115_reg_1468;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_15_val16 = scores_90_reg_1343;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_15_val16 = scores_65_reg_1218;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_15_val16 = scores_40_reg_1093;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_15_val16 = scores_15_reg_968;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_15_val16 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_15_val16 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_16_val = scores_116_reg_1473;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_16_val = scores_91_reg_1348;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_16_val = scores_66_reg_1223;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_16_val = scores_41_reg_1098;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_16_val = scores_16_reg_973;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_16_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_16_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_17_val = scores_117_reg_1478;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_17_val = scores_92_reg_1353;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_17_val = scores_67_reg_1228;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_17_val = scores_42_reg_1103;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_17_val = scores_17_reg_978;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_17_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_17_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_18_val = scores_118_reg_1483;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_18_val = scores_93_reg_1358;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_18_val = scores_68_reg_1233;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_18_val = scores_43_reg_1108;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_18_val = scores_18_reg_983;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_18_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_18_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_19_val = scores_119_reg_1488;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_19_val = scores_94_reg_1363;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_19_val = scores_69_reg_1238;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_19_val = scores_44_reg_1113;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_19_val = scores_19_reg_988;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_19_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_19_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_1_val2 = scores_101_reg_1398;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_1_val2 = scores_76_reg_1273;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_1_val2 = scores_51_reg_1148;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_1_val2 = scores_26_reg_1023;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_1_val2 = scores_1_reg_898;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_1_val2 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_1_val2 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_20_val = scores_120_reg_1493;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_20_val = scores_95_reg_1368;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_20_val = scores_70_reg_1243;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_20_val = scores_45_reg_1118;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_20_val = scores_20_reg_993;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_20_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_20_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_21_val = scores_121_reg_1498;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_21_val = scores_96_reg_1373;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_21_val = scores_71_reg_1248;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_21_val = scores_46_reg_1123;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_21_val = scores_21_reg_998;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_21_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_21_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_22_val = scores_122_reg_1503;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_22_val = scores_97_reg_1378;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_22_val = scores_72_reg_1253;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_22_val = scores_47_reg_1128;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_22_val = scores_22_reg_1003;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_22_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_22_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_23_val = scores_123_reg_1508;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_23_val = scores_98_reg_1383;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_23_val = scores_73_reg_1258;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_23_val = scores_48_reg_1133;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_23_val = scores_23_reg_1008;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_23_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_23_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_24_val = scores_124_reg_1513;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_24_val = scores_99_reg_1388;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_24_val = scores_74_reg_1263;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_24_val = scores_49_reg_1138;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_24_val = scores_24_reg_1013;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_24_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_24_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_2_val3 = scores_102_reg_1403;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_2_val3 = scores_77_reg_1278;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_2_val3 = scores_52_reg_1153;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_2_val3 = scores_27_reg_1028;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_2_val3 = scores_2_reg_903;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_2_val3 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_2_val3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_3_val4 = scores_103_reg_1408;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_3_val4 = scores_78_reg_1283;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_3_val4 = scores_53_reg_1158;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_3_val4 = scores_28_reg_1033;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_3_val4 = scores_3_reg_908;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_3_val4 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_3_val4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_4_val5 = scores_104_reg_1413;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_4_val5 = scores_79_reg_1288;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_4_val5 = scores_54_reg_1163;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_4_val5 = scores_29_reg_1038;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_4_val5 = scores_4_reg_913;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_4_val5 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_4_val5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_5_val6 = scores_105_reg_1418;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_5_val6 = scores_80_reg_1293;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_5_val6 = scores_55_reg_1168;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_5_val6 = scores_30_reg_1043;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_5_val6 = scores_5_reg_918;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_5_val6 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_5_val6 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_6_val7 = scores_106_reg_1423;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_6_val7 = scores_81_reg_1298;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_6_val7 = scores_56_reg_1173;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_6_val7 = scores_31_reg_1048;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_6_val7 = scores_6_reg_923;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_6_val7 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_6_val7 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_7_val8 = scores_107_reg_1428;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_7_val8 = scores_82_reg_1303;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_7_val8 = scores_57_reg_1178;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_7_val8 = scores_32_reg_1053;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_7_val8 = scores_7_reg_928;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_7_val8 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_7_val8 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_8_val9 = scores_108_reg_1433;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_8_val9 = scores_83_reg_1308;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_8_val9 = scores_58_reg_1183;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_8_val9 = scores_33_reg_1058;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_8_val9 = scores_8_reg_933;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_8_val9 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_8_val9 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_ignoreCallOp314_grp0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_9_val10 = scores_109_reg_1438;
        end else if (((1'b0 == ap_block_pp0_stage7_ignoreCallOp309_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_9_val10 = scores_84_reg_1313;
        end else if (((1'b0 == ap_block_pp0_stage6_ignoreCallOp305_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_9_val10 = scores_59_reg_1188;
        end else if (((1'b0 == ap_block_pp0_stage5_ignoreCallOp302_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_9_val10 = scores_34_reg_1063;
        end else if (((1'b0 == ap_block_pp0_stage4_ignoreCallOp300_grp0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_9_val10 = scores_9_reg_938;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_9_val10 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_145_x_9_val10 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp167_grp0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp166_grp0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp165_grp0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp174_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp173_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp171_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp168_grp0) & (1'b1 == ap_CS_fsm_pp0_stage13)) 
    | ((1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp164_grp0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp172_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp170_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp169_grp0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_tree_scores_fu_126_ap_ce = 1'b1;
    end else begin
        grp_tree_scores_fu_126_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_c_ap_vld = 1'b1;
    end else begin
        n_c_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_f_ap_vld = 1'b1;
    end else begin
        n_f_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter3_stage11) & (ap_idle_pp0_0to2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter1_grp7));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp124_grp7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp171_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp333_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp124_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter1_grp7));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage10_iter1_grp16));
end

assign ap_block_pp0_stage10_11001_ignoreCallOp118_grp16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001_ignoreCallOp165 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage10_iter1_ignore_call19_grp16));
end

assign ap_block_pp0_stage10_11001_ignoreCallOp165_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001_ignoreCallOp320 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage10_iter1_ignore_call146_grp16));
end

assign ap_block_pp0_stage10_11001_ignoreCallOp320_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001_ignoreCallOp343 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage10_iter1_ignore_call150_grp16));
end

assign ap_block_pp0_stage10_11001_ignoreCallOp343_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_grp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_ignoreCallOp118_grp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_ignoreCallOp134_grp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_ignoreCallOp343_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage10_iter1_grp16));
end

assign ap_block_pp0_stage10_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = (((1'b0 == ap_block_pp0_stage11_subdone_grp23_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state76_pp0_stage11_iter4_grp23)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0_grp2)));
end

assign ap_block_pp0_stage11_11001_ignoreCallOp119_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001_ignoreCallOp166 = (((1'b0 == ap_block_pp0_stage11_subdone_grp23_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state76_pp0_stage11_iter4_ignore_call19_grp23)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0_ignore_call19_grp2)));
end

assign ap_block_pp0_stage11_11001_ignoreCallOp166_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001_ignoreCallOp324 = (((1'b0 == ap_block_pp0_stage11_subdone_grp23_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state76_pp0_stage11_iter4_ignore_call147_grp23)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0_ignore_call147_grp2)));
end

assign ap_block_pp0_stage11_11001_ignoreCallOp324_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001_ignoreCallOp346 = ((1'b0 == ap_block_pp0_stage11_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0_ignore_call150_grp2));
end

assign ap_block_pp0_stage11_11001_ignoreCallOp346_grp23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_grp23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_ignoreCallOp119_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_ignoreCallOp346_grp23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = (((1'b0 == ap_block_pp0_stage11_subdone_grp23_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state76_pp0_stage11_iter4_grp23)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0_grp2)));
end

assign ap_block_pp0_stage11_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone_grp2 = ((1'b0 == ap_block_pp0_stage11_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0_grp2));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone_grp23 = ((1'b0 == ap_block_pp0_stage11_subdone_grp23_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state76_pp0_stage11_iter4_grp23));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state13_pp0_stage12_iter0_grp3));
end

assign ap_block_pp0_stage12_11001_ignoreCallOp120_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001_ignoreCallOp167 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state13_pp0_stage12_iter0_ignore_call19_grp3));
end

assign ap_block_pp0_stage12_11001_ignoreCallOp167_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001_ignoreCallOp327 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state13_pp0_stage12_iter0_ignore_call148_grp3));
end

assign ap_block_pp0_stage12_11001_ignoreCallOp327_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_grp3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_ignoreCallOp120_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state13_pp0_stage12_iter0_grp3));
end

assign ap_block_pp0_stage12_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0_grp4));
end

assign ap_block_pp0_stage13_11001_ignoreCallOp121_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001_ignoreCallOp168 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0_ignore_call19_grp4));
end

assign ap_block_pp0_stage13_11001_ignoreCallOp168_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001_ignoreCallOp329 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0_ignore_call149_grp4));
end

assign ap_block_pp0_stage13_11001_ignoreCallOp329_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001_ignoreCallOp330 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0_ignore_call150_grp4));
end

assign ap_block_pp0_stage13_11001_ignoreCallOp330_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_grp4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_ignoreCallOp121_grp4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_ignoreCallOp330_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0_grp4));
end

assign ap_block_pp0_stage13_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0_grp5));
end

assign ap_block_pp0_stage14_11001_ignoreCallOp122_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001_ignoreCallOp169 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0_ignore_call19_grp5));
end

assign ap_block_pp0_stage14_11001_ignoreCallOp169_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001_ignoreCallOp331 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0_ignore_call150_grp5));
end

assign ap_block_pp0_stage14_11001_ignoreCallOp331_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_grp5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_ignoreCallOp122_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0_grp5));
end

assign ap_block_pp0_stage14_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0_grp6));
end

assign ap_block_pp0_stage15_11001_ignoreCallOp123_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001_ignoreCallOp170 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0_ignore_call19_grp6));
end

assign ap_block_pp0_stage15_11001_ignoreCallOp170_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001_ignoreCallOp332 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0_ignore_call150_grp6));
end

assign ap_block_pp0_stage15_11001_ignoreCallOp332_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_grp6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_ignoreCallOp123_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0_grp6));
end

assign ap_block_pp0_stage15_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b0 == ap_block_pp0_stage1_subdone_grp17_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state66_pp0_stage1_iter4_grp17)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage1_iter1_grp8)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp125 = ((1'b0 == ap_block_pp0_stage1_subdone_grp17_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state66_pp0_stage1_iter4_ignore_call3_grp17));
end

assign ap_block_pp0_stage1_11001_ignoreCallOp125_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp172 = (((1'b0 == ap_block_pp0_stage1_subdone_grp17_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state66_pp0_stage1_iter4_ignore_call19_grp17)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage1_iter1_ignore_call19_grp8)));
end

assign ap_block_pp0_stage1_11001_ignoreCallOp172_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp334 = ((1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage1_iter1_ignore_call150_grp8));
end

assign ap_block_pp0_stage1_11001_ignoreCallOp334_grp17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_ignoreCallOp125_grp8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_ignoreCallOp334_grp17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b0 == ap_block_pp0_stage1_subdone_grp17_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state66_pp0_stage1_iter4_grp17)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage1_iter1_grp8)));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp17 = ((1'b0 == ap_block_pp0_stage1_subdone_grp17_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state66_pp0_stage1_iter4_grp17));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp8 = ((1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage1_iter1_grp8));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state67_pp0_stage2_iter4_grp18)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp9_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage2_iter1_grp9)));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp109_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp173 = (((1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state67_pp0_stage2_iter4_ignore_call19_grp18)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp9_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage2_iter1_ignore_call19_grp9)));
end

assign ap_block_pp0_stage2_11001_ignoreCallOp173_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp335 = ((1'b0 == ap_block_pp0_stage2_subdone_grp9_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage2_iter1_ignore_call150_grp9));
end

assign ap_block_pp0_stage2_11001_ignoreCallOp335_grp18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_ignoreCallOp109_grp9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_ignoreCallOp126_grp9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_ignoreCallOp335_grp18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state67_pp0_stage2_iter4_grp18)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp9_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage2_iter1_grp9)));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp18 = ((1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state67_pp0_stage2_iter4_grp18));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp9 = ((1'b0 == ap_block_pp0_stage2_subdone_grp9_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage2_iter1_grp9));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state68_pp0_stage3_iter4_grp19)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0_grp1)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage3_iter1_grp1)));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp110_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp174 = (((1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state68_pp0_stage3_iter4_ignore_call19_grp19)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0_ignore_call19_grp1)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage3_iter1_ignore_call19_grp1)));
end

assign ap_block_pp0_stage3_11001_ignoreCallOp174_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp336 = (((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0_ignore_call150_grp1)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage3_iter1_ignore_call150_grp1)));
end

assign ap_block_pp0_stage3_11001_ignoreCallOp336_grp19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_ignoreCallOp110_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_ignoreCallOp127_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_ignoreCallOp336_grp19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state68_pp0_stage3_iter4_grp19)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0_grp1)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage3_iter1_grp1)));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp1 = (((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0_grp1)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage3_iter1_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp19 = ((1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state68_pp0_stage3_iter4_grp19));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state69_pp0_stage4_iter4_grp20)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp10_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage4_iter1_grp10)));
end

assign ap_block_pp0_stage4_11001_ignoreCallOp112_grp10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp300 = (((1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state69_pp0_stage4_iter4_ignore_call145_grp20)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp10_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage4_iter1_ignore_call145_grp10)));
end

assign ap_block_pp0_stage4_11001_ignoreCallOp300_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp337 = ((1'b0 == ap_block_pp0_stage4_subdone_grp10_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage4_iter1_ignore_call150_grp10));
end

assign ap_block_pp0_stage4_11001_ignoreCallOp337_grp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_ignoreCallOp112_grp10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_ignoreCallOp128_grp10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_ignoreCallOp300_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_ignoreCallOp337_grp20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state69_pp0_stage4_iter4_grp20)) | ((1'b0 == ap_block_pp0_stage4_subdone_grp10_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage4_iter1_grp10)));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp10 = ((1'b0 == ap_block_pp0_stage4_subdone_grp10_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage4_iter1_grp10));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp20 = ((1'b0 == ap_block_pp0_stage4_subdone_grp20_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state69_pp0_stage4_iter4_grp20));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state70_pp0_stage5_iter4_grp21)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp11_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage5_iter1_grp11)));
end

assign ap_block_pp0_stage5_11001_ignoreCallOp113_grp11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp301 = (((1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state70_pp0_stage5_iter4_ignore_call145_grp21)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp11_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage5_iter1_ignore_call145_grp11)));
end

assign ap_block_pp0_stage5_11001_ignoreCallOp301_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp338 = ((1'b0 == ap_block_pp0_stage5_subdone_grp11_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage5_iter1_ignore_call150_grp11));
end

assign ap_block_pp0_stage5_11001_ignoreCallOp338_grp21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_ignoreCallOp113_grp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_ignoreCallOp129_grp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_ignoreCallOp302_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_ignoreCallOp338_grp21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state70_pp0_stage5_iter4_grp21)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp11_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage5_iter1_grp11)));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp11 = ((1'b0 == ap_block_pp0_stage5_subdone_grp11_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage5_iter1_grp11));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp21 = ((1'b0 == ap_block_pp0_stage5_subdone_grp21_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state70_pp0_stage5_iter4_grp21));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state71_pp0_stage6_iter4_grp22)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp12_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage6_iter1_grp12)));
end

assign ap_block_pp0_stage6_11001_ignoreCallOp114_grp12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp303 = (((1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state71_pp0_stage6_iter4_ignore_call145_grp22)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp12_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage6_iter1_ignore_call145_grp12)));
end

assign ap_block_pp0_stage6_11001_ignoreCallOp303_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp339 = ((1'b0 == ap_block_pp0_stage6_subdone_grp12_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage6_iter1_ignore_call150_grp12));
end

assign ap_block_pp0_stage6_11001_ignoreCallOp339_grp22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_ignoreCallOp114_grp12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_ignoreCallOp130_grp12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_ignoreCallOp305_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_ignoreCallOp339_grp22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state71_pp0_stage6_iter4_grp22)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp12_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage6_iter1_grp12)));
end

assign ap_block_pp0_stage6_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp12 = ((1'b0 == ap_block_pp0_stage6_subdone_grp12_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage6_iter1_grp12));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp22 = ((1'b0 == ap_block_pp0_stage6_subdone_grp22_done_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state71_pp0_stage6_iter4_grp22));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage7_iter1_grp13));
end

assign ap_block_pp0_stage7_11001_ignoreCallOp115_grp13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp306 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage7_iter1_ignore_call145_grp13));
end

assign ap_block_pp0_stage7_11001_ignoreCallOp306_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp340 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage7_iter1_ignore_call150_grp13));
end

assign ap_block_pp0_stage7_11001_ignoreCallOp340_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_ignoreCallOp115_grp13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_ignoreCallOp131_grp13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_ignoreCallOp309_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_ignoreCallOp340_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage7_iter1_grp13));
end

assign ap_block_pp0_stage7_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage8_iter1_grp14));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_grp14 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage8_iter1_grp14));
end

assign ap_block_pp0_stage8_11001_ignoreCallOp116_grp14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001_ignoreCallOp310 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage8_iter1_ignore_call145_grp14));
end

assign ap_block_pp0_stage8_11001_ignoreCallOp310_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001_ignoreCallOp341 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage8_iter1_ignore_call150_grp14));
end

assign ap_block_pp0_stage8_11001_ignoreCallOp341_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_ignoreCallOp116_grp14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_ignoreCallOp132_grp14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_ignoreCallOp314_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_ignoreCallOp341_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage8_iter1_grp14));
end

assign ap_block_pp0_stage8_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage9_iter1_grp15));
end

assign ap_block_pp0_stage9_11001_ignoreCallOp117_grp15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001_ignoreCallOp164 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage9_iter1_ignore_call19_grp15));
end

assign ap_block_pp0_stage9_11001_ignoreCallOp164_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001_ignoreCallOp315 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage9_iter1_ignore_call145_grp15));
end

assign ap_block_pp0_stage9_11001_ignoreCallOp315_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001_ignoreCallOp342 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage9_iter1_ignore_call150_grp15));
end

assign ap_block_pp0_stage9_11001_ignoreCallOp342_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_grp15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_ignoreCallOp117_grp15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_ignoreCallOp133_grp15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_ignoreCallOp164_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_ignoreCallOp342_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage9_iter1_grp15));
end

assign ap_block_pp0_stage9_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0_grp2 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0_ignore_call147_grp2 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0_ignore_call150_grp2 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0_ignore_call19_grp2 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0_grp3 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0_ignore_call148_grp3 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0_ignore_call19_grp3 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_grp4 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_ignore_call149_grp4 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_ignore_call150_grp4 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_ignore_call19_grp4 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0_grp5 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0_ignore_call150_grp5 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0_ignore_call19_grp5 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0_grp6 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0_ignore_call150_grp6 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0_ignore_call19_grp6 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter1_grp7 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter1_grp8 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter1_ignore_call150_grp8 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter1_ignore_call19_grp8 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage2_iter1_grp9 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage2_iter1_ignore_call150_grp9 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage2_iter1_ignore_call19_grp9 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state20_pp0_stage3_iter1_grp1 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state20_pp0_stage3_iter1_ignore_call150_grp1 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state20_pp0_stage3_iter1_ignore_call19_grp1 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage4_iter1_grp10 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage4_iter1_ignore_call145_grp10 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage4_iter1_ignore_call150_grp10 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage5_iter1_grp11 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage5_iter1_ignore_call145_grp11 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage5_iter1_ignore_call150_grp11 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage6_iter1_grp12 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage6_iter1_ignore_call145_grp12 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage6_iter1_ignore_call150_grp12 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage7_iter1_grp13 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage7_iter1_ignore_call145_grp13 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage7_iter1_ignore_call150_grp13 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage8_iter1_grp14 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage8_iter1_ignore_call145_grp14 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage8_iter1_ignore_call150_grp14 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage9_iter1_grp15 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage9_iter1_ignore_call145_grp15 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage9_iter1_ignore_call150_grp15 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage9_iter1_ignore_call19_grp15 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage10_iter1_grp16 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage10_iter1_ignore_call146_grp16 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage10_iter1_ignore_call150_grp16 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage10_iter1_ignore_call19_grp16 = ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0_grp1 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0_ignore_call150_grp1 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0_ignore_call19_grp1 = ((icmp_ln36_reg_809 == 1'd1) & ((grp_copy_input_fu_118_gmem0_blk_n_R & grp_copy_input_fu_118_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state66_pp0_stage1_iter4_grp17 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state66_pp0_stage1_iter4_ignore_call19_grp17 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state66_pp0_stage1_iter4_ignore_call3_grp17 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state67_pp0_stage2_iter4_grp18 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state67_pp0_stage2_iter4_ignore_call19_grp18 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state68_pp0_stage3_iter4_grp19 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state68_pp0_stage3_iter4_ignore_call19_grp19 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state69_pp0_stage4_iter4_grp20 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state69_pp0_stage4_iter4_ignore_call145_grp20 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state70_pp0_stage5_iter4_grp21 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state70_pp0_stage5_iter4_ignore_call145_grp21 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state71_pp0_stage6_iter4_grp22 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state71_pp0_stage6_iter4_ignore_call145_grp22 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state76_pp0_stage11_iter4_grp23 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state76_pp0_stage11_iter4_ignore_call147_grp23 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state76_pp0_stage11_iter4_ignore_call19_grp23 = ((grp_copy_output_fu_174_gmem0_blk_n_W & grp_copy_output_fu_174_gmem0_blk_n_B & grp_copy_output_fu_174_gmem0_blk_n_AW) == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage15;

assign ap_ready = ap_ready_sig;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_copy_input_fu_118_ap_start = grp_copy_input_fu_118_ap_start_reg;

assign grp_copy_output_fu_174_ap_start = grp_copy_output_fu_174_ap_start_reg;

assign icmp_ln36_fu_206_p2 = (($signed(zext_ln36_fu_202_p1) < $signed(N_read_reg_797)) ? 1'b1 : 1'b0);

assign n_1_fu_211_p2 = (n_2_reg_802 + 31'd1);

assign zext_ln36_fu_202_p1 = n_fu_80;

endmodule //conifer_jettag_accelerator
