New Project
Name-.....>Next
Parameter  Product Category:ALL
Family-Spartan3E
Speed- -4


DESIGN BOX >
right click and open new source

Select source type > Verilog Module
File Name:....>Next
Define Module

Write code 

Next

+Synthesis XST
Check Syntax

TEST BENCH

right click > new source >verilog text fixture
 File Name: TB_<filename>
 >Finish

Input combination in initial begin
 Select Simulation in design box
 Click on simulate Behavioural modelNew Project
Name-.....>Next
Parameter  Product Category:ALL
Family-Spartan3E
Speed- -4


DESIGN BOX >
right click and open new source

Select source type > Verilog Module
File Name:....>Next
Define Module

Write code 

Next

+Synthesis XST
Check Syntax

TEST BENCH

right click > new source >verilog text fixture
 File Name: TB_<filename>
 >Finish

Input combination in initial begin
 Select Simulation in design box
 Click on simulate Behavioural model



//32-BIT-ALU code//

module ALU(
    input [31:0] a,b,
    input [2:0] f,
    output reg [31:0] y
    );
always@(*)
begin
case(f)
3'b000:y=a&b; //AND Operation
3'b001:y=a|b; //OR Operation
3'b010:y=~(a&b); //NAND Operation
3'b011:y=~(a|b); //NOR Operation
3'b010:y=a+b; //Addition
3'b011:y=a-b; //Subtraction
3'b100:y=a*b; //Multiply
default:y=32'bx;
endcase
end
endmodule

//Test Bench//

initial
begin
a=32'h00000000;
b=32'hFFFFFFFF;
#10 f=3'b000;
#10 f=3'b001;
#10 f=3'b010;
#10 f=3'b100;
end
initial
#50 $finish;
endmodule



