5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd slist4.vcd -o slist4.cdd -v slist4.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" slist4.v 1 26 1
2 1 0 0 1 1 8 0 0 b
2 2 0 0 0 2a 20000 0 0 1 2 2
2 3 0 0 1 29 20008 1 2 1 2 2
2 4 0 0 2 1 c 0 0 reset
2 5 0 0 0 2a 20000 0 0 1 2 2
2 6 0 0 2 29 20008 4 5 1 2 2
2 7 0 0 3 2b 20008 3 6 1 2 2
2 8 5 70008 7 45 2100a 7 0 1 2 2
2 9 6 a000e 2 1 c 0 0 reset
2 10 6 60006 1 1 8 0 0 b
2 11 6 6000e 3 9 20308 9 10 1 2 1102
2 12 6 20002 0 1 400 0 0 a
2 13 6 2000e 3 37 600a 11 12
2 14 0 0 3 1 8 0 0 a
2 15 0 0 0 2a 20000 0 0 1 2 2
2 16 0 0 3 29 20008 14 15 1 2 2
2 17 8 70008 5 45 2100a 16 0 1 2 2
2 18 9 20006 1 3d 126002 0 0 1 2 2 $u0
1 a 3 830005 1 0 0 0 1 33 2
1 b 3 830008 1 0 0 0 1 33 102
1 reset 3 3000b 1 0 0 0 1 33 1002
4 13 8 8
4 8 13 0
4 18 17 0
4 17 18 0
3 1 main.$u0 "main.$u0" slist4.v 0 12 1
2 19 10 7000a 1 0 20004 0 0 1 36 0
2 20 10 30003 0 1 400 0 0 b
2 21 10 3000a 1 37 11006 19 20
2 22 11 70007 1 1 18 0 0 a
2 23 11 30003 0 1 400 0 0 b
2 24 11 30007 1 37 2a 22 23
4 24 0 0
4 21 24 24
3 1 main.$u1 "main.$u1" slist4.v 0 24 1
