// Seed: 1468425195
module module_0 (
    input wire id_0,
    input tri0 id_1
);
endmodule
module module_1 (
    output wire  id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri0  id_3,
    output wand  id_4,
    output uwire id_5,
    output uwire id_6,
    input  wor   id_7
);
  wire id_9;
  task id_10;
    input id_11;
    begin : LABEL_0
      if (1'b0) begin : LABEL_0
      end
    end
  endtask
  wire id_12;
  wire \id_13 ;
  module_0 modCall_1 (
      id_7,
      id_1
  );
  assign modCall_1.id_0 = 0;
  wire id_14;
  wire id_15;
  specify
    (id_16 + => id_17) = (id_1  : $realtime : ($realtime), $realtime : $realtime : id_16);
  endspecify
endmodule
