<stg><name>LowMCEnc</name>


<trans_list>

<trans id="255" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="11" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="17" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="24" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="25" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %output_addr = getelementptr [8 x i32]* %output_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:1  %roundKey = alloca [16 x i32], align 16

]]></Node>
<StgValue><ssdm name="roundKey"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="64">
<![CDATA[
:2  %temp = alloca [120 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %loop_0_0 = phi i3 [ 0, %0 ], [ %add_ln171, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="loop_0_0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:1  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %loop_0_0, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_36, label %2, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="3">
<![CDATA[
hls_label_0:0  %trunc_ln171 = trunc i3 %loop_0_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln171"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="3">
<![CDATA[
hls_label_0:3  %zext_ln174 = zext i3 %loop_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:4  %plaintext_addr = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="plaintext_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="3">
<![CDATA[
hls_label_0:5  %plaintext_load = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="plaintext_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0:9  %or_ln171 = or i2 %trunc_ln171, 1

]]></Node>
<StgValue><ssdm name="or_ln171"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="2">
<![CDATA[
hls_label_0:10  %zext_ln174_1 = zext i2 %or_ln171 to i64

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:11  %plaintext_addr_1 = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="plaintext_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="3">
<![CDATA[
hls_label_0:12  %plaintext_load_1 = load i32* %plaintext_addr_1, align 4

]]></Node>
<StgValue><ssdm name="plaintext_load_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0:15  %add_ln171 = add i3 2, %loop_0_0

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str529)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str327) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln173"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="3">
<![CDATA[
hls_label_0:5  %plaintext_load = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="plaintext_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:6  %output_addr_2 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
hls_label_0:7  store i32 %plaintext_load, i32* %output_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:8  %empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str529, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="3">
<![CDATA[
hls_label_0:12  %plaintext_load_1 = load i32* %plaintext_addr_1, align 4

]]></Node>
<StgValue><ssdm name="plaintext_load_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:13  %output_addr_3 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
hls_label_0:14  store i32 %plaintext_load_1, i32* %output_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:16  br label %1

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="32">
<![CDATA[
:0  call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln178"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="32">
<![CDATA[
:0  call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln178"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_0_i1 = phi i3 [ 0, %2 ], [ %add_ln110_1, %4 ]

]]></Node>
<StgValue><ssdm name="i_0_0_i1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln110_1 = icmp eq i3 %i_0_0_i1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln110_1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln110_1, label %xor_array.exit, label %4

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln114_1 = zext i3 %i_0_0_i1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr_6 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="output_addr_6"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="3">
<![CDATA[
:3  %output_load_3 = load i32* %output_addr_6, align 4

]]></Node>
<StgValue><ssdm name="output_load_3"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %roundKey_addr = getelementptr [16 x i32]* %roundKey, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="roundKey_addr"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
:5  %roundKey_load = load i32* %roundKey_addr, align 8

]]></Node>
<StgValue><ssdm name="roundKey_load"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="3">
<![CDATA[
:8  %trunc_ln110 = trunc i3 %i_0_0_i1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:9  %or_ln110_1 = or i2 %trunc_ln110, 1

]]></Node>
<StgValue><ssdm name="or_ln110_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="2">
<![CDATA[
:10  %zext_ln114_3 = zext i2 %or_ln110_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_3"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %output_addr_7 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln114_3

]]></Node>
<StgValue><ssdm name="output_addr_7"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="3">
<![CDATA[
:12  %output_load_4 = load i32* %output_addr_7, align 4

]]></Node>
<StgValue><ssdm name="output_load_4"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %roundKey_addr_1 = getelementptr [16 x i32]* %roundKey, i64 0, i64 %zext_ln114_3

]]></Node>
<StgValue><ssdm name="roundKey_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
:14  %roundKey_load_1 = load i32* %roundKey_addr_1, align 4

]]></Node>
<StgValue><ssdm name="roundKey_load_1"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  %add_ln110_1 = add i3 2, %i_0_0_i1

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
xor_array.exit:0  %temp_addr = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
xor_array.exit:1  %temp_addr_4 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_addr_4"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
xor_array.exit:2  %temp_addr_5 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_addr_5"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
xor_array.exit:3  %temp_addr_6 = getelementptr inbounds [120 x i8]* %temp, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_addr_6"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
xor_array.exit:4  br label %5

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str428) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="3">
<![CDATA[
:3  %output_load_3 = load i32* %output_addr_6, align 4

]]></Node>
<StgValue><ssdm name="output_load_3"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
:5  %roundKey_load = load i32* %roundKey_addr, align 8

]]></Node>
<StgValue><ssdm name="roundKey_load"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %xor_ln114_1 = xor i32 %roundKey_load, %output_load_3

]]></Node>
<StgValue><ssdm name="xor_ln114_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:7  store i32 %xor_ln114_1, i32* %output_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="3">
<![CDATA[
:12  %output_load_4 = load i32* %output_addr_7, align 4

]]></Node>
<StgValue><ssdm name="output_load_4"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
:14  %roundKey_load_1 = load i32* %roundKey_addr_1, align 4

]]></Node>
<StgValue><ssdm name="roundKey_load_1"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %xor_ln114_3 = xor i32 %roundKey_load_1, %output_load_4

]]></Node>
<StgValue><ssdm name="xor_ln114_3"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:16  store i32 %xor_ln114_3, i32* %output_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %3

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %r_0 = phi i5 [ 1, %xor_array.exit ], [ %r, %xor_array.exit18 ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln188 = icmp eq i5 %r_0, -11

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln188, label %13, label %6

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="3">
<![CDATA[
:2  %output_load = load i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln247"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
:0  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i5.i9(i5 %r_0, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln191"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="3">
<![CDATA[
:2  %output_load = load i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32">
<![CDATA[
:3  %trunc_ln194 = trunc i32 %output_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln194"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4  store i8 %trunc_ln194, i8* %temp_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:6  store i8 %trunc_ln, i8* %temp_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="14" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call fastcc void @matrix_mul.1([16 x i32]* %roundKey, [8 x i32]* %key, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln191"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:8  store i8 %trunc_ln1, i8* %temp_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:10  store i8 %trunc_ln2, i8* %temp_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %7

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %bitNumber_assign_2 = phi i5 [ 0, %6 ], [ %add_ln209, %8 ]

]]></Node>
<StgValue><ssdm name="bitNumber_assign_2"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln209 = icmp ult i5 %bitNumber_assign_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln209, label %8, label %9

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln218 = add i5 2, %bitNumber_assign_2

]]></Node>
<StgValue><ssdm name="add_ln218"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %lshr_ln = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln218, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="2">
<![CDATA[
:2  %zext_ln55 = zext i2 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %temp_addr_11 = getelementptr [120 x i8]* %temp, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="temp_addr_11"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
:4  %temp_load_10 = load i8* %temp_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_load_10"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="7">
<![CDATA[
:0  %temp_load = load i8* %temp_addr, align 16

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="7">
<![CDATA[
:1  %temp_load_1 = load i8* %temp_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="118" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
:4  %temp_load_10 = load i8* %temp_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_load_10"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5">
<![CDATA[
:5  %trunc_ln209 = trunc i5 %bitNumber_assign_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln209"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %add_ln219 = add i5 1, %bitNumber_assign_2

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %lshr_ln55_2 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln219, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln55_2"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="2">
<![CDATA[
:12  %zext_ln55_2 = zext i2 %lshr_ln55_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %temp_addr_12 = getelementptr [120 x i8]* %temp, i64 0, i64 %zext_ln55_2

]]></Node>
<StgValue><ssdm name="temp_addr_12"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="7">
<![CDATA[
:14  %temp_load_11 = load i8* %temp_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_load_11"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %lshr_ln55_4 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %bitNumber_assign_2, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln55_4"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="2">
<![CDATA[
:20  %zext_ln55_4 = zext i2 %lshr_ln55_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln55_4"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %temp_addr_13 = getelementptr [120 x i8]* %temp, i64 0, i64 %zext_ln55_4

]]></Node>
<StgValue><ssdm name="temp_addr_13"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="7">
<![CDATA[
:22  %temp_load_12 = load i8* %temp_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_load_12"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:58  %add_ln209 = add i5 3, %bitNumber_assign_2

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="130" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %sub_ln55 = sub i3 -3, %trunc_ln209

]]></Node>
<StgValue><ssdm name="sub_ln55"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="3">
<![CDATA[
:7  %zext_ln55_1 = zext i3 %sub_ln55 to i8

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %lshr_ln55 = lshr i8 %temp_load_10, %zext_ln55_1

]]></Node>
<StgValue><ssdm name="lshr_ln55"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="8">
<![CDATA[
:9  %a = trunc i8 %lshr_ln55 to i1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="7">
<![CDATA[
:14  %temp_load_11 = load i8* %temp_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_load_11"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  %sub_ln55_1 = sub i3 -2, %trunc_ln209

]]></Node>
<StgValue><ssdm name="sub_ln55_1"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="3">
<![CDATA[
:16  %zext_ln55_3 = zext i3 %sub_ln55_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %lshr_ln55_1 = lshr i8 %temp_load_11, %zext_ln55_3

]]></Node>
<StgValue><ssdm name="lshr_ln55_1"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8">
<![CDATA[
:18  %b = trunc i8 %lshr_ln55_1 to i1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="7">
<![CDATA[
:22  %temp_load_12 = load i8* %temp_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_load_12"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  %xor_ln55 = xor i3 %trunc_ln209, -1

]]></Node>
<StgValue><ssdm name="xor_ln55"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="3">
<![CDATA[
:24  %zext_ln55_5 = zext i3 %xor_ln55 to i8

]]></Node>
<StgValue><ssdm name="zext_ln55_5"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %lshr_ln55_3 = lshr i8 %temp_load_12, %zext_ln55_5

]]></Node>
<StgValue><ssdm name="lshr_ln55_3"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="8">
<![CDATA[
:26  %c = trunc i8 %lshr_ln55_3 to i1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %and_ln222 = and i1 %c, %b

]]></Node>
<StgValue><ssdm name="and_ln222"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %xor_ln222 = xor i1 %and_ln222, %a

]]></Node>
<StgValue><ssdm name="xor_ln222"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="1">
<![CDATA[
:29  %zext_ln222 = zext i1 %xor_ln222 to i8

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %shl_ln68 = shl i8 1, %zext_ln55_1

]]></Node>
<StgValue><ssdm name="shl_ln68"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  %xor_ln68 = xor i8 %shl_ln68, -1

]]></Node>
<StgValue><ssdm name="xor_ln68"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  %shl_ln68_3 = shl i8 %zext_ln222, %zext_ln55_1

]]></Node>
<StgValue><ssdm name="shl_ln68_3"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33  %and_ln68 = and i8 %temp_load_10, %xor_ln68

]]></Node>
<StgValue><ssdm name="and_ln68"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %or_ln68 = or i8 %and_ln68, %shl_ln68_3

]]></Node>
<StgValue><ssdm name="or_ln68"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:35  store i8 %or_ln68, i8* %temp_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="153" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="7" op_1_bw="0">
<![CDATA[
:40  %temp_load_13 = load i8* %temp_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="154" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %and_ln223 = and i1 %c, %a

]]></Node>
<StgValue><ssdm name="and_ln223"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %xor_ln223 = xor i1 %b, %a

]]></Node>
<StgValue><ssdm name="xor_ln223"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %xor_ln223_1 = xor i1 %and_ln223, %xor_ln223

]]></Node>
<StgValue><ssdm name="xor_ln223_1"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="1">
<![CDATA[
:39  %zext_ln223 = zext i1 %xor_ln223_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="7" op_1_bw="0">
<![CDATA[
:40  %temp_load_13 = load i8* %temp_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_load_13"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  %shl_ln68_4 = shl i8 1, %zext_ln55_3

]]></Node>
<StgValue><ssdm name="shl_ln68_4"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42  %xor_ln68_3 = xor i8 %shl_ln68_4, -1

]]></Node>
<StgValue><ssdm name="xor_ln68_3"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43  %shl_ln68_5 = shl i8 %zext_ln223, %zext_ln55_3

]]></Node>
<StgValue><ssdm name="shl_ln68_5"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44  %and_ln68_1 = and i8 %temp_load_13, %xor_ln68_3

]]></Node>
<StgValue><ssdm name="and_ln68_1"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %or_ln68_1 = or i8 %and_ln68_1, %shl_ln68_5

]]></Node>
<StgValue><ssdm name="or_ln68_1"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="8">
<![CDATA[
:46  store i8 %or_ln68_1, i8* %temp_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="165" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="7" op_1_bw="0">
<![CDATA[
:51  %temp_load_14 = load i8* %temp_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_load_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="166" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:47  %and_ln224 = and i1 %b, %a

]]></Node>
<StgValue><ssdm name="and_ln224"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %xor_ln224 = xor i1 %c, %xor_ln223

]]></Node>
<StgValue><ssdm name="xor_ln224"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %xor_ln224_1 = xor i1 %xor_ln224, %and_ln224

]]></Node>
<StgValue><ssdm name="xor_ln224_1"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="1">
<![CDATA[
:50  %zext_ln224 = zext i1 %xor_ln224_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="7" op_1_bw="0">
<![CDATA[
:51  %temp_load_14 = load i8* %temp_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_load_14"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:52  %shl_ln68_6 = shl i8 1, %zext_ln55_5

]]></Node>
<StgValue><ssdm name="shl_ln68_6"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:53  %xor_ln68_4 = xor i8 %shl_ln68_6, -1

]]></Node>
<StgValue><ssdm name="xor_ln68_4"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:54  %shl_ln68_7 = shl i8 %zext_ln224, %zext_ln55_5

]]></Node>
<StgValue><ssdm name="shl_ln68_7"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:55  %and_ln68_2 = and i8 %temp_load_14, %xor_ln68_4

]]></Node>
<StgValue><ssdm name="and_ln68_2"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:56  %or_ln68_2 = or i8 %and_ln68_2, %shl_ln68_7

]]></Node>
<StgValue><ssdm name="or_ln68_2"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="8">
<![CDATA[
:57  store i8 %or_ln68_2, i8* %temp_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:59  br label %7

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="178" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="7">
<![CDATA[
:0  %temp_load = load i8* %temp_addr, align 16

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="7">
<![CDATA[
:1  %temp_load_1 = load i8* %temp_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="7">
<![CDATA[
:2  %temp_load_2 = load i8* %temp_addr_5, align 2

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="7">
<![CDATA[
:3  %temp_load_3 = load i8* %temp_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="182" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="7">
<![CDATA[
:2  %temp_load_2 = load i8* %temp_addr_5, align 2

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="7">
<![CDATA[
:3  %temp_load_3 = load i8* %temp_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_load_3"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:4  %or_ln239_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %temp_load_3, i8 %temp_load_2, i8 %temp_load_1, i8 %temp_load)

]]></Node>
<StgValue><ssdm name="or_ln239_2"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:5  store i32 %or_ln239_2, i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="186" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %add_ln243 = add i14 %shl_ln, -512

]]></Node>
<StgValue><ssdm name="add_ln243"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="14" op_3_bw="32" op_4_bw="0">
<![CDATA[
:7  call fastcc void @matrix_mul([8 x i32]* %output_r, i14 %add_ln243)

]]></Node>
<StgValue><ssdm name="call_ln243"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="188" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="14" op_3_bw="32" op_4_bw="0">
<![CDATA[
:7  call fastcc void @matrix_mul([8 x i32]* %output_r, i14 %add_ln243)

]]></Node>
<StgValue><ssdm name="call_ln243"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:8  %shl_ln1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %add_ln244 = add i7 %shl_ln1, -4

]]></Node>
<StgValue><ssdm name="add_ln244"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %10

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="192" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_0_i = phi i3 [ 0, %9 ], [ %add_ln110, %11 ]

]]></Node>
<StgValue><ssdm name="i_0_0_i"/></StgValue>
</operation>

<operation id="193" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln110 = icmp eq i3 %i_0_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="194" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="195" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln110, label %xor_array.1.exit.preheader, label %11

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="196" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln114 = zext i3 %i_0_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="197" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="3">
<![CDATA[
:2  %zext_ln114_4 = zext i3 %i_0_0_i to i7

]]></Node>
<StgValue><ssdm name="zext_ln114_4"/></StgValue>
</operation>

<operation id="198" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr_4 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="199" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="3">
<![CDATA[
:4  %output_load_1 = load i32* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>

<operation id="200" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %add_ln114 = add i7 %add_ln244, %zext_ln114_4

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="201" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="7">
<![CDATA[
:6  %zext_ln114_5 = zext i7 %add_ln114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_5"/></StgValue>
</operation>

<operation id="202" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %temp_matrix3_addr = getelementptr [80 x i32]* @temp_matrix3, i64 0, i64 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="temp_matrix3_addr"/></StgValue>
</operation>

<operation id="203" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="7">
<![CDATA[
:8  %temp_matrix3_load = load i32* %temp_matrix3_addr, align 8

]]></Node>
<StgValue><ssdm name="temp_matrix3_load"/></StgValue>
</operation>

<operation id="204" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="3">
<![CDATA[
:11  %trunc_ln110_1 = trunc i3 %i_0_0_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln110_1"/></StgValue>
</operation>

<operation id="205" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:12  %or_ln110 = or i2 %trunc_ln110_1, 1

]]></Node>
<StgValue><ssdm name="or_ln110"/></StgValue>
</operation>

<operation id="206" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="2">
<![CDATA[
:13  %zext_ln114_2 = zext i2 %or_ln110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="207" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %output_addr_5 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="output_addr_5"/></StgValue>
</operation>

<operation id="208" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="3">
<![CDATA[
:15  %output_load_2 = load i32* %output_addr_5, align 4

]]></Node>
<StgValue><ssdm name="output_load_2"/></StgValue>
</operation>

<operation id="209" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_3 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %add_ln244, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="210" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:17  %add_ln114_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_3, i2 %or_ln110)

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="211" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="7">
<![CDATA[
:18  %zext_ln114_6 = zext i7 %add_ln114_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_6"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %temp_matrix3_addr_1 = getelementptr [80 x i32]* @temp_matrix3, i64 0, i64 %zext_ln114_6

]]></Node>
<StgValue><ssdm name="temp_matrix3_addr_1"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="7">
<![CDATA[
:20  %temp_matrix3_load_1 = load i32* %temp_matrix3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_matrix3_load_1"/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  %add_ln110 = add i3 2, %i_0_0_i

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
xor_array.1.exit.preheader:0  br label %xor_array.1.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="216" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str428) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="217" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="3">
<![CDATA[
:4  %output_load_1 = load i32* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>

<operation id="218" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="7">
<![CDATA[
:8  %temp_matrix3_load = load i32* %temp_matrix3_addr, align 8

]]></Node>
<StgValue><ssdm name="temp_matrix3_load"/></StgValue>
</operation>

<operation id="219" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %xor_ln114 = xor i32 %temp_matrix3_load, %output_load_1

]]></Node>
<StgValue><ssdm name="xor_ln114"/></StgValue>
</operation>

<operation id="220" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:10  store i32 %xor_ln114, i32* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="221" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="3">
<![CDATA[
:15  %output_load_2 = load i32* %output_addr_5, align 4

]]></Node>
<StgValue><ssdm name="output_load_2"/></StgValue>
</operation>

<operation id="222" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="7">
<![CDATA[
:20  %temp_matrix3_load_1 = load i32* %temp_matrix3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_matrix3_load_1"/></StgValue>
</operation>

<operation id="223" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %xor_ln114_2 = xor i32 %temp_matrix3_load_1, %output_load_2

]]></Node>
<StgValue><ssdm name="xor_ln114_2"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:22  store i32 %xor_ln114_2, i32* %output_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %10

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="226" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
xor_array.1.exit:0  %i_0_0_i2 = phi i3 [ %add_ln110_2, %12 ], [ 0, %xor_array.1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_0_i2"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
xor_array.1.exit:1  %icmp_ln110_2 = icmp eq i3 %i_0_0_i2, -4

]]></Node>
<StgValue><ssdm name="icmp_ln110_2"/></StgValue>
</operation>

<operation id="228" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
xor_array.1.exit:2  %empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="229" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
xor_array.1.exit:3  br i1 %icmp_ln110_2, label %xor_array.exit18, label %12

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="230" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln114_7 = zext i3 %i_0_0_i2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_7"/></StgValue>
</operation>

<operation id="231" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr_8 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln114_7

]]></Node>
<StgValue><ssdm name="output_addr_8"/></StgValue>
</operation>

<operation id="232" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="3">
<![CDATA[
:3  %output_load_5 = load i32* %output_addr_8, align 4

]]></Node>
<StgValue><ssdm name="output_load_5"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %roundKey_addr_2 = getelementptr [16 x i32]* %roundKey, i64 0, i64 %zext_ln114_7

]]></Node>
<StgValue><ssdm name="roundKey_addr_2"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="4">
<![CDATA[
:5  %roundKey_load_2 = load i32* %roundKey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="roundKey_load_2"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="3">
<![CDATA[
:8  %trunc_ln110_2 = trunc i3 %i_0_0_i2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln110_2"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:9  %or_ln110_2 = or i2 %trunc_ln110_2, 1

]]></Node>
<StgValue><ssdm name="or_ln110_2"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="2">
<![CDATA[
:10  %zext_ln114_8 = zext i2 %or_ln110_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_8"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %output_addr_9 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln114_8

]]></Node>
<StgValue><ssdm name="output_addr_9"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="3">
<![CDATA[
:12  %output_load_6 = load i32* %output_addr_9, align 4

]]></Node>
<StgValue><ssdm name="output_load_6"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %roundKey_addr_3 = getelementptr [16 x i32]* %roundKey, i64 0, i64 %zext_ln114_8

]]></Node>
<StgValue><ssdm name="roundKey_addr_3"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="4">
<![CDATA[
:14  %roundKey_load_3 = load i32* %roundKey_addr_3, align 4

]]></Node>
<StgValue><ssdm name="roundKey_load_3"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  %add_ln110_2 = add i3 2, %i_0_0_i2

]]></Node>
<StgValue><ssdm name="add_ln110_2"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
xor_array.exit18:0  %r = add i5 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
xor_array.exit18:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="245" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str428) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="246" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="3">
<![CDATA[
:3  %output_load_5 = load i32* %output_addr_8, align 4

]]></Node>
<StgValue><ssdm name="output_load_5"/></StgValue>
</operation>

<operation id="247" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="4">
<![CDATA[
:5  %roundKey_load_2 = load i32* %roundKey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="roundKey_load_2"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %xor_ln114_4 = xor i32 %roundKey_load_2, %output_load_5

]]></Node>
<StgValue><ssdm name="xor_ln114_4"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:7  store i32 %xor_ln114_4, i32* %output_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="3">
<![CDATA[
:12  %output_load_6 = load i32* %output_addr_9, align 4

]]></Node>
<StgValue><ssdm name="output_load_6"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="4">
<![CDATA[
:14  %roundKey_load_3 = load i32* %roundKey_addr_3, align 4

]]></Node>
<StgValue><ssdm name="roundKey_load_3"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %xor_ln114_5 = xor i32 %roundKey_load_3, %output_load_6

]]></Node>
<StgValue><ssdm name="xor_ln114_5"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:16  store i32 %xor_ln114_5, i32* %output_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %xor_array.1.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="296" name="plaintext" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="plaintext"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="297" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="298" name="key" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="key"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="299" name="temp_matrix" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="temp_matrix"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="300" name="temp_matrix2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="temp_matrix2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="301" name="temp_matrix3" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="temp_matrix3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="302" from="output_r" to="output_addr" fromId="297" toId="26">
</dataflow>
<dataflow id="304" from="StgValue_303" to="output_addr" fromId="303" toId="26">
</dataflow>
<dataflow id="305" from="StgValue_303" to="output_addr" fromId="303" toId="26">
</dataflow>
<dataflow id="307" from="StgValue_306" to="roundKey" fromId="306" toId="27">
</dataflow>
<dataflow id="308" from="StgValue_306" to="temp" fromId="306" toId="28">
</dataflow>
<dataflow id="310" from="StgValue_309" to="loop_0_0" fromId="309" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="311" from="br_ln171" to="loop_0_0" fromId="29" toId="30">
</dataflow>
<dataflow id="312" from="add_ln171" to="loop_0_0" fromId="42" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="313" from="br_ln171" to="loop_0_0" fromId="52" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="315" from="_ssdm_op_BitSelect.i1.i3.i32" to="tmp_36" fromId="314" toId="31">
</dataflow>
<dataflow id="316" from="loop_0_0" to="tmp_36" fromId="30" toId="31">
</dataflow>
<dataflow id="318" from="StgValue_317" to="tmp_36" fromId="317" toId="31">
</dataflow>
<dataflow id="320" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="319" toId="32">
</dataflow>
<dataflow id="322" from="StgValue_321" to="empty" fromId="321" toId="32">
</dataflow>
<dataflow id="323" from="StgValue_321" to="empty" fromId="321" toId="32">
</dataflow>
<dataflow id="324" from="StgValue_321" to="empty" fromId="321" toId="32">
</dataflow>
<dataflow id="325" from="tmp_36" to="br_ln171" fromId="31" toId="33">
</dataflow>
<dataflow id="326" from="loop_0_0" to="trunc_ln171" fromId="30" toId="34">
</dataflow>
<dataflow id="327" from="loop_0_0" to="zext_ln174" fromId="30" toId="35">
</dataflow>
<dataflow id="328" from="plaintext" to="plaintext_addr" fromId="296" toId="36">
</dataflow>
<dataflow id="329" from="StgValue_303" to="plaintext_addr" fromId="303" toId="36">
</dataflow>
<dataflow id="330" from="zext_ln174" to="plaintext_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="331" from="plaintext_addr" to="plaintext_load" fromId="36" toId="37">
</dataflow>
<dataflow id="332" from="trunc_ln171" to="or_ln171" fromId="34" toId="38">
</dataflow>
<dataflow id="334" from="StgValue_333" to="or_ln171" fromId="333" toId="38">
</dataflow>
<dataflow id="335" from="or_ln171" to="zext_ln174_1" fromId="38" toId="39">
</dataflow>
<dataflow id="336" from="plaintext" to="plaintext_addr_1" fromId="296" toId="40">
</dataflow>
<dataflow id="337" from="StgValue_303" to="plaintext_addr_1" fromId="303" toId="40">
</dataflow>
<dataflow id="338" from="zext_ln174_1" to="plaintext_addr_1" fromId="39" toId="40">
</dataflow>
<dataflow id="339" from="plaintext_addr_1" to="plaintext_load_1" fromId="40" toId="41">
</dataflow>
<dataflow id="341" from="StgValue_340" to="add_ln171" fromId="340" toId="42">
</dataflow>
<dataflow id="342" from="loop_0_0" to="add_ln171" fromId="30" toId="42">
</dataflow>
<dataflow id="344" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="343" toId="43">
</dataflow>
<dataflow id="346" from="p_str529" to="tmp" fromId="345" toId="43">
</dataflow>
<dataflow id="348" from="_ssdm_op_SpecPipeline" to="specpipeline_ln173" fromId="347" toId="44">
</dataflow>
<dataflow id="350" from="StgValue_349" to="specpipeline_ln173" fromId="349" toId="44">
</dataflow>
<dataflow id="352" from="StgValue_351" to="specpipeline_ln173" fromId="351" toId="44">
</dataflow>
<dataflow id="353" from="StgValue_351" to="specpipeline_ln173" fromId="351" toId="44">
</dataflow>
<dataflow id="355" from="StgValue_354" to="specpipeline_ln173" fromId="354" toId="44">
</dataflow>
<dataflow id="357" from="p_str327" to="specpipeline_ln173" fromId="356" toId="44">
</dataflow>
<dataflow id="358" from="plaintext_addr" to="plaintext_load" fromId="36" toId="45">
</dataflow>
<dataflow id="359" from="output_r" to="output_addr_2" fromId="297" toId="46">
</dataflow>
<dataflow id="360" from="StgValue_303" to="output_addr_2" fromId="303" toId="46">
</dataflow>
<dataflow id="361" from="zext_ln174" to="output_addr_2" fromId="35" toId="46">
</dataflow>
<dataflow id="362" from="plaintext_load" to="store_ln174" fromId="45" toId="47">
</dataflow>
<dataflow id="363" from="output_addr_2" to="store_ln174" fromId="46" toId="47">
</dataflow>
<dataflow id="365" from="_ssdm_op_SpecRegionEnd" to="empty_114" fromId="364" toId="48">
</dataflow>
<dataflow id="366" from="p_str529" to="empty_114" fromId="345" toId="48">
</dataflow>
<dataflow id="367" from="tmp" to="empty_114" fromId="43" toId="48">
</dataflow>
<dataflow id="368" from="plaintext_addr_1" to="plaintext_load_1" fromId="40" toId="49">
</dataflow>
<dataflow id="369" from="output_r" to="output_addr_3" fromId="297" toId="50">
</dataflow>
<dataflow id="370" from="StgValue_303" to="output_addr_3" fromId="303" toId="50">
</dataflow>
<dataflow id="371" from="zext_ln174_1" to="output_addr_3" fromId="39" toId="50">
</dataflow>
<dataflow id="372" from="plaintext_load_1" to="store_ln174" fromId="49" toId="51">
</dataflow>
<dataflow id="373" from="output_addr_3" to="store_ln174" fromId="50" toId="51">
</dataflow>
<dataflow id="375" from="matrix_mul.1" to="call_ln178" fromId="374" toId="53">
</dataflow>
<dataflow id="376" from="roundKey" to="call_ln178" fromId="27" toId="53">
</dataflow>
<dataflow id="377" from="key" to="call_ln178" fromId="298" toId="53">
</dataflow>
<dataflow id="379" from="StgValue_378" to="call_ln178" fromId="378" toId="53">
</dataflow>
<dataflow id="380" from="temp_matrix" to="call_ln178" fromId="299" toId="53">
</dataflow>
<dataflow id="381" from="matrix_mul.1" to="call_ln178" fromId="374" toId="54">
</dataflow>
<dataflow id="382" from="roundKey" to="call_ln178" fromId="27" toId="54">
</dataflow>
<dataflow id="383" from="key" to="call_ln178" fromId="298" toId="54">
</dataflow>
<dataflow id="384" from="StgValue_378" to="call_ln178" fromId="378" toId="54">
</dataflow>
<dataflow id="385" from="temp_matrix" to="call_ln178" fromId="299" toId="54">
</dataflow>
<dataflow id="386" from="StgValue_309" to="i_0_0_i1" fromId="309" toId="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="387" from="br_ln110" to="i_0_0_i1" fromId="55" toId="56">
</dataflow>
<dataflow id="388" from="add_ln110_1" to="i_0_0_i1" fromId="72" toId="56">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="389" from="br_ln110" to="i_0_0_i1" fromId="87" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="390" from="i_0_0_i1" to="icmp_ln110_1" fromId="56" toId="57">
</dataflow>
<dataflow id="392" from="StgValue_391" to="icmp_ln110_1" fromId="391" toId="57">
</dataflow>
<dataflow id="393" from="_ssdm_op_SpecLoopTripCount" to="empty_115" fromId="319" toId="58">
</dataflow>
<dataflow id="394" from="StgValue_321" to="empty_115" fromId="321" toId="58">
</dataflow>
<dataflow id="395" from="StgValue_321" to="empty_115" fromId="321" toId="58">
</dataflow>
<dataflow id="396" from="StgValue_321" to="empty_115" fromId="321" toId="58">
</dataflow>
<dataflow id="397" from="icmp_ln110_1" to="br_ln110" fromId="57" toId="59">
</dataflow>
<dataflow id="398" from="i_0_0_i1" to="zext_ln114_1" fromId="56" toId="60">
</dataflow>
<dataflow id="399" from="output_r" to="output_addr_6" fromId="297" toId="61">
</dataflow>
<dataflow id="400" from="StgValue_303" to="output_addr_6" fromId="303" toId="61">
</dataflow>
<dataflow id="401" from="zext_ln114_1" to="output_addr_6" fromId="60" toId="61">
</dataflow>
<dataflow id="402" from="output_addr_6" to="output_load_3" fromId="61" toId="62">
</dataflow>
<dataflow id="403" from="roundKey" to="roundKey_addr" fromId="27" toId="63">
</dataflow>
<dataflow id="404" from="StgValue_303" to="roundKey_addr" fromId="303" toId="63">
</dataflow>
<dataflow id="405" from="zext_ln114_1" to="roundKey_addr" fromId="60" toId="63">
</dataflow>
<dataflow id="406" from="roundKey_addr" to="roundKey_load" fromId="63" toId="64">
</dataflow>
<dataflow id="407" from="i_0_0_i1" to="trunc_ln110" fromId="56" toId="65">
</dataflow>
<dataflow id="408" from="trunc_ln110" to="or_ln110_1" fromId="65" toId="66">
</dataflow>
<dataflow id="409" from="StgValue_333" to="or_ln110_1" fromId="333" toId="66">
</dataflow>
<dataflow id="410" from="or_ln110_1" to="zext_ln114_3" fromId="66" toId="67">
</dataflow>
<dataflow id="411" from="output_r" to="output_addr_7" fromId="297" toId="68">
</dataflow>
<dataflow id="412" from="StgValue_303" to="output_addr_7" fromId="303" toId="68">
</dataflow>
<dataflow id="413" from="zext_ln114_3" to="output_addr_7" fromId="67" toId="68">
</dataflow>
<dataflow id="414" from="output_addr_7" to="output_load_4" fromId="68" toId="69">
</dataflow>
<dataflow id="415" from="roundKey" to="roundKey_addr_1" fromId="27" toId="70">
</dataflow>
<dataflow id="416" from="StgValue_303" to="roundKey_addr_1" fromId="303" toId="70">
</dataflow>
<dataflow id="417" from="zext_ln114_3" to="roundKey_addr_1" fromId="67" toId="70">
</dataflow>
<dataflow id="418" from="roundKey_addr_1" to="roundKey_load_1" fromId="70" toId="71">
</dataflow>
<dataflow id="419" from="StgValue_340" to="add_ln110_1" fromId="340" toId="72">
</dataflow>
<dataflow id="420" from="i_0_0_i1" to="add_ln110_1" fromId="56" toId="72">
</dataflow>
<dataflow id="421" from="temp" to="temp_addr" fromId="28" toId="73">
</dataflow>
<dataflow id="422" from="StgValue_303" to="temp_addr" fromId="303" toId="73">
</dataflow>
<dataflow id="423" from="StgValue_303" to="temp_addr" fromId="303" toId="73">
</dataflow>
<dataflow id="424" from="temp" to="temp_addr_4" fromId="28" toId="74">
</dataflow>
<dataflow id="425" from="StgValue_303" to="temp_addr_4" fromId="303" toId="74">
</dataflow>
<dataflow id="426" from="StgValue_306" to="temp_addr_4" fromId="306" toId="74">
</dataflow>
<dataflow id="427" from="temp" to="temp_addr_5" fromId="28" toId="75">
</dataflow>
<dataflow id="428" from="StgValue_303" to="temp_addr_5" fromId="303" toId="75">
</dataflow>
<dataflow id="429" from="StgValue_321" to="temp_addr_5" fromId="321" toId="75">
</dataflow>
<dataflow id="430" from="temp" to="temp_addr_6" fromId="28" toId="76">
</dataflow>
<dataflow id="431" from="StgValue_303" to="temp_addr_6" fromId="303" toId="76">
</dataflow>
<dataflow id="433" from="StgValue_432" to="temp_addr_6" fromId="432" toId="76">
</dataflow>
<dataflow id="435" from="_ssdm_op_SpecLoopName" to="specloopname_ln111" fromId="434" toId="78">
</dataflow>
<dataflow id="437" from="p_str428" to="specloopname_ln111" fromId="436" toId="78">
</dataflow>
<dataflow id="438" from="output_addr_6" to="output_load_3" fromId="61" toId="79">
</dataflow>
<dataflow id="439" from="roundKey_addr" to="roundKey_load" fromId="63" toId="80">
</dataflow>
<dataflow id="440" from="roundKey_load" to="xor_ln114_1" fromId="80" toId="81">
</dataflow>
<dataflow id="441" from="output_load_3" to="xor_ln114_1" fromId="79" toId="81">
</dataflow>
<dataflow id="442" from="xor_ln114_1" to="store_ln114" fromId="81" toId="82">
</dataflow>
<dataflow id="443" from="output_addr_6" to="store_ln114" fromId="61" toId="82">
</dataflow>
<dataflow id="444" from="output_addr_7" to="output_load_4" fromId="68" toId="83">
</dataflow>
<dataflow id="445" from="roundKey_addr_1" to="roundKey_load_1" fromId="70" toId="84">
</dataflow>
<dataflow id="446" from="roundKey_load_1" to="xor_ln114_3" fromId="84" toId="85">
</dataflow>
<dataflow id="447" from="output_load_4" to="xor_ln114_3" fromId="83" toId="85">
</dataflow>
<dataflow id="448" from="xor_ln114_3" to="store_ln114" fromId="85" toId="86">
</dataflow>
<dataflow id="449" from="output_addr_7" to="store_ln114" fromId="68" toId="86">
</dataflow>
<dataflow id="451" from="StgValue_450" to="r_0" fromId="450" toId="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="452" from="br_ln188" to="r_0" fromId="77" toId="88">
</dataflow>
<dataflow id="453" from="r" to="r_0" fromId="243" toId="88">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="454" from="br_ln188" to="r_0" fromId="244" toId="88">
<BackEdge/>
</dataflow>
<dataflow id="455" from="_ssdm_op_SpecLoopTripCount" to="empty_116" fromId="319" toId="89">
</dataflow>
<dataflow id="457" from="StgValue_456" to="empty_116" fromId="456" toId="89">
</dataflow>
<dataflow id="458" from="StgValue_456" to="empty_116" fromId="456" toId="89">
</dataflow>
<dataflow id="459" from="StgValue_456" to="empty_116" fromId="456" toId="89">
</dataflow>
<dataflow id="460" from="r_0" to="icmp_ln188" fromId="88" toId="90">
</dataflow>
<dataflow id="462" from="StgValue_461" to="icmp_ln188" fromId="461" toId="90">
</dataflow>
<dataflow id="463" from="icmp_ln188" to="br_ln188" fromId="90" toId="91">
</dataflow>
<dataflow id="464" from="output_addr" to="output_load" fromId="26" toId="92">
</dataflow>
<dataflow id="466" from="_ssdm_op_BitConcatenate.i14.i5.i9" to="shl_ln" fromId="465" toId="94">
</dataflow>
<dataflow id="467" from="r_0" to="shl_ln" fromId="88" toId="94">
</dataflow>
<dataflow id="469" from="StgValue_468" to="shl_ln" fromId="468" toId="94">
</dataflow>
<dataflow id="470" from="matrix_mul.1" to="call_ln191" fromId="374" toId="95">
</dataflow>
<dataflow id="471" from="roundKey" to="call_ln191" fromId="27" toId="95">
</dataflow>
<dataflow id="472" from="key" to="call_ln191" fromId="298" toId="95">
</dataflow>
<dataflow id="473" from="shl_ln" to="call_ln191" fromId="94" toId="95">
</dataflow>
<dataflow id="474" from="temp_matrix" to="call_ln191" fromId="299" toId="95">
</dataflow>
<dataflow id="475" from="output_addr" to="output_load" fromId="26" toId="96">
</dataflow>
<dataflow id="476" from="output_load" to="trunc_ln194" fromId="96" toId="97">
</dataflow>
<dataflow id="477" from="trunc_ln194" to="store_ln194" fromId="97" toId="98">
</dataflow>
<dataflow id="478" from="temp_addr" to="store_ln194" fromId="73" toId="98">
</dataflow>
<dataflow id="480" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="trunc_ln" fromId="479" toId="99">
</dataflow>
<dataflow id="481" from="output_load" to="trunc_ln" fromId="96" toId="99">
</dataflow>
<dataflow id="483" from="StgValue_482" to="trunc_ln" fromId="482" toId="99">
</dataflow>
<dataflow id="485" from="StgValue_484" to="trunc_ln" fromId="484" toId="99">
</dataflow>
<dataflow id="486" from="trunc_ln" to="store_ln196" fromId="99" toId="100">
</dataflow>
<dataflow id="487" from="temp_addr_4" to="store_ln196" fromId="74" toId="100">
</dataflow>
<dataflow id="488" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="trunc_ln1" fromId="479" toId="101">
</dataflow>
<dataflow id="489" from="output_load" to="trunc_ln1" fromId="96" toId="101">
</dataflow>
<dataflow id="491" from="StgValue_490" to="trunc_ln1" fromId="490" toId="101">
</dataflow>
<dataflow id="493" from="StgValue_492" to="trunc_ln1" fromId="492" toId="101">
</dataflow>
<dataflow id="494" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="trunc_ln2" fromId="479" toId="102">
</dataflow>
<dataflow id="495" from="output_load" to="trunc_ln2" fromId="96" toId="102">
</dataflow>
<dataflow id="497" from="StgValue_496" to="trunc_ln2" fromId="496" toId="102">
</dataflow>
<dataflow id="499" from="StgValue_498" to="trunc_ln2" fromId="498" toId="102">
</dataflow>
<dataflow id="500" from="matrix_mul.1" to="call_ln191" fromId="374" toId="103">
</dataflow>
<dataflow id="501" from="roundKey" to="call_ln191" fromId="27" toId="103">
</dataflow>
<dataflow id="502" from="key" to="call_ln191" fromId="298" toId="103">
</dataflow>
<dataflow id="503" from="shl_ln" to="call_ln191" fromId="94" toId="103">
</dataflow>
<dataflow id="504" from="temp_matrix" to="call_ln191" fromId="299" toId="103">
</dataflow>
<dataflow id="505" from="trunc_ln1" to="store_ln198" fromId="101" toId="104">
</dataflow>
<dataflow id="506" from="temp_addr_5" to="store_ln198" fromId="75" toId="104">
</dataflow>
<dataflow id="507" from="trunc_ln2" to="store_ln200" fromId="102" toId="105">
</dataflow>
<dataflow id="508" from="temp_addr_6" to="store_ln200" fromId="76" toId="105">
</dataflow>
<dataflow id="510" from="StgValue_509" to="bitNumber_assign_2" fromId="509" toId="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="511" from="br_ln209" to="bitNumber_assign_2" fromId="106" toId="107">
</dataflow>
<dataflow id="512" from="add_ln209" to="bitNumber_assign_2" fromId="129" toId="107">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="513" from="br_ln209" to="bitNumber_assign_2" fromId="177" toId="107">
<BackEdge/>
</dataflow>
<dataflow id="514" from="bitNumber_assign_2" to="icmp_ln209" fromId="107" toId="108">
</dataflow>
<dataflow id="516" from="StgValue_515" to="icmp_ln209" fromId="515" toId="108">
</dataflow>
<dataflow id="517" from="_ssdm_op_SpecLoopTripCount" to="empty_117" fromId="319" toId="109">
</dataflow>
<dataflow id="519" from="StgValue_518" to="empty_117" fromId="518" toId="109">
</dataflow>
<dataflow id="520" from="StgValue_518" to="empty_117" fromId="518" toId="109">
</dataflow>
<dataflow id="521" from="StgValue_518" to="empty_117" fromId="518" toId="109">
</dataflow>
<dataflow id="522" from="icmp_ln209" to="br_ln209" fromId="108" toId="110">
</dataflow>
<dataflow id="524" from="StgValue_523" to="add_ln218" fromId="523" toId="111">
</dataflow>
<dataflow id="525" from="bitNumber_assign_2" to="add_ln218" fromId="107" toId="111">
</dataflow>
<dataflow id="527" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="lshr_ln" fromId="526" toId="112">
</dataflow>
<dataflow id="528" from="add_ln218" to="lshr_ln" fromId="111" toId="112">
</dataflow>
<dataflow id="530" from="StgValue_529" to="lshr_ln" fromId="529" toId="112">
</dataflow>
<dataflow id="532" from="StgValue_531" to="lshr_ln" fromId="531" toId="112">
</dataflow>
<dataflow id="533" from="lshr_ln" to="zext_ln55" fromId="112" toId="113">
</dataflow>
<dataflow id="534" from="temp" to="temp_addr_11" fromId="28" toId="114">
</dataflow>
<dataflow id="535" from="StgValue_303" to="temp_addr_11" fromId="303" toId="114">
</dataflow>
<dataflow id="536" from="zext_ln55" to="temp_addr_11" fromId="113" toId="114">
</dataflow>
<dataflow id="537" from="temp_addr_11" to="temp_load_10" fromId="114" toId="115">
</dataflow>
<dataflow id="538" from="temp_addr" to="temp_load" fromId="73" toId="116">
</dataflow>
<dataflow id="539" from="temp_addr_4" to="temp_load_1" fromId="74" toId="117">
</dataflow>
<dataflow id="540" from="temp_addr_11" to="temp_load_10" fromId="114" toId="118">
</dataflow>
<dataflow id="541" from="bitNumber_assign_2" to="trunc_ln209" fromId="107" toId="119">
</dataflow>
<dataflow id="542" from="StgValue_450" to="add_ln219" fromId="450" toId="120">
</dataflow>
<dataflow id="543" from="bitNumber_assign_2" to="add_ln219" fromId="107" toId="120">
</dataflow>
<dataflow id="544" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="lshr_ln55_2" fromId="526" toId="121">
</dataflow>
<dataflow id="545" from="add_ln219" to="lshr_ln55_2" fromId="120" toId="121">
</dataflow>
<dataflow id="546" from="StgValue_529" to="lshr_ln55_2" fromId="529" toId="121">
</dataflow>
<dataflow id="547" from="StgValue_531" to="lshr_ln55_2" fromId="531" toId="121">
</dataflow>
<dataflow id="548" from="lshr_ln55_2" to="zext_ln55_2" fromId="121" toId="122">
</dataflow>
<dataflow id="549" from="temp" to="temp_addr_12" fromId="28" toId="123">
</dataflow>
<dataflow id="550" from="StgValue_303" to="temp_addr_12" fromId="303" toId="123">
</dataflow>
<dataflow id="551" from="zext_ln55_2" to="temp_addr_12" fromId="122" toId="123">
</dataflow>
<dataflow id="552" from="temp_addr_12" to="temp_load_11" fromId="123" toId="124">
</dataflow>
<dataflow id="553" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="lshr_ln55_4" fromId="526" toId="125">
</dataflow>
<dataflow id="554" from="bitNumber_assign_2" to="lshr_ln55_4" fromId="107" toId="125">
</dataflow>
<dataflow id="555" from="StgValue_529" to="lshr_ln55_4" fromId="529" toId="125">
</dataflow>
<dataflow id="556" from="StgValue_531" to="lshr_ln55_4" fromId="531" toId="125">
</dataflow>
<dataflow id="557" from="lshr_ln55_4" to="zext_ln55_4" fromId="125" toId="126">
</dataflow>
<dataflow id="558" from="temp" to="temp_addr_13" fromId="28" toId="127">
</dataflow>
<dataflow id="559" from="StgValue_303" to="temp_addr_13" fromId="303" toId="127">
</dataflow>
<dataflow id="560" from="zext_ln55_4" to="temp_addr_13" fromId="126" toId="127">
</dataflow>
<dataflow id="561" from="temp_addr_13" to="temp_load_12" fromId="127" toId="128">
</dataflow>
<dataflow id="563" from="StgValue_562" to="add_ln209" fromId="562" toId="129">
</dataflow>
<dataflow id="564" from="bitNumber_assign_2" to="add_ln209" fromId="107" toId="129">
</dataflow>
<dataflow id="566" from="StgValue_565" to="sub_ln55" fromId="565" toId="130">
</dataflow>
<dataflow id="567" from="trunc_ln209" to="sub_ln55" fromId="119" toId="130">
</dataflow>
<dataflow id="568" from="sub_ln55" to="zext_ln55_1" fromId="130" toId="131">
</dataflow>
<dataflow id="569" from="temp_load_10" to="lshr_ln55" fromId="118" toId="132">
</dataflow>
<dataflow id="570" from="zext_ln55_1" to="lshr_ln55" fromId="131" toId="132">
</dataflow>
<dataflow id="571" from="lshr_ln55" to="a" fromId="132" toId="133">
</dataflow>
<dataflow id="572" from="temp_addr_12" to="temp_load_11" fromId="123" toId="134">
</dataflow>
<dataflow id="574" from="StgValue_573" to="sub_ln55_1" fromId="573" toId="135">
</dataflow>
<dataflow id="575" from="trunc_ln209" to="sub_ln55_1" fromId="119" toId="135">
</dataflow>
<dataflow id="576" from="sub_ln55_1" to="zext_ln55_3" fromId="135" toId="136">
</dataflow>
<dataflow id="577" from="temp_load_11" to="lshr_ln55_1" fromId="134" toId="137">
</dataflow>
<dataflow id="578" from="zext_ln55_3" to="lshr_ln55_1" fromId="136" toId="137">
</dataflow>
<dataflow id="579" from="lshr_ln55_1" to="b" fromId="137" toId="138">
</dataflow>
<dataflow id="580" from="temp_addr_13" to="temp_load_12" fromId="127" toId="139">
</dataflow>
<dataflow id="581" from="trunc_ln209" to="xor_ln55" fromId="119" toId="140">
</dataflow>
<dataflow id="583" from="StgValue_582" to="xor_ln55" fromId="582" toId="140">
</dataflow>
<dataflow id="584" from="xor_ln55" to="zext_ln55_5" fromId="140" toId="141">
</dataflow>
<dataflow id="585" from="temp_load_12" to="lshr_ln55_3" fromId="139" toId="142">
</dataflow>
<dataflow id="586" from="zext_ln55_5" to="lshr_ln55_3" fromId="141" toId="142">
</dataflow>
<dataflow id="587" from="lshr_ln55_3" to="c" fromId="142" toId="143">
</dataflow>
<dataflow id="588" from="c" to="and_ln222" fromId="143" toId="144">
</dataflow>
<dataflow id="589" from="b" to="and_ln222" fromId="138" toId="144">
</dataflow>
<dataflow id="590" from="and_ln222" to="xor_ln222" fromId="144" toId="145">
</dataflow>
<dataflow id="591" from="a" to="xor_ln222" fromId="133" toId="145">
</dataflow>
<dataflow id="592" from="xor_ln222" to="zext_ln222" fromId="145" toId="146">
</dataflow>
<dataflow id="594" from="StgValue_593" to="shl_ln68" fromId="593" toId="147">
</dataflow>
<dataflow id="595" from="zext_ln55_1" to="shl_ln68" fromId="131" toId="147">
</dataflow>
<dataflow id="596" from="shl_ln68" to="xor_ln68" fromId="147" toId="148">
</dataflow>
<dataflow id="598" from="StgValue_597" to="xor_ln68" fromId="597" toId="148">
</dataflow>
<dataflow id="599" from="zext_ln222" to="shl_ln68_3" fromId="146" toId="149">
</dataflow>
<dataflow id="600" from="zext_ln55_1" to="shl_ln68_3" fromId="131" toId="149">
</dataflow>
<dataflow id="601" from="temp_load_10" to="and_ln68" fromId="118" toId="150">
</dataflow>
<dataflow id="602" from="xor_ln68" to="and_ln68" fromId="148" toId="150">
</dataflow>
<dataflow id="603" from="and_ln68" to="or_ln68" fromId="150" toId="151">
</dataflow>
<dataflow id="604" from="shl_ln68_3" to="or_ln68" fromId="149" toId="151">
</dataflow>
<dataflow id="605" from="or_ln68" to="store_ln68" fromId="151" toId="152">
</dataflow>
<dataflow id="606" from="temp_addr_11" to="store_ln68" fromId="114" toId="152">
</dataflow>
<dataflow id="607" from="temp_addr_12" to="temp_load_13" fromId="123" toId="153">
</dataflow>
<dataflow id="608" from="c" to="and_ln223" fromId="143" toId="154">
</dataflow>
<dataflow id="609" from="a" to="and_ln223" fromId="133" toId="154">
</dataflow>
<dataflow id="610" from="b" to="xor_ln223" fromId="138" toId="155">
</dataflow>
<dataflow id="611" from="a" to="xor_ln223" fromId="133" toId="155">
</dataflow>
<dataflow id="612" from="and_ln223" to="xor_ln223_1" fromId="154" toId="156">
</dataflow>
<dataflow id="613" from="xor_ln223" to="xor_ln223_1" fromId="155" toId="156">
</dataflow>
<dataflow id="614" from="xor_ln223_1" to="zext_ln223" fromId="156" toId="157">
</dataflow>
<dataflow id="615" from="temp_addr_12" to="temp_load_13" fromId="123" toId="158">
</dataflow>
<dataflow id="616" from="StgValue_593" to="shl_ln68_4" fromId="593" toId="159">
</dataflow>
<dataflow id="617" from="zext_ln55_3" to="shl_ln68_4" fromId="136" toId="159">
</dataflow>
<dataflow id="618" from="shl_ln68_4" to="xor_ln68_3" fromId="159" toId="160">
</dataflow>
<dataflow id="619" from="StgValue_597" to="xor_ln68_3" fromId="597" toId="160">
</dataflow>
<dataflow id="620" from="zext_ln223" to="shl_ln68_5" fromId="157" toId="161">
</dataflow>
<dataflow id="621" from="zext_ln55_3" to="shl_ln68_5" fromId="136" toId="161">
</dataflow>
<dataflow id="622" from="temp_load_13" to="and_ln68_1" fromId="158" toId="162">
</dataflow>
<dataflow id="623" from="xor_ln68_3" to="and_ln68_1" fromId="160" toId="162">
</dataflow>
<dataflow id="624" from="and_ln68_1" to="or_ln68_1" fromId="162" toId="163">
</dataflow>
<dataflow id="625" from="shl_ln68_5" to="or_ln68_1" fromId="161" toId="163">
</dataflow>
<dataflow id="626" from="or_ln68_1" to="store_ln68" fromId="163" toId="164">
</dataflow>
<dataflow id="627" from="temp_addr_12" to="store_ln68" fromId="123" toId="164">
</dataflow>
<dataflow id="628" from="temp_addr_13" to="temp_load_14" fromId="127" toId="165">
</dataflow>
<dataflow id="629" from="b" to="and_ln224" fromId="138" toId="166">
</dataflow>
<dataflow id="630" from="a" to="and_ln224" fromId="133" toId="166">
</dataflow>
<dataflow id="631" from="c" to="xor_ln224" fromId="143" toId="167">
</dataflow>
<dataflow id="632" from="xor_ln223" to="xor_ln224" fromId="155" toId="167">
</dataflow>
<dataflow id="633" from="xor_ln224" to="xor_ln224_1" fromId="167" toId="168">
</dataflow>
<dataflow id="634" from="and_ln224" to="xor_ln224_1" fromId="166" toId="168">
</dataflow>
<dataflow id="635" from="xor_ln224_1" to="zext_ln224" fromId="168" toId="169">
</dataflow>
<dataflow id="636" from="temp_addr_13" to="temp_load_14" fromId="127" toId="170">
</dataflow>
<dataflow id="637" from="StgValue_593" to="shl_ln68_6" fromId="593" toId="171">
</dataflow>
<dataflow id="638" from="zext_ln55_5" to="shl_ln68_6" fromId="141" toId="171">
</dataflow>
<dataflow id="639" from="shl_ln68_6" to="xor_ln68_4" fromId="171" toId="172">
</dataflow>
<dataflow id="640" from="StgValue_597" to="xor_ln68_4" fromId="597" toId="172">
</dataflow>
<dataflow id="641" from="zext_ln224" to="shl_ln68_7" fromId="169" toId="173">
</dataflow>
<dataflow id="642" from="zext_ln55_5" to="shl_ln68_7" fromId="141" toId="173">
</dataflow>
<dataflow id="643" from="temp_load_14" to="and_ln68_2" fromId="170" toId="174">
</dataflow>
<dataflow id="644" from="xor_ln68_4" to="and_ln68_2" fromId="172" toId="174">
</dataflow>
<dataflow id="645" from="and_ln68_2" to="or_ln68_2" fromId="174" toId="175">
</dataflow>
<dataflow id="646" from="shl_ln68_7" to="or_ln68_2" fromId="173" toId="175">
</dataflow>
<dataflow id="647" from="or_ln68_2" to="store_ln68" fromId="175" toId="176">
</dataflow>
<dataflow id="648" from="temp_addr_13" to="store_ln68" fromId="127" toId="176">
</dataflow>
<dataflow id="649" from="temp_addr" to="temp_load" fromId="73" toId="178">
</dataflow>
<dataflow id="650" from="temp_addr_4" to="temp_load_1" fromId="74" toId="179">
</dataflow>
<dataflow id="651" from="temp_addr_5" to="temp_load_2" fromId="75" toId="180">
</dataflow>
<dataflow id="652" from="temp_addr_6" to="temp_load_3" fromId="76" toId="181">
</dataflow>
<dataflow id="653" from="temp_addr_5" to="temp_load_2" fromId="75" toId="182">
</dataflow>
<dataflow id="654" from="temp_addr_6" to="temp_load_3" fromId="76" toId="183">
</dataflow>
<dataflow id="656" from="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8" to="or_ln239_2" fromId="655" toId="184">
</dataflow>
<dataflow id="657" from="temp_load_3" to="or_ln239_2" fromId="183" toId="184">
</dataflow>
<dataflow id="658" from="temp_load_2" to="or_ln239_2" fromId="182" toId="184">
</dataflow>
<dataflow id="659" from="temp_load_1" to="or_ln239_2" fromId="179" toId="184">
</dataflow>
<dataflow id="660" from="temp_load" to="or_ln239_2" fromId="178" toId="184">
</dataflow>
<dataflow id="661" from="or_ln239_2" to="store_ln239" fromId="184" toId="185">
</dataflow>
<dataflow id="662" from="output_addr" to="store_ln239" fromId="26" toId="185">
</dataflow>
<dataflow id="663" from="shl_ln" to="add_ln243" fromId="94" toId="186">
</dataflow>
<dataflow id="665" from="StgValue_664" to="add_ln243" fromId="664" toId="186">
</dataflow>
<dataflow id="667" from="matrix_mul" to="call_ln243" fromId="666" toId="187">
</dataflow>
<dataflow id="668" from="output_r" to="call_ln243" fromId="297" toId="187">
</dataflow>
<dataflow id="669" from="add_ln243" to="call_ln243" fromId="186" toId="187">
</dataflow>
<dataflow id="670" from="temp_matrix2" to="call_ln243" fromId="300" toId="187">
</dataflow>
<dataflow id="671" from="matrix_mul" to="call_ln243" fromId="666" toId="188">
</dataflow>
<dataflow id="672" from="output_r" to="call_ln243" fromId="297" toId="188">
</dataflow>
<dataflow id="673" from="add_ln243" to="call_ln243" fromId="186" toId="188">
</dataflow>
<dataflow id="674" from="temp_matrix2" to="call_ln243" fromId="300" toId="188">
</dataflow>
<dataflow id="676" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="shl_ln1" fromId="675" toId="189">
</dataflow>
<dataflow id="677" from="r_0" to="shl_ln1" fromId="88" toId="189">
</dataflow>
<dataflow id="679" from="StgValue_678" to="shl_ln1" fromId="678" toId="189">
</dataflow>
<dataflow id="680" from="shl_ln1" to="add_ln244" fromId="189" toId="190">
</dataflow>
<dataflow id="682" from="StgValue_681" to="add_ln244" fromId="681" toId="190">
</dataflow>
<dataflow id="683" from="StgValue_309" to="i_0_0_i" fromId="309" toId="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="684" from="br_ln110" to="i_0_0_i" fromId="191" toId="192">
</dataflow>
<dataflow id="685" from="add_ln110" to="i_0_0_i" fromId="214" toId="192">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="686" from="br_ln110" to="i_0_0_i" fromId="225" toId="192">
<BackEdge/>
</dataflow>
<dataflow id="687" from="i_0_0_i" to="icmp_ln110" fromId="192" toId="193">
</dataflow>
<dataflow id="688" from="StgValue_391" to="icmp_ln110" fromId="391" toId="193">
</dataflow>
<dataflow id="689" from="_ssdm_op_SpecLoopTripCount" to="empty_118" fromId="319" toId="194">
</dataflow>
<dataflow id="690" from="StgValue_321" to="empty_118" fromId="321" toId="194">
</dataflow>
<dataflow id="691" from="StgValue_321" to="empty_118" fromId="321" toId="194">
</dataflow>
<dataflow id="692" from="StgValue_321" to="empty_118" fromId="321" toId="194">
</dataflow>
<dataflow id="693" from="icmp_ln110" to="br_ln110" fromId="193" toId="195">
</dataflow>
<dataflow id="694" from="i_0_0_i" to="zext_ln114" fromId="192" toId="196">
</dataflow>
<dataflow id="695" from="i_0_0_i" to="zext_ln114_4" fromId="192" toId="197">
</dataflow>
<dataflow id="696" from="output_r" to="output_addr_4" fromId="297" toId="198">
</dataflow>
<dataflow id="697" from="StgValue_303" to="output_addr_4" fromId="303" toId="198">
</dataflow>
<dataflow id="698" from="zext_ln114" to="output_addr_4" fromId="196" toId="198">
</dataflow>
<dataflow id="699" from="output_addr_4" to="output_load_1" fromId="198" toId="199">
</dataflow>
<dataflow id="700" from="add_ln244" to="add_ln114" fromId="190" toId="200">
</dataflow>
<dataflow id="701" from="zext_ln114_4" to="add_ln114" fromId="197" toId="200">
</dataflow>
<dataflow id="702" from="add_ln114" to="zext_ln114_5" fromId="200" toId="201">
</dataflow>
<dataflow id="703" from="temp_matrix3" to="temp_matrix3_addr" fromId="301" toId="202">
</dataflow>
<dataflow id="704" from="StgValue_303" to="temp_matrix3_addr" fromId="303" toId="202">
</dataflow>
<dataflow id="705" from="zext_ln114_5" to="temp_matrix3_addr" fromId="201" toId="202">
</dataflow>
<dataflow id="706" from="temp_matrix3_addr" to="temp_matrix3_load" fromId="202" toId="203">
</dataflow>
<dataflow id="707" from="i_0_0_i" to="trunc_ln110_1" fromId="192" toId="204">
</dataflow>
<dataflow id="708" from="trunc_ln110_1" to="or_ln110" fromId="204" toId="205">
</dataflow>
<dataflow id="709" from="StgValue_333" to="or_ln110" fromId="333" toId="205">
</dataflow>
<dataflow id="710" from="or_ln110" to="zext_ln114_2" fromId="205" toId="206">
</dataflow>
<dataflow id="711" from="output_r" to="output_addr_5" fromId="297" toId="207">
</dataflow>
<dataflow id="712" from="StgValue_303" to="output_addr_5" fromId="303" toId="207">
</dataflow>
<dataflow id="713" from="zext_ln114_2" to="output_addr_5" fromId="206" toId="207">
</dataflow>
<dataflow id="714" from="output_addr_5" to="output_load_2" fromId="207" toId="208">
</dataflow>
<dataflow id="716" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="tmp_3" fromId="715" toId="209">
</dataflow>
<dataflow id="717" from="add_ln244" to="tmp_3" fromId="190" toId="209">
</dataflow>
<dataflow id="718" from="StgValue_317" to="tmp_3" fromId="317" toId="209">
</dataflow>
<dataflow id="720" from="StgValue_719" to="tmp_3" fromId="719" toId="209">
</dataflow>
<dataflow id="721" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="add_ln114_1" fromId="675" toId="210">
</dataflow>
<dataflow id="722" from="tmp_3" to="add_ln114_1" fromId="209" toId="210">
</dataflow>
<dataflow id="723" from="or_ln110" to="add_ln114_1" fromId="205" toId="210">
</dataflow>
<dataflow id="724" from="add_ln114_1" to="zext_ln114_6" fromId="210" toId="211">
</dataflow>
<dataflow id="725" from="temp_matrix3" to="temp_matrix3_addr_1" fromId="301" toId="212">
</dataflow>
<dataflow id="726" from="StgValue_303" to="temp_matrix3_addr_1" fromId="303" toId="212">
</dataflow>
<dataflow id="727" from="zext_ln114_6" to="temp_matrix3_addr_1" fromId="211" toId="212">
</dataflow>
<dataflow id="728" from="temp_matrix3_addr_1" to="temp_matrix3_load_1" fromId="212" toId="213">
</dataflow>
<dataflow id="729" from="StgValue_340" to="add_ln110" fromId="340" toId="214">
</dataflow>
<dataflow id="730" from="i_0_0_i" to="add_ln110" fromId="192" toId="214">
</dataflow>
<dataflow id="731" from="_ssdm_op_SpecLoopName" to="specloopname_ln111" fromId="434" toId="216">
</dataflow>
<dataflow id="732" from="p_str428" to="specloopname_ln111" fromId="436" toId="216">
</dataflow>
<dataflow id="733" from="output_addr_4" to="output_load_1" fromId="198" toId="217">
</dataflow>
<dataflow id="734" from="temp_matrix3_addr" to="temp_matrix3_load" fromId="202" toId="218">
</dataflow>
<dataflow id="735" from="temp_matrix3_load" to="xor_ln114" fromId="218" toId="219">
</dataflow>
<dataflow id="736" from="output_load_1" to="xor_ln114" fromId="217" toId="219">
</dataflow>
<dataflow id="737" from="xor_ln114" to="store_ln114" fromId="219" toId="220">
</dataflow>
<dataflow id="738" from="output_addr_4" to="store_ln114" fromId="198" toId="220">
</dataflow>
<dataflow id="739" from="output_addr_5" to="output_load_2" fromId="207" toId="221">
</dataflow>
<dataflow id="740" from="temp_matrix3_addr_1" to="temp_matrix3_load_1" fromId="212" toId="222">
</dataflow>
<dataflow id="741" from="temp_matrix3_load_1" to="xor_ln114_2" fromId="222" toId="223">
</dataflow>
<dataflow id="742" from="output_load_2" to="xor_ln114_2" fromId="221" toId="223">
</dataflow>
<dataflow id="743" from="xor_ln114_2" to="store_ln114" fromId="223" toId="224">
</dataflow>
<dataflow id="744" from="output_addr_5" to="store_ln114" fromId="207" toId="224">
</dataflow>
<dataflow id="745" from="add_ln110_2" to="i_0_0_i2" fromId="242" toId="226">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="746" from="br_ln110" to="i_0_0_i2" fromId="254" toId="226">
<BackEdge/>
</dataflow>
<dataflow id="747" from="StgValue_309" to="i_0_0_i2" fromId="309" toId="226">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="748" from="br_ln110" to="i_0_0_i2" fromId="215" toId="226">
</dataflow>
<dataflow id="749" from="i_0_0_i2" to="icmp_ln110_2" fromId="226" toId="227">
</dataflow>
<dataflow id="750" from="StgValue_391" to="icmp_ln110_2" fromId="391" toId="227">
</dataflow>
<dataflow id="751" from="_ssdm_op_SpecLoopTripCount" to="empty_119" fromId="319" toId="228">
</dataflow>
<dataflow id="752" from="StgValue_321" to="empty_119" fromId="321" toId="228">
</dataflow>
<dataflow id="753" from="StgValue_321" to="empty_119" fromId="321" toId="228">
</dataflow>
<dataflow id="754" from="StgValue_321" to="empty_119" fromId="321" toId="228">
</dataflow>
<dataflow id="755" from="icmp_ln110_2" to="br_ln110" fromId="227" toId="229">
</dataflow>
<dataflow id="756" from="i_0_0_i2" to="zext_ln114_7" fromId="226" toId="230">
</dataflow>
<dataflow id="757" from="output_r" to="output_addr_8" fromId="297" toId="231">
</dataflow>
<dataflow id="758" from="StgValue_303" to="output_addr_8" fromId="303" toId="231">
</dataflow>
<dataflow id="759" from="zext_ln114_7" to="output_addr_8" fromId="230" toId="231">
</dataflow>
<dataflow id="760" from="output_addr_8" to="output_load_5" fromId="231" toId="232">
</dataflow>
<dataflow id="761" from="roundKey" to="roundKey_addr_2" fromId="27" toId="233">
</dataflow>
<dataflow id="762" from="StgValue_303" to="roundKey_addr_2" fromId="303" toId="233">
</dataflow>
<dataflow id="763" from="zext_ln114_7" to="roundKey_addr_2" fromId="230" toId="233">
</dataflow>
<dataflow id="764" from="roundKey_addr_2" to="roundKey_load_2" fromId="233" toId="234">
</dataflow>
<dataflow id="765" from="i_0_0_i2" to="trunc_ln110_2" fromId="226" toId="235">
</dataflow>
<dataflow id="766" from="trunc_ln110_2" to="or_ln110_2" fromId="235" toId="236">
</dataflow>
<dataflow id="767" from="StgValue_333" to="or_ln110_2" fromId="333" toId="236">
</dataflow>
<dataflow id="768" from="or_ln110_2" to="zext_ln114_8" fromId="236" toId="237">
</dataflow>
<dataflow id="769" from="output_r" to="output_addr_9" fromId="297" toId="238">
</dataflow>
<dataflow id="770" from="StgValue_303" to="output_addr_9" fromId="303" toId="238">
</dataflow>
<dataflow id="771" from="zext_ln114_8" to="output_addr_9" fromId="237" toId="238">
</dataflow>
<dataflow id="772" from="output_addr_9" to="output_load_6" fromId="238" toId="239">
</dataflow>
<dataflow id="773" from="roundKey" to="roundKey_addr_3" fromId="27" toId="240">
</dataflow>
<dataflow id="774" from="StgValue_303" to="roundKey_addr_3" fromId="303" toId="240">
</dataflow>
<dataflow id="775" from="zext_ln114_8" to="roundKey_addr_3" fromId="237" toId="240">
</dataflow>
<dataflow id="776" from="roundKey_addr_3" to="roundKey_load_3" fromId="240" toId="241">
</dataflow>
<dataflow id="777" from="StgValue_340" to="add_ln110_2" fromId="340" toId="242">
</dataflow>
<dataflow id="778" from="i_0_0_i2" to="add_ln110_2" fromId="226" toId="242">
</dataflow>
<dataflow id="779" from="r_0" to="r" fromId="88" toId="243">
</dataflow>
<dataflow id="780" from="StgValue_450" to="r" fromId="450" toId="243">
</dataflow>
<dataflow id="781" from="_ssdm_op_SpecLoopName" to="specloopname_ln111" fromId="434" toId="245">
</dataflow>
<dataflow id="782" from="p_str428" to="specloopname_ln111" fromId="436" toId="245">
</dataflow>
<dataflow id="783" from="output_addr_8" to="output_load_5" fromId="231" toId="246">
</dataflow>
<dataflow id="784" from="roundKey_addr_2" to="roundKey_load_2" fromId="233" toId="247">
</dataflow>
<dataflow id="785" from="roundKey_load_2" to="xor_ln114_4" fromId="247" toId="248">
</dataflow>
<dataflow id="786" from="output_load_5" to="xor_ln114_4" fromId="246" toId="248">
</dataflow>
<dataflow id="787" from="xor_ln114_4" to="store_ln114" fromId="248" toId="249">
</dataflow>
<dataflow id="788" from="output_addr_8" to="store_ln114" fromId="231" toId="249">
</dataflow>
<dataflow id="789" from="output_addr_9" to="output_load_6" fromId="238" toId="250">
</dataflow>
<dataflow id="790" from="roundKey_addr_3" to="roundKey_load_3" fromId="240" toId="251">
</dataflow>
<dataflow id="791" from="roundKey_load_3" to="xor_ln114_5" fromId="251" toId="252">
</dataflow>
<dataflow id="792" from="output_load_6" to="xor_ln114_5" fromId="250" toId="252">
</dataflow>
<dataflow id="793" from="xor_ln114_5" to="store_ln114" fromId="252" toId="253">
</dataflow>
<dataflow id="794" from="output_addr_9" to="store_ln114" fromId="238" toId="253">
</dataflow>
<dataflow id="795" from="tmp_36" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="796" from="tmp_36" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="797" from="icmp_ln110_1" to="StgValue_6" fromId="57" toId="6">
</dataflow>
<dataflow id="798" from="icmp_ln188" to="StgValue_8" fromId="90" toId="8">
</dataflow>
<dataflow id="799" from="icmp_ln209" to="StgValue_11" fromId="108" toId="11">
</dataflow>
<dataflow id="800" from="icmp_ln110" to="StgValue_22" fromId="193" toId="22">
</dataflow>
<dataflow id="801" from="icmp_ln110_2" to="StgValue_24" fromId="227" toId="24">
</dataflow>
</dataflows>


</stg>
