Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  9 21:36:22 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.724        0.000                      0                11098        0.060        0.000                      0                11098        3.750        0.000                       0                  2710  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.724        0.000                      0                11035        0.060        0.000                      0                11035        3.750        0.000                       0                  2710  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.679        0.000                      0                   63        0.595        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 2.835ns (31.031%)  route 6.301ns (68.969%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.569     5.090    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=26, routed)          1.454     7.000    cpu0/if_id0/id_inst_i[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.124 f  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=5, routed)           1.185     8.308    cpu0/if_id0/id_inst_reg[5]_0
    SLICE_X33Y53         LUT3 (Prop_lut3_I0_O)        0.152     8.460 f  cpu0/if_id0/ex_reg1[31]_i_14/O
                         net (fo=32, routed)          1.543    10.004    cpu0/if_id0/ex_reg1[31]_i_14_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.326    10.330 r  cpu0/if_id0/ex_reg1[9]_i_3/O
                         net (fo=1, routed)           0.887    11.217    cpu0/if_id0/reg1_data[9]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.341 r  cpu0/if_id0/ex_reg1[9]_i_2/O
                         net (fo=2, routed)           0.773    12.114    cpu0/if_id0/id_reg1[9]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124    12.238 r  cpu0/if_id0/ex_jmp_addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.238    cpu0/if_id0/ex_jmp_addr[11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.903    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.017 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.131 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.131    cpu0/if_id0/ex_jmp_addr_reg[23]_i_2_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.458    13.923    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X33Y52         LUT4 (Prop_lut4_I3_O)        0.303    14.226 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000    14.226    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[24]
    SLICE_X33Y52         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.436    14.777    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.029    14.950    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 2.817ns (30.919%)  route 6.294ns (69.081%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.569     5.090    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=26, routed)          1.454     7.000    cpu0/if_id0/id_inst_i[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.124 f  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=5, routed)           1.185     8.308    cpu0/if_id0/id_inst_reg[5]_0
    SLICE_X33Y53         LUT3 (Prop_lut3_I0_O)        0.152     8.460 f  cpu0/if_id0/ex_reg1[31]_i_14/O
                         net (fo=32, routed)          1.543    10.004    cpu0/if_id0/ex_reg1[31]_i_14_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.326    10.330 r  cpu0/if_id0/ex_reg1[9]_i_3/O
                         net (fo=1, routed)           0.887    11.217    cpu0/if_id0/reg1_data[9]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.341 r  cpu0/if_id0/ex_reg1[9]_i_2/O
                         net (fo=2, routed)           0.773    12.114    cpu0/if_id0/id_reg1[9]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124    12.238 r  cpu0/if_id0/ex_jmp_addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.238    cpu0/if_id0/ex_jmp_addr[11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.903    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.017 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.131 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.131    cpu0/if_id0/ex_jmp_addr_reg[23]_i_2_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.444 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.451    13.895    cpu0/if_id0/id0/jmp_addr1[27]
    SLICE_X33Y52         LUT4 (Prop_lut4_I3_O)        0.306    14.201 r  cpu0/if_id0/ex_jmp_addr[27]_i_1/O
                         net (fo=1, routed)           0.000    14.201    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[26]
    SLICE_X33Y52         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.436    14.777    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.031    14.952    cpu0/id_ex0/ex_jmp_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 2.949ns (32.397%)  route 6.154ns (67.603%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.569     5.090    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=26, routed)          1.454     7.000    cpu0/if_id0/id_inst_i[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.124 f  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=5, routed)           1.185     8.308    cpu0/if_id0/id_inst_reg[5]_0
    SLICE_X33Y53         LUT3 (Prop_lut3_I0_O)        0.152     8.460 f  cpu0/if_id0/ex_reg1[31]_i_14/O
                         net (fo=32, routed)          1.543    10.004    cpu0/if_id0/ex_reg1[31]_i_14_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.326    10.330 r  cpu0/if_id0/ex_reg1[9]_i_3/O
                         net (fo=1, routed)           0.887    11.217    cpu0/if_id0/reg1_data[9]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.341 r  cpu0/if_id0/ex_reg1[9]_i_2/O
                         net (fo=2, routed)           0.773    12.114    cpu0/if_id0/id_reg1[9]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124    12.238 r  cpu0/if_id0/ex_jmp_addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.238    cpu0/if_id0/ex_jmp_addr[11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.903    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.017 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.131 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.131    cpu0/if_id0/ex_jmp_addr_reg[23]_i_2_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.245 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.245    cpu0/if_id0/ex_jmp_addr_reg[27]_i_2_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.579 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.311    13.890    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X36Y54         LUT4 (Prop_lut4_I3_O)        0.303    14.193 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    14.193    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X36Y54         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.435    14.776    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y54         FDRE (Setup_fdre_C_D)        0.029    14.949    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.193    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 2.853ns (31.211%)  route 6.288ns (68.789%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.569     5.090    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=26, routed)          1.454     7.000    cpu0/if_id0/id_inst_i[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.124 f  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=5, routed)           1.185     8.308    cpu0/if_id0/id_inst_reg[5]_0
    SLICE_X33Y53         LUT3 (Prop_lut3_I0_O)        0.152     8.460 f  cpu0/if_id0/ex_reg1[31]_i_14/O
                         net (fo=32, routed)          1.543    10.004    cpu0/if_id0/ex_reg1[31]_i_14_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.326    10.330 r  cpu0/if_id0/ex_reg1[9]_i_3/O
                         net (fo=1, routed)           0.887    11.217    cpu0/if_id0/reg1_data[9]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.341 r  cpu0/if_id0/ex_reg1[9]_i_2/O
                         net (fo=2, routed)           0.773    12.114    cpu0/if_id0/id_reg1[9]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124    12.238 r  cpu0/if_id0/ex_jmp_addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.238    cpu0/if_id0/ex_jmp_addr[11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.903    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.017 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.131 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.131    cpu0/if_id0/ex_jmp_addr_reg[23]_i_2_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.245 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.245    cpu0/if_id0/ex_jmp_addr_reg[27]_i_2_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.484 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.445    13.929    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.302    14.231 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000    14.231    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X34Y53         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.434    14.775    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.077    14.996    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.121ns  (logic 2.714ns (29.755%)  route 6.407ns (70.245%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.569     5.090    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=26, routed)          1.454     7.000    cpu0/if_id0/id_inst_i[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.124 f  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=5, routed)           1.185     8.308    cpu0/if_id0/id_inst_reg[5]_0
    SLICE_X33Y53         LUT3 (Prop_lut3_I0_O)        0.152     8.460 f  cpu0/if_id0/ex_reg1[31]_i_14/O
                         net (fo=32, routed)          1.543    10.004    cpu0/if_id0/ex_reg1[31]_i_14_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.326    10.330 r  cpu0/if_id0/ex_reg1[9]_i_3/O
                         net (fo=1, routed)           0.887    11.217    cpu0/if_id0/reg1_data[9]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.341 r  cpu0/if_id0/ex_reg1[9]_i_2/O
                         net (fo=2, routed)           0.773    12.114    cpu0/if_id0/id_reg1[9]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124    12.238 r  cpu0/if_id0/ex_jmp_addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.238    cpu0/if_id0/ex_jmp_addr[11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.903    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.017 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.351 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.564    13.915    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X35Y52         LUT5 (Prop_lut5_I4_O)        0.296    14.211 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000    14.211    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[20]
    SLICE_X35Y52         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.435    14.776    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X35Y52         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)        0.075    14.995    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 2.833ns (31.073%)  route 6.284ns (68.927%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.569     5.090    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=26, routed)          1.454     7.000    cpu0/if_id0/id_inst_i[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.124 f  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=5, routed)           1.185     8.308    cpu0/if_id0/id_inst_reg[5]_0
    SLICE_X33Y53         LUT3 (Prop_lut3_I0_O)        0.152     8.460 f  cpu0/if_id0/ex_reg1[31]_i_14/O
                         net (fo=32, routed)          1.543    10.004    cpu0/if_id0/ex_reg1[31]_i_14_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.326    10.330 r  cpu0/if_id0/ex_reg1[9]_i_3/O
                         net (fo=1, routed)           0.887    11.217    cpu0/if_id0/reg1_data[9]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.341 r  cpu0/if_id0/ex_reg1[9]_i_2/O
                         net (fo=2, routed)           0.773    12.114    cpu0/if_id0/id_reg1[9]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124    12.238 r  cpu0/if_id0/ex_jmp_addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.238    cpu0/if_id0/ex_jmp_addr[11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.903    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.017 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.131 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.131    cpu0/if_id0/ex_jmp_addr_reg[23]_i_2_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.245 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.245    cpu0/if_id0/ex_jmp_addr_reg[27]_i_2_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.467 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.441    13.908    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.299    14.207 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000    14.207    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[27]
    SLICE_X34Y53         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.434    14.775    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.081    15.000    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -14.207    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 2.931ns (32.222%)  route 6.165ns (67.778%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.569     5.090    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=26, routed)          1.454     7.000    cpu0/if_id0/id_inst_i[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.124 f  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=5, routed)           1.185     8.308    cpu0/if_id0/id_inst_reg[5]_0
    SLICE_X33Y53         LUT3 (Prop_lut3_I0_O)        0.152     8.460 f  cpu0/if_id0/ex_reg1[31]_i_14/O
                         net (fo=32, routed)          1.543    10.004    cpu0/if_id0/ex_reg1[31]_i_14_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.326    10.330 r  cpu0/if_id0/ex_reg1[9]_i_3/O
                         net (fo=1, routed)           0.887    11.217    cpu0/if_id0/reg1_data[9]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.341 r  cpu0/if_id0/ex_reg1[9]_i_2/O
                         net (fo=2, routed)           0.773    12.114    cpu0/if_id0/id_reg1[9]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124    12.238 r  cpu0/if_id0/ex_jmp_addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.238    cpu0/if_id0/ex_jmp_addr[11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.903    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.017 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.131 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.131    cpu0/if_id0/ex_jmp_addr_reg[23]_i_2_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.245 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.245    cpu0/if_id0/ex_jmp_addr_reg[27]_i_2_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.558 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.322    13.881    cpu0/if_id0/id0/jmp_addr1[31]
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.306    14.187 r  cpu0/if_id0/ex_jmp_addr[31]_i_2/O
                         net (fo=1, routed)           0.000    14.187    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[30]
    SLICE_X34Y53         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.434    14.775    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.079    14.998    cpu0/id_ex0/ex_jmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 2.739ns (30.299%)  route 6.301ns (69.701%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.569     5.090    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=26, routed)          1.454     7.000    cpu0/if_id0/id_inst_i[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.124 f  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=5, routed)           1.185     8.308    cpu0/if_id0/id_inst_reg[5]_0
    SLICE_X33Y53         LUT3 (Prop_lut3_I0_O)        0.152     8.460 f  cpu0/if_id0/ex_reg1[31]_i_14/O
                         net (fo=32, routed)          1.543    10.004    cpu0/if_id0/ex_reg1[31]_i_14_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.326    10.330 r  cpu0/if_id0/ex_reg1[9]_i_3/O
                         net (fo=1, routed)           0.887    11.217    cpu0/if_id0/reg1_data[9]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.341 r  cpu0/if_id0/ex_reg1[9]_i_2/O
                         net (fo=2, routed)           0.773    12.114    cpu0/if_id0/id_reg1[9]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124    12.238 r  cpu0/if_id0/ex_jmp_addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.238    cpu0/if_id0/ex_jmp_addr[11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.903    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.017 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.131 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.131    cpu0/if_id0/ex_jmp_addr_reg[23]_i_2_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.370 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.458    13.828    cpu0/if_id0/id0/jmp_addr1[26]
    SLICE_X33Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.130 r  cpu0/if_id0/ex_jmp_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    14.130    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X33Y52         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.436    14.777    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.031    14.952    cpu0/id_ex0/ex_jmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.130    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 2.719ns (30.135%)  route 6.304ns (69.865%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.569     5.090    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=26, routed)          1.454     7.000    cpu0/if_id0/id_inst_i[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.124 f  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=5, routed)           1.185     8.308    cpu0/if_id0/id_inst_reg[5]_0
    SLICE_X33Y53         LUT3 (Prop_lut3_I0_O)        0.152     8.460 f  cpu0/if_id0/ex_reg1[31]_i_14/O
                         net (fo=32, routed)          1.543    10.004    cpu0/if_id0/ex_reg1[31]_i_14_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.326    10.330 r  cpu0/if_id0/ex_reg1[9]_i_3/O
                         net (fo=1, routed)           0.887    11.217    cpu0/if_id0/reg1_data[9]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.341 r  cpu0/if_id0/ex_reg1[9]_i_2/O
                         net (fo=2, routed)           0.773    12.114    cpu0/if_id0/id_reg1[9]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124    12.238 r  cpu0/if_id0/ex_jmp_addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.238    cpu0/if_id0/ex_jmp_addr[11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.903    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.017 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.131 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.131    cpu0/if_id0/ex_jmp_addr_reg[23]_i_2_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.353 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.461    13.814    cpu0/if_id0/id0/jmp_addr1[24]
    SLICE_X32Y52         LUT4 (Prop_lut4_I3_O)        0.299    14.113 r  cpu0/if_id0/ex_jmp_addr[24]_i_1/O
                         net (fo=1, routed)           0.000    14.113    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[23]
    SLICE_X32Y52         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.436    14.777    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y52         FDRE (Setup_fdre_C_D)        0.029    14.950    cpu0/id_ex0/ex_jmp_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 2.703ns (29.986%)  route 6.311ns (70.014%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.569     5.090    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=26, routed)          1.454     7.000    cpu0/if_id0/id_inst_i[2]
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.124 f  cpu0/if_id0/ex_reg1[31]_i_8/O
                         net (fo=5, routed)           1.185     8.308    cpu0/if_id0/id_inst_reg[5]_0
    SLICE_X33Y53         LUT3 (Prop_lut3_I0_O)        0.152     8.460 f  cpu0/if_id0/ex_reg1[31]_i_14/O
                         net (fo=32, routed)          1.543    10.004    cpu0/if_id0/ex_reg1[31]_i_14_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.326    10.330 r  cpu0/if_id0/ex_reg1[9]_i_3/O
                         net (fo=1, routed)           0.887    11.217    cpu0/if_id0/reg1_data[9]
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.341 r  cpu0/if_id0/ex_reg1[9]_i_2/O
                         net (fo=2, routed)           0.773    12.114    cpu0/if_id0/id_reg1[9]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124    12.238 r  cpu0/if_id0/ex_jmp_addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.238    cpu0/if_id0/ex_jmp_addr[11]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.903    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.017 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.330 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.468    13.799    cpu0/if_id0/id0/jmp_addr1[23]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.306    14.105 r  cpu0/if_id0/ex_jmp_addr[23]_i_1/O
                         net (fo=1, routed)           0.000    14.105    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[22]
    SLICE_X33Y50         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.436    14.777    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[23]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)        0.031    14.952    cpu0/id_ex0/ex_jmp_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.105    
  -------------------------------------------------------------------
                         slack                                  0.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.550     1.433    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y25         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.242     1.816    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/A0
    SLICE_X38Y25         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.816     1.943    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/WCLK
    SLICE_X38Y25         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/DP/CLK
                         clock pessimism             -0.497     1.446    
    SLICE_X38Y25         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.756    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.550     1.433    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y25         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.242     1.816    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/A0
    SLICE_X38Y25         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.816     1.943    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/WCLK
    SLICE_X38Y25         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/SP/CLK
                         clock pessimism             -0.497     1.446    
    SLICE_X38Y25         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.756    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.550     1.433    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y25         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.242     1.816    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/A0
    SLICE_X38Y25         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.816     1.943    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/WCLK
    SLICE_X38Y25         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/DP/CLK
                         clock pessimism             -0.497     1.446    
    SLICE_X38Y25         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.756    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.550     1.433    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y25         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.242     1.816    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/A0
    SLICE_X38Y25         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.816     1.943    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/WCLK
    SLICE_X38Y25         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/SP/CLK
                         clock pessimism             -0.497     1.446    
    SLICE_X38Y25         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.756    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_rd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/register0/regs_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.504%)  route 0.256ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.561     1.444    cpu0/mem_wb0/EXCLK_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  cpu0/mem_wb0/wb_rd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  cpu0/mem_wb0/wb_rd_data_reg[3]/Q
                         net (fo=33, routed)          0.256     1.841    cpu0/register0/D[3]
    SLICE_X35Y55         FDRE                                         r  cpu0/register0/regs_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.828     1.956    cpu0/register0/EXCLK_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  cpu0/register0/regs_reg[9][3]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.066     1.773    cpu0/register0/regs_reg[9][3]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_rd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/register0/regs_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.093%)  route 0.261ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.561     1.444    cpu0/mem_wb0/EXCLK_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  cpu0/mem_wb0/wb_rd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  cpu0/mem_wb0/wb_rd_data_reg[3]/Q
                         net (fo=33, routed)          0.261     1.846    cpu0/register0/D[3]
    SLICE_X35Y54         FDRE                                         r  cpu0/register0/regs_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.828     1.956    cpu0/register0/EXCLK_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  cpu0/register0/regs_reg[2][3]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.066     1.773    cpu0/register0/regs_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cpu0/id_ex0/ex_jmp_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.252ns (52.209%)  route 0.231ns (47.791%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.562     1.445    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cpu0/id_ex0/ex_jmp_addr_reg[26]/Q
                         net (fo=3, routed)           0.231     1.817    cpu0/id_ex0/ex_jmp_addr[26]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.862 r  cpu0/id_ex0/npc[28]_i_4/O
                         net (fo=1, routed)           0.000     1.862    cpu0/id_ex0/npc[28]_i_4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.928 r  cpu0/id_ex0/npc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.928    cpu0/pc_reg0/D[25]
    SLICE_X30Y49         FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.833     1.960    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.134     1.850    cpu0/pc_reg0/npc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.039%)  route 0.130ns (47.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X48Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/Q
                         net (fo=3, routed)           0.130     1.713    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIB0
    SLICE_X50Y18         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.828     1.955    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X50Y18         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.477    
    SLICE_X50Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.623    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.007%)  route 0.274ns (65.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_rx_fifo/clk
    SLICE_X51Y18         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.274     1.857    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD1
    SLICE_X50Y18         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.828     1.955    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X50Y18         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.455    
    SLICE_X50Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.764    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.007%)  route 0.274ns (65.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_rx_fifo/clk
    SLICE_X51Y18         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.274     1.857    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD1
    SLICE_X50Y18         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.828     1.955    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X50Y18         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.500     1.455    
    SLICE_X50Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.764    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y39  cpu0/mem_ctrl0/cache0/entry_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y39  cpu0/mem_ctrl0/cache0/entry_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y39  cpu0/mem_ctrl0/cache0/entry_reg_0_255_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y39  cpu0/mem_ctrl0/cache0/entry_reg_0_255_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y44  cpu0/mem_ctrl0/cache0/entry_reg_0_255_7_7/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y44  cpu0/mem_ctrl0/cache0/entry_reg_0_255_7_7/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y44  cpu0/mem_ctrl0/cache0/entry_reg_0_255_7_7/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y44  cpu0/mem_ctrl0/cache0/entry_reg_0_255_7_7/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y24  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y24  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMB/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y37  cpu0/mem_ctrl0/cache0/entry_reg_0_255_31_31/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y37  cpu0/mem_ctrl0/cache0/entry_reg_0_255_31_31/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y37  cpu0/mem_ctrl0/cache0/entry_reg_0_255_31_31/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y39  cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y39  cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y39  cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y27  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y27  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMB/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y39  cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y40  cpu0/mem_ctrl0/cache0/entry_reg_0_255_6_6/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 0.456ns (7.814%)  route 5.379ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.566     5.087    EXCLK_IBUF_BUFG
    SLICE_X36Y47         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.543 f  rst_reg_replica_4/Q
                         net (fo=236, routed)         5.379    10.923    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X48Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.441    14.782    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X48Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 0.456ns (7.814%)  route 5.379ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.566     5.087    EXCLK_IBUF_BUFG
    SLICE_X36Y47         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.543 f  rst_reg_replica_4/Q
                         net (fo=236, routed)         5.379    10.923    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X48Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.441    14.782    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X48Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 0.456ns (7.814%)  route 5.379ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.566     5.087    EXCLK_IBUF_BUFG
    SLICE_X36Y47         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.543 f  rst_reg_replica_4/Q
                         net (fo=236, routed)         5.379    10.923    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X48Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.441    14.782    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X48Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 0.456ns (7.814%)  route 5.379ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.566     5.087    EXCLK_IBUF_BUFG
    SLICE_X36Y47         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.543 f  rst_reg_replica_4/Q
                         net (fo=236, routed)         5.379    10.923    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X48Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.441    14.782    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X48Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 0.456ns (7.814%)  route 5.379ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.566     5.087    EXCLK_IBUF_BUFG
    SLICE_X36Y47         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.543 f  rst_reg_replica_4/Q
                         net (fo=236, routed)         5.379    10.923    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X48Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.441    14.782    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X48Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 0.456ns (7.814%)  route 5.379ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.566     5.087    EXCLK_IBUF_BUFG
    SLICE_X36Y47         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.543 f  rst_reg_replica_4/Q
                         net (fo=236, routed)         5.379    10.923    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X48Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.441    14.782    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X48Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 0.456ns (7.814%)  route 5.379ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.566     5.087    EXCLK_IBUF_BUFG
    SLICE_X36Y47         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.543 f  rst_reg_replica_4/Q
                         net (fo=236, routed)         5.379    10.923    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X48Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.441    14.782    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X48Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X48Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.456ns (7.956%)  route 5.276ns (92.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.566     5.087    EXCLK_IBUF_BUFG
    SLICE_X36Y47         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.543 f  rst_reg_replica_4/Q
                         net (fo=236, routed)         5.276    10.819    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X49Y19         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.440    14.781    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X49Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X49Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.456ns (9.918%)  route 4.142ns (90.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.564     5.085    EXCLK_IBUF_BUFG
    SLICE_X33Y42         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.456     5.541 f  rst_reg_replica_6/Q
                         net (fo=123, routed)         4.142     9.683    hci0/uart_blk/uart_baud_clk_blk/rst_repN_6_alias
    SLICE_X33Y22         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.431    14.772    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X33Y22         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.592    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.456ns (9.918%)  route 4.142ns (90.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.564     5.085    EXCLK_IBUF_BUFG
    SLICE_X33Y42         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.456     5.541 f  rst_reg_replica_6/Q
                         net (fo=123, routed)         4.142     9.683    hci0/uart_blk/uart_baud_clk_blk/rst_repN_6_alias
    SLICE_X33Y22         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.431    14.772    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X33Y22         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.592    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  4.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.744%)  route 0.367ns (72.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y42         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_6/Q
                         net (fo=123, routed)         0.367     1.953    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X32Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.820     1.947    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X32Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X32Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.744%)  route 0.367ns (72.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y42         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_6/Q
                         net (fo=123, routed)         0.367     1.953    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X32Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.820     1.947    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X32Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X32Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.744%)  route 0.367ns (72.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y42         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_6/Q
                         net (fo=123, routed)         0.367     1.953    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X32Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.820     1.947    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X32Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X32Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.744%)  route 0.367ns (72.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y42         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_6/Q
                         net (fo=123, routed)         0.367     1.953    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X32Y28         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.820     1.947    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X32Y28         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X32Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.141ns (24.629%)  route 0.431ns (75.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y42         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_6/Q
                         net (fo=123, routed)         0.431     2.018    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X32Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.821     1.948    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X32Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.497     1.451    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.359    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.327%)  route 0.439ns (75.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y42         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_6/Q
                         net (fo=123, routed)         0.439     2.025    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X31Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.821     1.948    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X31Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.359    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.327%)  route 0.439ns (75.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y42         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_6/Q
                         net (fo=123, routed)         0.439     2.025    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X31Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.821     1.948    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X31Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.359    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.327%)  route 0.439ns (75.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y42         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_6/Q
                         net (fo=123, routed)         0.439     2.025    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X31Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.821     1.948    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X31Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.359    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.327%)  route 0.439ns (75.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y42         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_6/Q
                         net (fo=123, routed)         0.439     2.025    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X31Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.821     1.948    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X31Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.359    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.327%)  route 0.439ns (75.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y42         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_6/Q
                         net (fo=123, routed)         0.439     2.025    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X31Y29         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.821     1.948    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y29         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X31Y29         FDPE (Remov_fdpe_C_PRE)     -0.095     1.356    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.669    





