Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan 10 20:28:15 2018
| Host         : DESKTOP-7D4PR7J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ledcontrol_timing_summary_routed.rpt -rpx ledcontrol_timing_summary_routed.rpx -warn_on_violation
| Design       : ledcontrol
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: alarm1/btSpeedGen/PWM_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: alarm1/clock_divider_16/num_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock_divide_16/num_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: t1/c0/num_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.034        0.000                      0                 1498        0.037        0.000                      0                 1498        4.500        0.000                       0                   866  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.034        0.000                      0                 1498        0.037        0.000                      0                 1498        4.500        0.000                       0                   866  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 t1/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/nums_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.903ns (28.385%)  route 4.801ns (71.615%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.542     5.063    t1/key_de/clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  t1/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  t1/key_de/key_reg[1]/Q
                         net (fo=171, routed)         2.514     8.033    t1/key_de/last_change[1]
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.157 r  t1/key_de/nums[7]_i_193/O
                         net (fo=1, routed)           0.000     8.157    t1/key_de/nums[7]_i_193_n_0
    SLICE_X59Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     8.395 r  t1/key_de/nums_reg[7]_i_89/O
                         net (fo=1, routed)           0.000     8.395    t1/key_de/nums_reg[7]_i_89_n_0
    SLICE_X59Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     8.499 r  t1/key_de/nums_reg[7]_i_37/O
                         net (fo=1, routed)           0.645     9.144    t1/key_de/nums_reg[7]_i_37_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.316     9.460 r  t1/key_de/nums[7]_i_14/O
                         net (fo=1, routed)           0.000     9.460    t1/key_de/nums[7]_i_14_n_0
    SLICE_X59Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     9.705 r  t1/key_de/nums_reg[7]_i_7/O
                         net (fo=2, routed)           0.000     9.705    t1/key_de/nums_reg[7]_i_7_n_0
    SLICE_X59Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     9.809 r  t1/key_de/nums_reg[7]_i_4/O
                         net (fo=2, routed)           0.741    10.550    t1/key_de/nums_reg[7]_i_4_n_0
    SLICE_X57Y61         LUT5 (Prop_lut5_I3_O)        0.316    10.866 r  t1/key_de/nums[7]_i_1/O
                         net (fo=8, routed)           0.901    11.767    t1/nums
    SLICE_X57Y54         FDRE                                         r  t1/nums_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.443    14.784    t1/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  t1/nums_reg[4]/C
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.802    t1/nums_reg[4]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 t1/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/nums_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.903ns (28.385%)  route 4.801ns (71.615%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.542     5.063    t1/key_de/clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  t1/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  t1/key_de/key_reg[1]/Q
                         net (fo=171, routed)         2.514     8.033    t1/key_de/last_change[1]
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.157 r  t1/key_de/nums[7]_i_193/O
                         net (fo=1, routed)           0.000     8.157    t1/key_de/nums[7]_i_193_n_0
    SLICE_X59Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     8.395 r  t1/key_de/nums_reg[7]_i_89/O
                         net (fo=1, routed)           0.000     8.395    t1/key_de/nums_reg[7]_i_89_n_0
    SLICE_X59Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     8.499 r  t1/key_de/nums_reg[7]_i_37/O
                         net (fo=1, routed)           0.645     9.144    t1/key_de/nums_reg[7]_i_37_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.316     9.460 r  t1/key_de/nums[7]_i_14/O
                         net (fo=1, routed)           0.000     9.460    t1/key_de/nums[7]_i_14_n_0
    SLICE_X59Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     9.705 r  t1/key_de/nums_reg[7]_i_7/O
                         net (fo=2, routed)           0.000     9.705    t1/key_de/nums_reg[7]_i_7_n_0
    SLICE_X59Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     9.809 r  t1/key_de/nums_reg[7]_i_4/O
                         net (fo=2, routed)           0.741    10.550    t1/key_de/nums_reg[7]_i_4_n_0
    SLICE_X57Y61         LUT5 (Prop_lut5_I3_O)        0.316    10.866 r  t1/key_de/nums[7]_i_1/O
                         net (fo=8, routed)           0.901    11.767    t1/nums
    SLICE_X57Y54         FDRE                                         r  t1/nums_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.443    14.784    t1/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  t1/nums_reg[5]/C
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.802    t1/nums_reg[5]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 t1/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/nums_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.903ns (28.385%)  route 4.801ns (71.615%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.542     5.063    t1/key_de/clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  t1/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  t1/key_de/key_reg[1]/Q
                         net (fo=171, routed)         2.514     8.033    t1/key_de/last_change[1]
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.157 r  t1/key_de/nums[7]_i_193/O
                         net (fo=1, routed)           0.000     8.157    t1/key_de/nums[7]_i_193_n_0
    SLICE_X59Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     8.395 r  t1/key_de/nums_reg[7]_i_89/O
                         net (fo=1, routed)           0.000     8.395    t1/key_de/nums_reg[7]_i_89_n_0
    SLICE_X59Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     8.499 r  t1/key_de/nums_reg[7]_i_37/O
                         net (fo=1, routed)           0.645     9.144    t1/key_de/nums_reg[7]_i_37_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.316     9.460 r  t1/key_de/nums[7]_i_14/O
                         net (fo=1, routed)           0.000     9.460    t1/key_de/nums[7]_i_14_n_0
    SLICE_X59Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     9.705 r  t1/key_de/nums_reg[7]_i_7/O
                         net (fo=2, routed)           0.000     9.705    t1/key_de/nums_reg[7]_i_7_n_0
    SLICE_X59Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     9.809 r  t1/key_de/nums_reg[7]_i_4/O
                         net (fo=2, routed)           0.741    10.550    t1/key_de/nums_reg[7]_i_4_n_0
    SLICE_X57Y61         LUT5 (Prop_lut5_I3_O)        0.316    10.866 r  t1/key_de/nums[7]_i_1/O
                         net (fo=8, routed)           0.901    11.767    t1/nums
    SLICE_X57Y54         FDRE                                         r  t1/nums_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.443    14.784    t1/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  t1/nums_reg[6]/C
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.802    t1/nums_reg[6]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 t1/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/nums_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 1.903ns (29.268%)  route 4.599ns (70.732%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.542     5.063    t1/key_de/clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  t1/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  t1/key_de/key_reg[1]/Q
                         net (fo=171, routed)         2.514     8.033    t1/key_de/last_change[1]
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.157 r  t1/key_de/nums[7]_i_193/O
                         net (fo=1, routed)           0.000     8.157    t1/key_de/nums[7]_i_193_n_0
    SLICE_X59Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     8.395 r  t1/key_de/nums_reg[7]_i_89/O
                         net (fo=1, routed)           0.000     8.395    t1/key_de/nums_reg[7]_i_89_n_0
    SLICE_X59Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     8.499 r  t1/key_de/nums_reg[7]_i_37/O
                         net (fo=1, routed)           0.645     9.144    t1/key_de/nums_reg[7]_i_37_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.316     9.460 r  t1/key_de/nums[7]_i_14/O
                         net (fo=1, routed)           0.000     9.460    t1/key_de/nums[7]_i_14_n_0
    SLICE_X59Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     9.705 r  t1/key_de/nums_reg[7]_i_7/O
                         net (fo=2, routed)           0.000     9.705    t1/key_de/nums_reg[7]_i_7_n_0
    SLICE_X59Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     9.809 r  t1/key_de/nums_reg[7]_i_4/O
                         net (fo=2, routed)           0.741    10.550    t1/key_de/nums_reg[7]_i_4_n_0
    SLICE_X57Y61         LUT5 (Prop_lut5_I3_O)        0.316    10.866 r  t1/key_de/nums[7]_i_1/O
                         net (fo=8, routed)           0.699    11.565    t1/nums
    SLICE_X57Y57         FDRE                                         r  t1/nums_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.442    14.783    t1/clk_IBUF_BUFG
    SLICE_X57Y57         FDRE                                         r  t1/nums_reg[2]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X57Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.801    t1/nums_reg[2]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 t1/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/nums_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 1.903ns (29.268%)  route 4.599ns (70.732%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.542     5.063    t1/key_de/clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  t1/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  t1/key_de/key_reg[1]/Q
                         net (fo=171, routed)         2.514     8.033    t1/key_de/last_change[1]
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.157 r  t1/key_de/nums[7]_i_193/O
                         net (fo=1, routed)           0.000     8.157    t1/key_de/nums[7]_i_193_n_0
    SLICE_X59Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     8.395 r  t1/key_de/nums_reg[7]_i_89/O
                         net (fo=1, routed)           0.000     8.395    t1/key_de/nums_reg[7]_i_89_n_0
    SLICE_X59Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     8.499 r  t1/key_de/nums_reg[7]_i_37/O
                         net (fo=1, routed)           0.645     9.144    t1/key_de/nums_reg[7]_i_37_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.316     9.460 r  t1/key_de/nums[7]_i_14/O
                         net (fo=1, routed)           0.000     9.460    t1/key_de/nums[7]_i_14_n_0
    SLICE_X59Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     9.705 r  t1/key_de/nums_reg[7]_i_7/O
                         net (fo=2, routed)           0.000     9.705    t1/key_de/nums_reg[7]_i_7_n_0
    SLICE_X59Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     9.809 r  t1/key_de/nums_reg[7]_i_4/O
                         net (fo=2, routed)           0.741    10.550    t1/key_de/nums_reg[7]_i_4_n_0
    SLICE_X57Y61         LUT5 (Prop_lut5_I3_O)        0.316    10.866 r  t1/key_de/nums[7]_i_1/O
                         net (fo=8, routed)           0.699    11.565    t1/nums
    SLICE_X57Y57         FDRE                                         r  t1/nums_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.442    14.783    t1/clk_IBUF_BUFG
    SLICE_X57Y57         FDRE                                         r  t1/nums_reg[3]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X57Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.801    t1/nums_reg[3]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 t1/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/nums_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 1.903ns (29.209%)  route 4.612ns (70.791%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.542     5.063    t1/key_de/clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  t1/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  t1/key_de/key_reg[1]/Q
                         net (fo=171, routed)         2.514     8.033    t1/key_de/last_change[1]
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.157 r  t1/key_de/nums[7]_i_193/O
                         net (fo=1, routed)           0.000     8.157    t1/key_de/nums[7]_i_193_n_0
    SLICE_X59Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     8.395 r  t1/key_de/nums_reg[7]_i_89/O
                         net (fo=1, routed)           0.000     8.395    t1/key_de/nums_reg[7]_i_89_n_0
    SLICE_X59Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     8.499 r  t1/key_de/nums_reg[7]_i_37/O
                         net (fo=1, routed)           0.645     9.144    t1/key_de/nums_reg[7]_i_37_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.316     9.460 r  t1/key_de/nums[7]_i_14/O
                         net (fo=1, routed)           0.000     9.460    t1/key_de/nums[7]_i_14_n_0
    SLICE_X59Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     9.705 r  t1/key_de/nums_reg[7]_i_7/O
                         net (fo=2, routed)           0.000     9.705    t1/key_de/nums_reg[7]_i_7_n_0
    SLICE_X59Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     9.809 r  t1/key_de/nums_reg[7]_i_4/O
                         net (fo=2, routed)           0.741    10.550    t1/key_de/nums_reg[7]_i_4_n_0
    SLICE_X57Y61         LUT5 (Prop_lut5_I3_O)        0.316    10.866 r  t1/key_de/nums[7]_i_1/O
                         net (fo=8, routed)           0.712    11.578    t1/nums
    SLICE_X56Y54         FDRE                                         r  t1/nums_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.443    14.784    t1/clk_IBUF_BUFG
    SLICE_X56Y54         FDRE                                         r  t1/nums_reg[7]/C
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y54         FDRE (Setup_fdre_C_CE)      -0.169    14.838    t1/nums_reg[7]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -11.578    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 alarm1/btSpeedGen/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm1/btSpeedGen/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 3.245ns (48.902%)  route 3.391ns (51.098%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.542     5.063    alarm1/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  alarm1/btSpeedGen/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  alarm1/btSpeedGen/count_reg[5]/Q
                         net (fo=5, routed)           1.271     6.790    alarm1/btSpeedGen/count_reg[5]
    SLICE_X55Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.914 r  alarm1/btSpeedGen/count1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.914    alarm1/btSpeedGen/count1_carry_i_6__1_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.446 r  alarm1/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.446    alarm1/btSpeedGen/count1_carry_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  alarm1/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    alarm1/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  alarm1/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    alarm1/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.831 r  alarm1/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.119     9.951    alarm1/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y76         LUT2 (Prop_lut2_I0_O)        0.329    10.280 r  alarm1/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.280    alarm1/btSpeedGen/count[0]_i_2_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  alarm1/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.681    alarm1/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  alarm1/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.795    alarm1/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  alarm1/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.909    alarm1/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.023 r  alarm1/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.023    alarm1/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.137 r  alarm1/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.137    alarm1/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.251 r  alarm1/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.251    alarm1/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.365 r  alarm1/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.365    alarm1/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.699 r  alarm1/btSpeedGen/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.699    alarm1/btSpeedGen/count_reg[28]_i_1_n_6
    SLICE_X53Y83         FDRE                                         r  alarm1/btSpeedGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.435    14.776    alarm1/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  alarm1/btSpeedGen/count_reg[29]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.062    15.075    alarm1/btSpeedGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 alarm1/btSpeedGen/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm1/btSpeedGen/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 3.224ns (48.740%)  route 3.391ns (51.260%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.542     5.063    alarm1/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  alarm1/btSpeedGen/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  alarm1/btSpeedGen/count_reg[5]/Q
                         net (fo=5, routed)           1.271     6.790    alarm1/btSpeedGen/count_reg[5]
    SLICE_X55Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.914 r  alarm1/btSpeedGen/count1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.914    alarm1/btSpeedGen/count1_carry_i_6__1_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.446 r  alarm1/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.446    alarm1/btSpeedGen/count1_carry_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  alarm1/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    alarm1/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  alarm1/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    alarm1/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.831 r  alarm1/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.119     9.951    alarm1/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y76         LUT2 (Prop_lut2_I0_O)        0.329    10.280 r  alarm1/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.280    alarm1/btSpeedGen/count[0]_i_2_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  alarm1/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.681    alarm1/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  alarm1/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.795    alarm1/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  alarm1/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.909    alarm1/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.023 r  alarm1/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.023    alarm1/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.137 r  alarm1/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.137    alarm1/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.251 r  alarm1/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.251    alarm1/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.365 r  alarm1/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.365    alarm1/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.678 r  alarm1/btSpeedGen/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.678    alarm1/btSpeedGen/count_reg[28]_i_1_n_4
    SLICE_X53Y83         FDRE                                         r  alarm1/btSpeedGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.435    14.776    alarm1/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  alarm1/btSpeedGen/count_reg[31]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.062    15.075    alarm1/btSpeedGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 alarm1/btSpeedGen/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm1/btSpeedGen/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 3.150ns (48.160%)  route 3.391ns (51.840%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.542     5.063    alarm1/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  alarm1/btSpeedGen/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  alarm1/btSpeedGen/count_reg[5]/Q
                         net (fo=5, routed)           1.271     6.790    alarm1/btSpeedGen/count_reg[5]
    SLICE_X55Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.914 r  alarm1/btSpeedGen/count1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.914    alarm1/btSpeedGen/count1_carry_i_6__1_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.446 r  alarm1/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.446    alarm1/btSpeedGen/count1_carry_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  alarm1/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    alarm1/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  alarm1/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    alarm1/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.831 r  alarm1/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.119     9.951    alarm1/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y76         LUT2 (Prop_lut2_I0_O)        0.329    10.280 r  alarm1/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.280    alarm1/btSpeedGen/count[0]_i_2_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  alarm1/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.681    alarm1/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  alarm1/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.795    alarm1/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  alarm1/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.909    alarm1/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.023 r  alarm1/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.023    alarm1/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.137 r  alarm1/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.137    alarm1/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.251 r  alarm1/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.251    alarm1/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.365 r  alarm1/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.365    alarm1/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.604 r  alarm1/btSpeedGen/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.604    alarm1/btSpeedGen/count_reg[28]_i_1_n_5
    SLICE_X53Y83         FDRE                                         r  alarm1/btSpeedGen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.435    14.776    alarm1/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  alarm1/btSpeedGen/count_reg[30]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.062    15.075    alarm1/btSpeedGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 alarm1/btSpeedGen/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm1/btSpeedGen/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 3.134ns (48.033%)  route 3.391ns (51.967%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.542     5.063    alarm1/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  alarm1/btSpeedGen/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  alarm1/btSpeedGen/count_reg[5]/Q
                         net (fo=5, routed)           1.271     6.790    alarm1/btSpeedGen/count_reg[5]
    SLICE_X55Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.914 r  alarm1/btSpeedGen/count1_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.914    alarm1/btSpeedGen/count1_carry_i_6__1_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.446 r  alarm1/btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.446    alarm1/btSpeedGen/count1_carry_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  alarm1/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    alarm1/btSpeedGen/count1_carry__0_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  alarm1/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    alarm1/btSpeedGen/count1_carry__1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.831 r  alarm1/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          2.119     9.951    alarm1/btSpeedGen/count1_carry__2_n_2
    SLICE_X53Y76         LUT2 (Prop_lut2_I0_O)        0.329    10.280 r  alarm1/btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.280    alarm1/btSpeedGen/count[0]_i_2_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.681 r  alarm1/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.681    alarm1/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  alarm1/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.795    alarm1/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.909 r  alarm1/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.909    alarm1/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.023 r  alarm1/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.023    alarm1/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.137 r  alarm1/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.137    alarm1/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.251 r  alarm1/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.251    alarm1/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.365 r  alarm1/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.365    alarm1/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.588 r  alarm1/btSpeedGen/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.588    alarm1/btSpeedGen/count_reg[28]_i_1_n_7
    SLICE_X53Y83         FDRE                                         r  alarm1/btSpeedGen/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.435    14.776    alarm1/btSpeedGen/clk_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  alarm1/btSpeedGen/count_reg[28]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.062    15.075    alarm1/btSpeedGen/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  3.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 alarm1/toneGen/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm1/toneGen/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.565     1.448    alarm1/toneGen/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  alarm1/toneGen/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  alarm1/toneGen/count_reg[27]/Q
                         net (fo=4, routed)           0.149     1.762    alarm1/toneGen/count_reg[27]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  alarm1/toneGen/count[24]_i_2__0/O
                         net (fo=1, routed)           0.000     1.807    alarm1/toneGen/count[24]_i_2__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.916 r  alarm1/toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.916    alarm1/toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.969 r  alarm1/toneGen/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.969    alarm1/toneGen/count_reg[28]_i_1__0_n_7
    SLICE_X52Y100        FDRE                                         r  alarm1/toneGen/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.920     2.048    alarm1/toneGen/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  alarm1/toneGen/count_reg[28]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    alarm1/toneGen/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 alarm1/toneGen/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm1/toneGen/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.565     1.448    alarm1/toneGen/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  alarm1/toneGen/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  alarm1/toneGen/count_reg[27]/Q
                         net (fo=4, routed)           0.149     1.762    alarm1/toneGen/count_reg[27]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  alarm1/toneGen/count[24]_i_2__0/O
                         net (fo=1, routed)           0.000     1.807    alarm1/toneGen/count[24]_i_2__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.916 r  alarm1/toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.916    alarm1/toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.982 r  alarm1/toneGen/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.982    alarm1/toneGen/count_reg[28]_i_1__0_n_5
    SLICE_X52Y100        FDRE                                         r  alarm1/toneGen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.920     2.048    alarm1/toneGen/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  alarm1/toneGen/count_reg[30]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    alarm1/toneGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 alarm1/toneGen/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm1/toneGen/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.565     1.448    alarm1/toneGen/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  alarm1/toneGen/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  alarm1/toneGen/count_reg[27]/Q
                         net (fo=4, routed)           0.149     1.762    alarm1/toneGen/count_reg[27]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  alarm1/toneGen/count[24]_i_2__0/O
                         net (fo=1, routed)           0.000     1.807    alarm1/toneGen/count[24]_i_2__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.916 r  alarm1/toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.916    alarm1/toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.005 r  alarm1/toneGen/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.005    alarm1/toneGen/count_reg[28]_i_1__0_n_6
    SLICE_X52Y100        FDRE                                         r  alarm1/toneGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.920     2.048    alarm1/toneGen/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  alarm1/toneGen/count_reg[29]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    alarm1/toneGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 alarm1/toneGen/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm1/toneGen/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.167%)  route 0.150ns (26.833%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.565     1.448    alarm1/toneGen/clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  alarm1/toneGen/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  alarm1/toneGen/count_reg[27]/Q
                         net (fo=4, routed)           0.149     1.762    alarm1/toneGen/count_reg[27]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  alarm1/toneGen/count[24]_i_2__0/O
                         net (fo=1, routed)           0.000     1.807    alarm1/toneGen/count[24]_i_2__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.916 r  alarm1/toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.916    alarm1/toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.007 r  alarm1/toneGen/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.007    alarm1/toneGen/count_reg[28]_i_1__0_n_4
    SLICE_X52Y100        FDRE                                         r  alarm1/toneGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.920     2.048    alarm1/toneGen/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  alarm1/toneGen/count_reg[31]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    alarm1/toneGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 t1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.467ns (24.196%)  route 1.463ns (75.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.335     2.723    t1/clk_1sec_produce/clk_IBUF
    SLICE_X61Y53         LUT5 (Prop_lut5_I4_O)        0.100     2.823 r  t1/clk_1sec_produce/BCD0[3]_i_3/O
                         net (fo=17, routed)          0.667     3.490    t1/clk_
    SLICE_X57Y52         FDRE                                         r  t1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.367     3.857 r  t1/state_reg[0]/Q
                         net (fo=9, routed)           1.463     5.320    t1/state[0]
    SLICE_X50Y53         LUT6 (Prop_lut6_I1_O)        0.100     5.420 r  t1/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.420    t1_n_1
    SLICE_X50Y53         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X50Y53         FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.070     5.010    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.333     5.343    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.343    
                         arrival time                           5.420    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 t1/c0/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/c0/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.595     1.478    t1/c0/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  t1/c0/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  t1/c0/num_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    t1/c0/num_reg_n_0_[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  t1/c0/num_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.888    t1/c0/num_reg[8]_i_1__1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.942 r  t1/c0/num_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.942    t1/c0/num_reg[12]_i_1__1_n_7
    SLICE_X61Y50         FDRE                                         r  t1/c0/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.863     1.990    t1/c0/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  t1/c0/num_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    t1/c0/num_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line48/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.564     1.447    nolabel_line48/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  nolabel_line48/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line48/count_reg[3]/Q
                         net (fo=3, routed)           0.149     1.760    nolabel_line48/count_reg[3]
    SLICE_X30Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  nolabel_line48/count[0]_i_2__1/O
                         net (fo=1, routed)           0.000     1.805    nolabel_line48/count[0]_i_2__1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  nolabel_line48/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.915    nolabel_line48/count_reg[0]_i_1__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.968 r  nolabel_line48/count_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.968    nolabel_line48/count_reg[4]_i_1__1_n_7
    SLICE_X30Y50         FDRE                                         r  nolabel_line48/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.830     1.958    nolabel_line48/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  nolabel_line48/count_reg[4]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line48/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 nolabel_line48/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.564     1.447    nolabel_line48/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  nolabel_line48/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line48/count_reg[3]/Q
                         net (fo=3, routed)           0.149     1.760    nolabel_line48/count_reg[3]
    SLICE_X30Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  nolabel_line48/count[0]_i_2__1/O
                         net (fo=1, routed)           0.000     1.805    nolabel_line48/count[0]_i_2__1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  nolabel_line48/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.915    nolabel_line48/count_reg[0]_i_1__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.981 r  nolabel_line48/count_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.981    nolabel_line48/count_reg[4]_i_1__1_n_5
    SLICE_X30Y50         FDRE                                         r  nolabel_line48/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.830     1.958    nolabel_line48/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  nolabel_line48/count_reg[6]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line48/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line48/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.079%)  route 0.150ns (26.921%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.564     1.447    nolabel_line48/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  nolabel_line48/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line48/count_reg[3]/Q
                         net (fo=3, routed)           0.149     1.760    nolabel_line48/count_reg[3]
    SLICE_X30Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  nolabel_line48/count[0]_i_2__1/O
                         net (fo=1, routed)           0.000     1.805    nolabel_line48/count[0]_i_2__1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  nolabel_line48/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.915    nolabel_line48/count_reg[0]_i_1__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.004 r  nolabel_line48/count_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.004    nolabel_line48/count_reg[4]_i_1__1_n_6
    SLICE_X30Y50         FDRE                                         r  nolabel_line48/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.830     1.958    nolabel_line48/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  nolabel_line48/count_reg[5]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line48/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line48/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line48/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.175%)  route 0.150ns (26.825%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.564     1.447    nolabel_line48/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  nolabel_line48/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line48/count_reg[3]/Q
                         net (fo=3, routed)           0.149     1.760    nolabel_line48/count_reg[3]
    SLICE_X30Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  nolabel_line48/count[0]_i_2__1/O
                         net (fo=1, routed)           0.000     1.805    nolabel_line48/count[0]_i_2__1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.914 r  nolabel_line48/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.915    nolabel_line48/count_reg[0]_i_1__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.006 r  nolabel_line48/count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.006    nolabel_line48/count_reg[4]_i_1__1_n_4
    SLICE_X30Y50         FDRE                                         r  nolabel_line48/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=848, routed)         0.830     1.958    nolabel_line48/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  nolabel_line48/count_reg[7]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line48/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y76   alarm1/btSpeedGen/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y78   alarm1/btSpeedGen/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y78   alarm1/btSpeedGen/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y79   alarm1/btSpeedGen/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y79   alarm1/btSpeedGen/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y79   alarm1/btSpeedGen/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y79   alarm1/btSpeedGen/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y80   alarm1/btSpeedGen/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98   alarm1/toneGen/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   nolabel_line48/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   nolabel_line48/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   nolabel_line48/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   nolabel_line48/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y51   t1/BCD3_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51   t1/BCD3_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51   t1/BCD3_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51   t1/BCD3_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y78   t1/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y78   t1/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   alarm1/btSpeedGen/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   alarm1/btSpeedGen/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y79   alarm1/btSpeedGen/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y79   alarm1/btSpeedGen/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y79   alarm1/btSpeedGen/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y79   alarm1/btSpeedGen/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y80   alarm1/btSpeedGen/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y80   alarm1/btSpeedGen/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y80   alarm1/btSpeedGen/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y80   alarm1/btSpeedGen/count_reg[19]/C



