Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2_AR72614 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jul  4 19:38:30 2022
| Host         : chiro-pc running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_sender_wrapper_timing_summary_routed.rpt -pb design_sender_wrapper_timing_summary_routed.pb -rpx design_sender_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_sender_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.503        0.000                      0                  105        0.172        0.000                      0                  105        3.667        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_50M                                 {0.000 10.000}       20.000          50.000          
  clk_out1_design_sender_clk_wiz_0_0_1  {0.000 4.167}        8.333           120.000         
  clkfbout_design_sender_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_design_sender_clk_wiz_0_0_1        4.503        0.000                      0                  105        0.172        0.000                      0                  105        3.667        0.000                       0                    49  
  clkfbout_design_sender_clk_wiz_0_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_sender_clk_wiz_0_0_1
  To Clock:  clk_out1_design_sender_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.716ns (23.079%)  route 2.386ns (76.921%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 7.346 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    -0.522    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.379    -0.143 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/Q
                         net (fo=9, routed)           0.835     0.692    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[0]
    SLICE_X111Y72        LUT6 (Prop_lut6_I1_O)        0.105     0.797 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5/O
                         net (fo=1, routed)           0.436     1.233    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5_n_0
    SLICE_X113Y72        LUT5 (Prop_lut5_I3_O)        0.105     1.338 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=12, routed)          0.494     1.833    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X112Y71        LUT3 (Prop_lut3_I0_O)        0.127     1.960 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.621     2.580    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X108Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.405     7.346    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/C
                         clock pessimism              0.406     7.752    
                         clock uncertainty           -0.083     7.669    
    SLICE_X108Y68        FDRE (Setup_fdre_C_R)       -0.586     7.083    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.716ns (23.079%)  route 2.386ns (76.921%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 7.346 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    -0.522    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.379    -0.143 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/Q
                         net (fo=9, routed)           0.835     0.692    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[0]
    SLICE_X111Y72        LUT6 (Prop_lut6_I1_O)        0.105     0.797 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5/O
                         net (fo=1, routed)           0.436     1.233    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5_n_0
    SLICE_X113Y72        LUT5 (Prop_lut5_I3_O)        0.105     1.338 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=12, routed)          0.494     1.833    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X112Y71        LUT3 (Prop_lut3_I0_O)        0.127     1.960 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.621     2.580    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X108Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.405     7.346    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/C
                         clock pessimism              0.406     7.752    
                         clock uncertainty           -0.083     7.669    
    SLICE_X108Y68        FDRE (Setup_fdre_C_R)       -0.586     7.083    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.716ns (23.079%)  route 2.386ns (76.921%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 7.346 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    -0.522    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.379    -0.143 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/Q
                         net (fo=9, routed)           0.835     0.692    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[0]
    SLICE_X111Y72        LUT6 (Prop_lut6_I1_O)        0.105     0.797 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5/O
                         net (fo=1, routed)           0.436     1.233    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5_n_0
    SLICE_X113Y72        LUT5 (Prop_lut5_I3_O)        0.105     1.338 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=12, routed)          0.494     1.833    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X112Y71        LUT3 (Prop_lut3_I0_O)        0.127     1.960 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.621     2.580    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X108Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.405     7.346    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/C
                         clock pessimism              0.406     7.752    
                         clock uncertainty           -0.083     7.669    
    SLICE_X108Y68        FDRE (Setup_fdre_C_R)       -0.586     7.083    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.716ns (22.972%)  route 2.401ns (77.028%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 7.346 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    -0.522    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.379    -0.143 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/Q
                         net (fo=9, routed)           0.835     0.692    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[0]
    SLICE_X111Y72        LUT6 (Prop_lut6_I1_O)        0.105     0.797 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5/O
                         net (fo=1, routed)           0.436     1.233    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5_n_0
    SLICE_X113Y72        LUT5 (Prop_lut5_I3_O)        0.105     1.338 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=12, routed)          0.494     1.833    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X112Y71        LUT3 (Prop_lut3_I0_O)        0.127     1.960 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.635     2.595    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X106Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.405     7.346    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
                         clock pessimism              0.406     7.752    
                         clock uncertainty           -0.083     7.669    
    SLICE_X106Y68        FDRE (Setup_fdre_C_R)       -0.515     7.154    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -2.595    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.716ns (22.972%)  route 2.401ns (77.028%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 7.346 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    -0.522    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.379    -0.143 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/Q
                         net (fo=9, routed)           0.835     0.692    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[0]
    SLICE_X111Y72        LUT6 (Prop_lut6_I1_O)        0.105     0.797 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5/O
                         net (fo=1, routed)           0.436     1.233    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5_n_0
    SLICE_X113Y72        LUT5 (Prop_lut5_I3_O)        0.105     1.338 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=12, routed)          0.494     1.833    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X112Y71        LUT3 (Prop_lut3_I0_O)        0.127     1.960 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.635     2.595    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X106Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.405     7.346    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]/C
                         clock pessimism              0.406     7.752    
                         clock uncertainty           -0.083     7.669    
    SLICE_X106Y68        FDRE (Setup_fdre_C_R)       -0.515     7.154    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -2.595    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.716ns (22.999%)  route 2.397ns (77.001%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 7.346 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    -0.522    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.379    -0.143 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/Q
                         net (fo=9, routed)           0.835     0.692    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[0]
    SLICE_X111Y72        LUT6 (Prop_lut6_I1_O)        0.105     0.797 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5/O
                         net (fo=1, routed)           0.436     1.233    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5_n_0
    SLICE_X113Y72        LUT5 (Prop_lut5_I3_O)        0.105     1.338 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=12, routed)          0.494     1.833    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X112Y71        LUT3 (Prop_lut3_I0_O)        0.127     1.960 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.631     2.591    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X107Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.405     7.346    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/C
                         clock pessimism              0.406     7.752    
                         clock uncertainty           -0.083     7.669    
    SLICE_X107Y68        FDRE (Setup_fdre_C_R)       -0.515     7.154    design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.716ns (22.999%)  route 2.397ns (77.001%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 7.346 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    -0.522    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.379    -0.143 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/Q
                         net (fo=9, routed)           0.835     0.692    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[0]
    SLICE_X111Y72        LUT6 (Prop_lut6_I1_O)        0.105     0.797 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5/O
                         net (fo=1, routed)           0.436     1.233    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5_n_0
    SLICE_X113Y72        LUT5 (Prop_lut5_I3_O)        0.105     1.338 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=12, routed)          0.494     1.833    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X112Y71        LUT3 (Prop_lut3_I0_O)        0.127     1.960 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.631     2.591    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X107Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.405     7.346    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]/C
                         clock pessimism              0.406     7.752    
                         clock uncertainty           -0.083     7.669    
    SLICE_X107Y68        FDRE (Setup_fdre_C_R)       -0.515     7.154    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.716ns (22.999%)  route 2.397ns (77.001%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 7.346 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    -0.522    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.379    -0.143 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/Q
                         net (fo=9, routed)           0.835     0.692    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[0]
    SLICE_X111Y72        LUT6 (Prop_lut6_I1_O)        0.105     0.797 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5/O
                         net (fo=1, routed)           0.436     1.233    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5_n_0
    SLICE_X113Y72        LUT5 (Prop_lut5_I3_O)        0.105     1.338 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=12, routed)          0.494     1.833    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X112Y71        LUT3 (Prop_lut3_I0_O)        0.127     1.960 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.631     2.591    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X107Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.405     7.346    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/C
                         clock pessimism              0.406     7.752    
                         clock uncertainty           -0.083     7.669    
    SLICE_X107Y68        FDRE (Setup_fdre_C_R)       -0.515     7.154    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.716ns (22.999%)  route 2.397ns (77.001%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 7.346 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.560    -0.522    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.379    -0.143 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/Q
                         net (fo=9, routed)           0.835     0.692    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[0]
    SLICE_X111Y72        LUT6 (Prop_lut6_I1_O)        0.105     0.797 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5/O
                         net (fo=1, routed)           0.436     1.233    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_5_n_0
    SLICE_X113Y72        LUT5 (Prop_lut5_I3_O)        0.105     1.338 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=12, routed)          0.494     1.833    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X112Y71        LUT3 (Prop_lut3_I0_O)        0.127     1.960 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.631     2.591    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X107Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.405     7.346    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/C
                         clock pessimism              0.406     7.752    
                         clock uncertainty           -0.083     7.669    
    SLICE_X107Y68        FDRE (Setup_fdre_C_R)       -0.515     7.154    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.883ns (30.413%)  route 2.020ns (69.587%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 7.346 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.563    -0.519    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X113Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.379    -0.140 r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/Q
                         net (fo=4, routed)           0.711     0.571    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg_n_0_[4]
    SLICE_X113Y70        LUT3 (Prop_lut3_I2_O)        0.105     0.676 f  design_sender_i/SenderWrapper_0/inst/sender/cnt[6]_i_3/O
                         net (fo=3, routed)           0.549     1.226    design_sender_i/SenderWrapper_0/inst/sender/cnt[6]_i_3_n_0
    SLICE_X112Y70        LUT5 (Prop_lut5_I1_O)        0.116     1.342 f  design_sender_i/SenderWrapper_0/inst/sender/cnt[4]_i_2/O
                         net (fo=4, routed)           0.349     1.690    design_sender_i/SenderWrapper_0/inst/sender/cnt[4]_i_2_n_0
    SLICE_X111Y69        LUT3 (Prop_lut3_I2_O)        0.283     1.973 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_2/O
                         net (fo=9, routed)           0.411     2.384    design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte0
    SLICE_X107Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.405     7.346    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/C
                         clock pessimism              0.406     7.752    
                         clock uncertainty           -0.083     7.669    
    SLICE_X107Y68        FDRE (Setup_fdre_C_CE)      -0.168     7.501    design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg
  -------------------------------------------------------------------
                         required time                          7.501    
                         arrival time                          -2.384    
  -------------------------------------------------------------------
                         slack                                  5.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.999%)  route 0.119ns (39.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.627    -0.581    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X113Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/Q
                         net (fo=8, routed)           0.119    -0.321    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg_n_0_[2]
    SLICE_X112Y70        LUT4 (Prop_lut4_I1_O)        0.045    -0.276 r  design_sender_i/SenderWrapper_0/inst/sender/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.276    design_sender_i/SenderWrapper_0/inst/sender/cnt[5]
    SLICE_X112Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.897    -0.818    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X112Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.120    -0.448    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.209%)  route 0.123ns (39.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.627    -0.581    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X113Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/Q
                         net (fo=8, routed)           0.123    -0.317    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg_n_0_[2]
    SLICE_X112Y70        LUT5 (Prop_lut5_I0_O)        0.045    -0.272 r  design_sender_i/SenderWrapper_0/inst/sender/cnt[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.272    design_sender_i/SenderWrapper_0/inst/sender/cnt[6]
    SLICE_X112Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.897    -0.818    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X112Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.121    -0.447    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.187%)  route 0.145ns (43.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.629    -0.579    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X109Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/Q
                         net (fo=15, routed)          0.145    -0.292    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg_n_0_[1]
    SLICE_X108Y67        LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[4]
    SLICE_X108Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.897    -0.818    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X108Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[4]/C
                         clock pessimism              0.253    -0.566    
    SLICE_X108Y67        FDRE (Hold_fdre_C_D)         0.121    -0.445    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.246ns (72.337%)  route 0.094ns (27.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.628    -0.580    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.148    -0.432 r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/Q
                         net (fo=6, routed)           0.094    -0.337    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]
    SLICE_X108Y68        LUT6 (Prop_lut6_I4_O)        0.098    -0.239 r  design_sender_i/SenderWrapper_0/inst/sender/jump[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_sender_i/SenderWrapper_0/inst/sender/_jump_T_1[5]
    SLICE_X108Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.896    -0.819    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/C
                         clock pessimism              0.240    -0.580    
    SLICE_X108Y68        FDRE (Hold_fdre_C_D)         0.121    -0.459    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.523%)  route 0.125ns (37.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.628    -0.580    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/Q
                         net (fo=7, routed)           0.125    -0.290    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]
    SLICE_X107Y68        LUT5 (Prop_lut5_I3_O)        0.045    -0.245 r  design_sender_i/SenderWrapper_0/inst/sender/jump[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_sender_i/SenderWrapper_0/inst/sender/_jump_T_1[6]
    SLICE_X107Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.896    -0.819    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y68        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/C
                         clock pessimism              0.254    -0.566    
    SLICE_X107Y68        FDRE (Hold_fdre_C_D)         0.092    -0.474    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.477%)  route 0.166ns (47.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.631    -0.577    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X109Y64        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[6]/Q
                         net (fo=5, routed)           0.166    -0.270    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg_n_0_[6]
    SLICE_X109Y64        LUT4 (Prop_lut4_I2_O)        0.042    -0.228 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt[7]
    SLICE_X109Y64        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.900    -0.815    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X109Y64        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[7]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X109Y64        FDRE (Hold_fdre_C_D)         0.107    -0.470    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.898%)  route 0.177ns (49.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.631    -0.577    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X110Y66        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[6]/Q
                         net (fo=3, routed)           0.177    -0.259    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg_n_0_[6]
    SLICE_X110Y66        LUT4 (Prop_lut4_I1_O)        0.042    -0.217 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[7]
    SLICE_X110Y66        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.901    -0.814    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X110Y66        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[7]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X110Y66        FDRE (Hold_fdre_C_D)         0.107    -0.470    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.626    -0.582    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/Q
                         net (fo=9, routed)           0.177    -0.263    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[0]
    SLICE_X111Y72        LUT3 (Prop_lut3_I2_O)        0.042    -0.221 r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_0[1]
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.895    -0.820    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X111Y72        FDRE (Hold_fdre_C_D)         0.107    -0.475    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.526%)  route 0.161ns (46.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.627    -0.581    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X113Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/Q
                         net (fo=4, routed)           0.161    -0.278    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg_n_0_[4]
    SLICE_X113Y70        LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  design_sender_i/SenderWrapper_0/inst/sender/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.233    design_sender_i/SenderWrapper_0/inst/sender/cnt[4]
    SLICE_X113Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.897    -0.818    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X113Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.092    -0.489    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.226ns (64.885%)  route 0.122ns (35.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.626    -0.582    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/Q
                         net (fo=6, routed)           0.122    -0.331    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[3]
    SLICE_X111Y72        LUT6 (Prop_lut6_I4_O)        0.098    -0.233 r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_0[4]
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.895    -0.820    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[4]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X111Y72        FDRE (Hold_fdre_C_D)         0.092    -0.490    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_sender_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.333       6.741      BUFGCTRL_X0Y16   design_sender_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X113Y71    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X113Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X113Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X113Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X113Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X109Y66    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X113Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X113Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X113Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X113Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y67    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X108Y67    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X108Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X108Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y67    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X108Y67    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X108Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X108Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y64    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y64    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X108Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X111Y72    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X111Y72    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X111Y72    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_sender_clk_wiz_0_0_1
  To Clock:  clkfbout_design_sender_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_sender_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   design_sender_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



