{'q': {'CDeps': [[]],
       'CLines': [[]],
       'Clocked': False,
       'DDeps': [['r_reg'], ['r_reg']],
       'DLines': ['16:D', '31:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f16eaf4ee90>,
                       <pyverilog.vparser.ast.Assign object at 0x7f16eb260450>]},
 'r_next': {'CDeps': [[], []],
            'CLines': [[], []],
            'Clocked': False,
            'DDeps': [['r_reg', 'feedback_value'],
                      ['r_reg', 'feedback_value'],
                      ['r_reg']],
            'DLines': ['15:D', '17:D', '32:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f16eafa33d0>,
                            <pyverilog.vparser.ast.Assign object at 0x7f16eafb1650>,
                            <pyverilog.vparser.ast.Assign object at 0x7f16eb260890>]},
 'r_reg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
           'CLines': [[None, None, '21:C'], [None, None, '21:C']],
           'Clocked': True,
           'DDeps': [[], ['r_next']],
           'DLines': ['23:D', '27:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f16eafa6090>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f16eb31ee50>]}}
