// Seed: 1898580622
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input wor id_3,
    output tri0 id_4,
    output tri1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    output uwire id_8,
    output tri0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input tri1 id_12,
    output uwire id_13,
    input wire id_14,
    input supply1 id_15,
    output tri0 id_16,
    output tri0 id_17,
    input wire id_18
);
  logic id_20;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_0 #(
    parameter id_3 = 32'd44,
    parameter id_4 = 32'd87,
    parameter id_6 = 32'd4
) (
    output wire id_0,
    output wand id_1,
    output wand id_2,
    input tri0 _id_3,
    output uwire _id_4,
    input supply0 id_5,
    input wand _id_6,
    input tri0 id_7,
    input uwire module_1,
    output tri0 id_9,
    input tri0 id_10,
    input tri id_11,
    input supply0 id_12,
    input tri1 id_13
);
  logic [-1 : id_4] id_15;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_5,
      id_5,
      id_9,
      id_1,
      id_2,
      id_7,
      id_0,
      id_2,
      id_1,
      id_7,
      id_13,
      id_0,
      id_13,
      id_13,
      id_9,
      id_0,
      id_13
  );
  wire id_16[id_6  -  id_3 : -1 'd0];
  generate
    assign id_0 = -1'b0;
    wire id_17;
  endgenerate
endmodule
