<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cpu</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_cpu'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cpu')">cpu</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td></tr><tr>
<td class="s1 cl rt"> 19.46</td>
<td class="s2 cl rt"><a href="mod13.html#Line" > 20.16</a></td>
<td class="s1 cl rt"><a href="mod13.html#Cond" > 18.75</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///home/disk/uvm_diag/generated_tb/sim/../dut/cpu.sv" >/home/disk/uvm_diag/generated_tb/sim/../dut/cpu.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod13.html#inst_tag_13"  onclick="showContent('inst_tag_13')">top_tb.th.uut.dut_top_inst.cpu_inst</a></td>
<td class="s1 cl rt"> 19.46</td>
<td class="s2 cl rt"><a href="mod13.html#Line" > 20.16</a></td>
<td class="s1 cl rt"><a href="mod13.html#Cond" > 18.75</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_cpu'>
<hr>
<a name="inst_tag_13"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_13" >top_tb.th.uut.dut_top_inst.cpu_inst</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td></tr><tr>
<td class="s1 cl rt"> 19.46</td>
<td class="s2 cl rt"><a href="mod13.html#Line" > 20.16</a></td>
<td class="s1 cl rt"><a href="mod13.html#Cond" > 18.75</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td></tr><tr>
<td class="s4 cl rt"> 49.24</td>
<td class="s2 cl rt"> 26.54</td>
<td class="s7 cl rt"> 71.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td><td class="alfsrt">NAME</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod6.html#inst_tag_6" >dut_top_inst</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod9.html#inst_tag_9" id="tag_urg_inst_9">instruction</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.87</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod7.html#inst_tag_7" id="tag_urg_inst_7">umem_inst</a></td>
<td class="s4 cl rt"> 46.43</td>
<td class="s4 cl rt"> 42.86</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cpu'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod13.html" >cpu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>124</td><td>25</td><td>20.16</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>40</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>61</td><td>43</td><td>4</td><td>9.30</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>113</td><td>63</td><td>8</td><td>12.70</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>301</td><td>8</td><td>8</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39                        always @(posedge clk) begin
40         1/1              if(!nreset) begin
41                            //pc &lt;= 0;
42                          end
43                          else begin
44         1/1                if(instruction.name == JAL)
45         <font color = "red">0/1     ==>          pc &lt;= pc + jump;</font>
46         1/1                else if (instruction.name == JALR)
47         <font color = "red">0/1     ==>          pc &lt;= jump;</font>
48         1/1                else if (on_branch_instruction) begin
49         <font color = "red">0/1     ==>          if (take_branch)</font>
50         <font color = "red">0/1     ==>            pc &lt;= jump;</font>
51                              else
52         <font color = "red">0/1     ==>            pc &lt;= pc + 4;</font>
53                            end
54                            else
55         1/1                  pc &lt;= pc + 4;
56                          end
57                        end
58                        
59                        
60                        always_comb begin
61         1/1              casex ({instruction.aluc, instruction.funct3, instruction.opcode})
62         <font color = "red">0/1     ==>        11'bxxxx0110111: instruction.name = LUI;</font>
63         <font color = "red">0/1     ==>        11'bxxxx0010111: instruction.name = AUIPC;</font>
64         <font color = "red">0/1     ==>        11'bxxxx1101111: instruction.name = JAL;</font>
65         <font color = "red">0/1     ==>        11'bx0001100111: instruction.name = JALR;</font>
66         <font color = "red">0/1     ==>        11'bx0001100011: instruction.name = BEQ;</font>
67         <font color = "red">0/1     ==>        11'bx0011100011: instruction.name = BNE;</font>
68         <font color = "red">0/1     ==>        11'bx1001100011: instruction.name = BLT;</font>
69         <font color = "red">0/1     ==>        11'bx1011100011: instruction.name = BGE;</font>
70         <font color = "red">0/1     ==>        11'bx1101100011: instruction.name = BLTU;</font>
71         <font color = "red">0/1     ==>        11'bx1111100011: instruction.name = BGEU;</font>
72         <font color = "red">0/1     ==>        11'bx0000000011: instruction.name = LB;</font>
73         <font color = "red">0/1     ==>        11'bx0010000011: instruction.name = LH;</font>
74         1/1                11'bx0100000011: instruction.name = LW;
75         <font color = "red">0/1     ==>        11'bx1000000011: instruction.name = LBU;</font>
76         <font color = "red">0/1     ==>        11'bx1010000011: instruction.name = LHU;</font>
77         <font color = "red">0/1     ==>        11'bx0000100011: instruction.name = SB;</font>
78         <font color = "red">0/1     ==>        11'bx0010100011: instruction.name = SH;</font>
79         <font color = "red">0/1     ==>        11'bx0100100011: instruction.name = SW;</font>
80         1/1                11'bx0000010011: instruction.name = ADDI;
81         <font color = "red">0/1     ==>        11'bx0100010011: instruction.name = SLTI;</font>
82         <font color = "red">0/1     ==>        11'bx0110010011: instruction.name = SLTIU;</font>
83         <font color = "red">0/1     ==>        11'bx1000010011: instruction.name = XORI;</font>
84         <font color = "red">0/1     ==>        11'bx1100010011: instruction.name = ORI;</font>
85         <font color = "red">0/1     ==>        11'bx1110010011: instruction.name = ANDI;</font>
86         <font color = "red">0/1     ==>        11'b00010010011: instruction.name = SLLI;</font>
87         <font color = "red">0/1     ==>        11'b01010010011: instruction.name = SRLI;</font>
88         <font color = "red">0/1     ==>        11'b11010010011: instruction.name = SRAI;</font>
89         <font color = "red">0/1     ==>        11'b00000110011: instruction.name = ADD;</font>
90         <font color = "red">0/1     ==>        11'b10000110011: instruction.name = SUB;</font>
91         <font color = "red">0/1     ==>        11'b00010110011: instruction.name = SLL;</font>
92         <font color = "red">0/1     ==>        11'b00100110011: instruction.name = SLT;</font>
93         <font color = "red">0/1     ==>        11'b00110110011: instruction.name = SLTU;</font>
94         <font color = "red">0/1     ==>        11'b01000110011: instruction.name = XOR;</font>
95         <font color = "red">0/1     ==>        11'b01010110011: instruction.name = SRL;</font>
96         <font color = "red">0/1     ==>        11'b11010110011: instruction.name = SRA;</font>
97         <font color = "red">0/1     ==>        11'b01100110011: instruction.name = OR;</font>
98         <font color = "red">0/1     ==>        11'b01110110011: instruction.name = AND;</font>
99         <font color = "red">0/1     ==>        11'bx0000001111: instruction.name = FENCE;</font>
100                           11'b00001110011: 
101        <font color = "red">0/1     ==>          if(instruction.ebit == 1'b1)</font>
102        <font color = "red">0/1     ==>            instruction.name = EBREAK;</font>
103                             else
104        <font color = "red">0/1     ==>            instruction.name = ECALL;</font>
105        1/1                default: instruction.name = NOP;
106                         endcase
107                       end
108                       
109                       logic[31:0] rdbuffer;
110                       logic[31:0] gbuf; // general buffer since select-of-concatenate not supported in vcs2016
111                       
112                     	always_comb begin
113        1/1          		if(!mif.nreset) begin
114        1/1          			mif.mem_addr = 0;
115        1/1          			jump = 1;
116                     		end
117                     		else begin
118        1/1          			case (instruction.name)
119                     				
120                     				LW: begin //Load 32-bit val at umem[rx[rs1] + imm] into rd
121        1/1          					mif.mem_rw = 0;
122        1/1          					mif.mem_addr = mif.rx[instruction.rs1] + `SIGN_EXTEND32(12, instruction.i_imm);
123        1/1          					rdbuffer = mif.mem_rdata;
124                     				end
125                     				
126                     				LH: begin //Load 16-bit val (sign extended to 32-bits) at umem[rx[rs1] + imm] into rd
127        <font color = "red">0/1     ==>  					mif.mem_rw = 0;</font>
128        <font color = "red">0/1     ==>  					mif.mem_addr = mif.rx[instruction.rs1] + `SIGN_EXTEND32(12, instruction.i_imm);</font>
129        <font color = "red">0/1     ==>  					rdbuffer = `SIGN_EXTEND32(16, mif.mem_rdata);</font>
130                     				end
131                     				
132                     				LHU: begin //Load 16-bit val (zero extended to 32-bits) at umem[rx[rs1] + imm] into rd
133        <font color = "red">0/1     ==>  					mif.mem_rw = 0;</font>
134        <font color = "red">0/1     ==>  					mif.mem_addr = mif.rx[instruction.rs1] + `SIGN_EXTEND32(12, instruction.i_imm);</font>
135        <font color = "red">0/1     ==>  					rdbuffer = {16'h0000, mif.mem_rdata[15:0]};</font>
136                     				end
137                     				
138                     				LB: begin //Load 8-bit val (sign extended to 32-bits) at umem[rx[rs1] + imm] into rd
139        <font color = "red">0/1     ==>  					mif.mem_rw = 0;</font>
140        <font color = "red">0/1     ==>  					mif.mem_addr = mif.rx[instruction.rs1] + `SIGN_EXTEND32(12, instruction.i_imm);</font>
141        <font color = "red">0/1     ==>  					rdbuffer = `SIGN_EXTEND32(8, mif.mem_rdata);</font>
142                     				end
143                     				
144                     				LBU: begin //Load 8-bit val (zero extended to 32-bits) at umem[rx[rs1] + imm] into rd
145        <font color = "red">0/1     ==>  					mif.mem_rw = 0;</font>
146        <font color = "red">0/1     ==>  					mif.mem_addr = mif.rx[instruction.rs1] + `SIGN_EXTEND32(12, instruction.i_imm);</font>
147        <font color = "red">0/1     ==>  					rdbuffer = {24'h000000, mif.mem_rdata[7:0]};</font>
148                     				end
149                     				
150                     				SW, SH, SB: begin //Store 32, 16 or 8 bit val from rs2 into umem[rx[rs1] + imm]
151        <font color = "red">0/1     ==>  					mif.mem_rw = 1; //umem controller uses instruction.funct3 to determine write width</font>
152        <font color = "red">0/1     ==>  					mif.mem_addr = mif.rx[instruction.rs1] + `SIGN_EXTEND32(12, instruction.s_imm);</font>
153        <font color = "red">0/1     ==>  					mif.mem_wdata = mif.rx[instruction.rs2];</font>
154                     				end
155                     				
156                     				ADDI: begin
157        1/1          					rdbuffer = mif.rx[instruction.rs1] + `SIGN_EXTEND32(12, instruction.i_imm);
158                     				end
159                     				
160                     				SLTI: begin
161        <font color = "red">0/1     ==>  					rdbuffer = ($signed(mif.rx[instruction.rs1]) &lt; $signed(`SIGN_EXTEND32(12, instruction.i_imm))) ? 32'h00000001 : 32'h00000000;</font>
162                     				end
163                     				
164                     				SLTIU: begin
165        <font color = "red">0/1     ==>  					rdbuffer = (mif.rx[instruction.rs1] &lt; `SIGN_EXTEND32(12, instruction.i_imm)) ? 32'h00000001 : 32'h00000000;</font>
166                     				end
167                     				
168                     				ANDI: begin
169        <font color = "red">0/1     ==>  					rdbuffer = mif.rx[instruction.rs1] &amp; `SIGN_EXTEND32(12, instruction.i_imm);</font>
170                     				end
171                     				
172                     				ORI: begin
173        <font color = "red">0/1     ==>  					rdbuffer = mif.rx[instruction.rs1] | `SIGN_EXTEND32(12, instruction.i_imm);</font>
174                     				end
175                     				
176                     				XORI: begin
177        <font color = "red">0/1     ==>  					rdbuffer = mif.rx[instruction.rs1] ^ `SIGN_EXTEND32(12, instruction.i_imm);</font>
178                     				end
179                     				
180                     				ADD: begin
181        <font color = "red">0/1     ==>  					rdbuffer = mif.rx[instruction.rs1] + mif.rx[instruction.rs2];</font>
182                     				end
183                     				
184                     				SUB: begin
185        <font color = "red">0/1     ==>  					rdbuffer = mif.rx[instruction.rs2] - mif.rx[instruction.rs1];</font>
186                     				end
187                     				
188                     				SLT: begin
189        <font color = "red">0/1     ==>  					rdbuffer = $signed(mif.rx[instruction.rs1]) &lt; $signed(mif.rx[instruction.rs2]) ? 32'h00000001 : 32'h00000000;</font>
190                     				end
191                     				
192                     				SLTU: begin
193        <font color = "red">0/1     ==>  					rdbuffer = (mif.rx[instruction.rs1] &lt; mif.rx[instruction.rs2]) ? 32'h00000001 : 32'h00000000;</font>
194                     				end
195                     				
196                     				AND: begin
197        <font color = "red">0/1     ==>  					rdbuffer = mif.rx[instruction.rs1] &amp; mif.rx[instruction.rs2];</font>
198                     				end
199                     				
200                     				OR: begin
201        <font color = "red">0/1     ==>  					rdbuffer = mif.rx[instruction.rs1] | mif.rx[instruction.rs2];</font>
202                     				end
203                     				
204                     				XOR: begin
205        <font color = "red">0/1     ==>  					rdbuffer = mif.rx[instruction.rs1] ^ mif.rx[instruction.rs2];</font>
206                     				end
207                     				
208                     				SLL: begin
209        <font color = "red">0/1     ==>  					gbuf = mif.rx[instruction.rs2];</font>
210        <font color = "red">0/1     ==>  					rdbuffer = mif.rx[instruction.rs1] &lt;&lt; gbuf[4:0];</font>
211                     				end
212                     					
213                     				SRL: begin
214        <font color = "red">0/1     ==>  					gbuf = mif.rx[instruction.rs2];</font>
215        <font color = "red">0/1     ==>  					rdbuffer = mif.rx[instruction.rs1] &gt;&gt; gbuf[4:0];</font>
216                     				end
217                     								
218                     				SRA: begin
219        <font color = "red">0/1     ==>  					gbuf = mif.rx[instruction.rs2];</font>
220        <font color = "red">0/1     ==>  					rdbuffer = $signed(mif.rx[instruction.rs1]) &gt;&gt;&gt; gbuf[4:0];</font>
221                     				end
222                     				
223                     				JAL: begin
224        <font color = "red">0/1     ==>  					jump = 2 * `SIGN_EXTEND32(20, instruction.j_imm);</font>
225        <font color = "red">0/1     ==>  					rdbuffer = pc + 4;</font>
226                     				end
227                     				
228                     				JALR: begin
229        <font color = "red">0/1     ==>  					gbuf = {mif.rx[instruction.rs1] + `SIGN_EXTEND32(12, instruction.i_imm)};</font>
230        <font color = "red">0/1     ==>  					jump = {gbuf[31:1], 1'b0};</font>
231        <font color = "red">0/1     ==>  					rdbuffer = pc + 4;</font>
232                     				end
233                     				
234                     				BEQ: begin
235        <font color = "red">0/1     ==>  					jump = pc + 2 * `SIGN_EXTEND32(12, instruction.b_imm);</font>
236        <font color = "red">0/1     ==>  					take_branch = (mif.rx[instruction.rs1] == mif.rx[instruction.rs2]) ? 1 : 0;</font>
237                     				end
238                     				
239                     				BNE: begin
240        <font color = "red">0/1     ==>  					jump = pc + 2 * `SIGN_EXTEND32(12, instruction.b_imm);</font>
241        <font color = "red">0/1     ==>  					take_branch = (mif.rx[instruction.rs1] != mif.rx[instruction.rs2]) ? 1 : 0;</font>
242                     				end
243                     				
244                     				BLT: begin
245        <font color = "red">0/1     ==>  					jump = pc + 2 * `SIGN_EXTEND32(12, instruction.b_imm);</font>
246        <font color = "red">0/1     ==>  					take_branch = ($signed(mif.rx[instruction.rs1]) &lt; $signed(mif.rx[instruction.rs2])) ? 1 : 0;</font>
247                     				end
248                     				
249                     				BLTU: begin
250        <font color = "red">0/1     ==>  					jump = pc + 2 * `SIGN_EXTEND32(12, instruction.b_imm);</font>
251        <font color = "red">0/1     ==>  					take_branch = (mif.rx[instruction.rs1] &lt; mif.rx[instruction.rs2]) ? 1 : 0;</font>
252                     				end
253                     				
254                     				BGE: begin
255        <font color = "red">0/1     ==>  					jump = pc + 2 * `SIGN_EXTEND32(12, instruction.b_imm);</font>
256        <font color = "red">0/1     ==>  					take_branch = ($signed(mif.rx[instruction.rs1]) &gt;= $signed(mif.rx[instruction.rs2])) ? 1 : 0;</font>
257                     				end
258                     				
259                     				BGEU: begin
260        <font color = "red">0/1     ==>  					jump = pc + 2 * `SIGN_EXTEND32(12, instruction.b_imm);</font>
261        <font color = "red">0/1     ==>  					take_branch = (mif.rx[instruction.rs1] &gt;= mif.rx[instruction.rs2]) ? 1 : 0;</font>
262                     				end
263                     				
264                     				SLLI: begin
265        <font color = "red">0/1     ==>  					rdbuffer = mif.rx[instruction.rs1] &lt;&lt; instruction.rs2;</font>
266                     				end
267                     					
268                     				SRLI: begin
269        <font color = "red">0/1     ==>  					rdbuffer = mif.rx[instruction.rs1] &gt;&gt; instruction.rs2;</font>
270                     				end
271                     					
272                     				SRAI: begin
273        <font color = "red">0/1     ==>  					rdbuffer = $signed(mif.rx[instruction.rs1]) &gt;&gt;&gt; instruction.rs2;</font>
274                     				end
275                     				
276                     				LUI: begin
277        <font color = "red">0/1     ==>  					rdbuffer = {instruction.u_imm, 12'b000000000000};</font>
278                     				end
279                     				
280                     				AUIPC: begin
281        <font color = "red">0/1     ==>  					rdbuffer = {instruction.u_imm, 12'b000000000000} + pc;</font>
282                     				end
283                     				
284                     				FENCE: begin
285                     				end
286                     					
287                     				ECALL: begin
288                     				end
289                     					
290                     				EBREAK: begin
291                     				end
292                     				
293                     				C_NOP: begin
294                     				end
                   <font color = "red">==>  MISSING_DEFAULT</font>
295                     				
296                     			endcase
297                     		end
298                     	end
299                       
300                       always @(posedge clk or negedge mif.nreset) begin
301        1/1              if(!mif.nreset) begin
302                           //mif.rx = '{default:32'h00000000};
303        1/1                mif.rx[0] = 0;
304        1/1                mif.rx[1] = 0;
305        1/1                mif.rx[2] = 4;
306        1/1                mif.rx[3] = 44;
307        1/1                mif.rx[4] = 'hfffffffe;
308                         end
309                         else begin
310        1/1                if(rd_w_en)
311        1/1                  mif.rx[instruction.rd] &lt;= rdbuffer;      
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod13.html" >cpu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>16</td><td>3</td><td>18.75</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>16</td><td>3</td><td>18.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       30
 EXPRESSION 
 Number  Term
      1  (instruction.name inside {LW, LH, LHU, LB, LBU, ADDI, SLTI, SLTIU, ANDI, ORI, XORI, ADD, SUB, SLT, SLTU, AND, OR, XOR, SLL, SRL, SRA, JAL, SLLI, SRLI, SRAI, LUI, AUIPC}) ? 1 : 0)
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       36
 EXPRESSION ((instruction.name inside {BEQ, BNE, BLT, BLTU, BGE, BGEU}) ? 1 : 0)
             -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       165
 EXPRESSION ((mif.rx[instruction.rs1] &lt; {{(32 - 12) {instruction.i_imm[(12 - 1)]}}, instruction.i_imm[(12 - 1):0]}) ? 32'b1 : 32'b0)
             ---------------------------------------------------1--------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       193
 EXPRESSION ((mif.rx[instruction.rs1] &lt; mif.rx[instruction.rs2]) ? 32'b1 : 32'b0)
             -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       236
 EXPRESSION ((mif.rx[instruction.rs1] == mif.rx[instruction.rs2]) ? 1 : 0)
             --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       241
 EXPRESSION ((mif.rx[instruction.rs1] != mif.rx[instruction.rs2]) ? 1 : 0)
             --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       251
 EXPRESSION ((mif.rx[instruction.rs1] &lt; mif.rx[instruction.rs2]) ? 1 : 0)
             -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       261
 EXPRESSION ((mif.rx[instruction.rs1] &gt;= mif.rx[instruction.rs2]) ? 1 : 0)
             --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_13">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
  </ul>
  <ul name="tag_cpu">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
