#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002db54bf55d0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v000002db54bf76e0_0 .var "clk", 0 0;
v000002db54bf7780_0 .var "exp", 0 0;
v000002db54d46ab0_0 .var "n", 0 0;
v000002db54d46b50_0 .net "out", 0 0, L_000002db54d46c90;  1 drivers
v000002db54d46bf0_0 .var "reset", 0 0;
S_000002db54bf5760 .scope module, "uut" "three" 2 7, 3 1 0, S_000002db54bf55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "bit";
    .port_info 3 /OUTPUT 1 "out";
P_000002db54d4bf30 .param/l "S0" 0 3 8, C4<00>;
P_000002db54d4bf68 .param/l "S1" 0 3 8, C4<01>;
P_000002db54d4bfa0 .param/l "S2" 0 3 8, C4<10>;
L_000002db54c54848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002db54d47160_0 .net/2u *"_ivl_0", 1 0, L_000002db54c54848;  1 drivers
v000002db54d47380_0 .net "bit", 0 0, v000002db54d46ab0_0;  1 drivers
v000002db54d4d440_0 .net "clk", 0 0, v000002db54bf76e0_0;  1 drivers
v000002db54d4a990_0 .var "n_state", 1 0;
v000002db54bf7500_0 .net "out", 0 0, L_000002db54d46c90;  alias, 1 drivers
v000002db54bf75a0_0 .net "reset", 0 0, v000002db54d46bf0_0;  1 drivers
v000002db54bf7640_0 .var "state", 1 0;
E_000002db54d4a630 .event posedge, v000002db54d4d440_0;
E_000002db54d49ff0 .event anyedge, v000002db54bf7640_0, v000002db54d47380_0;
L_000002db54d46c90 .cmp/eq 2, v000002db54bf7640_0, L_000002db54c54848;
    .scope S_000002db54bf5760;
T_0 ;
    %wait E_000002db54d49ff0;
    %load/vec4 v000002db54bf7640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002db54d4a990_0, 0, 2;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000002db54d47380_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.6, 8;
T_0.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.6, 8;
 ; End of false expr.
    %blend;
T_0.6;
    %store/vec4 v000002db54d4a990_0, 0, 2;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000002db54d47380_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %store/vec4 v000002db54d4a990_0, 0, 2;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000002db54d47380_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v000002db54d4a990_0, 0, 2;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002db54bf5760;
T_1 ;
    %wait E_000002db54d4a630;
    %load/vec4 v000002db54bf75a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002db54bf7640_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002db54d4a990_0;
    %assign/vec4 v000002db54bf7640_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002db54bf55d0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000002db54bf76e0_0;
    %inv;
    %store/vec4 v000002db54bf76e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002db54bf55d0;
T_3 ;
    %vpi_call 2 19 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002db54bf55d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002db54bf76e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002db54d46bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002db54d46ab0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002db54d46bf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002db54d46ab0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002db54d46ab0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002db54bf7780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000002db54d46b50_0;
    %load/vec4 v000002db54bf7780_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 34 "$display", "PASS: out = %b, expected = %b", v000002db54d46b50_0, v000002db54bf7780_0 {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 36 "$display", "FAIL: out = %b, expected = %b", v000002db54d46b50_0, v000002db54bf7780_0 {0 0 0};
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002db54d46bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002db54d46ab0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002db54d46bf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002db54d46ab0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002db54d46ab0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002db54d46ab0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002db54d46ab0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002db54bf7780_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000002db54d46b50_0;
    %load/vec4 v000002db54bf7780_0;
    %cmp/e;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 2 52 "$display", "PASS: out = %b, expected = %b", v000002db54d46b50_0, v000002db54bf7780_0 {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 54 "$display", "FAIL: out = %b, expected = %b", v000002db54d46b50_0, v000002db54bf7780_0 {0 0 0};
T_3.3 ;
    %delay 10, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "design.v";
