
HTU21D_f429.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e48  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  08004ff8  08004ff8  00014ff8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005384  08005384  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08005384  08005384  00015384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800538c  0800538c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800538c  0800538c  0001538c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005390  08005390  00015390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08005394  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          000001c4  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000398  20000398  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   00007ac2  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001787  00000000  00000000  00027d09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000828  00000000  00000000  00029490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000062b  00000000  00000000  00029cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002371e  00000000  00000000  0002a2e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000aa48  00000000  00000000  0004da01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d36c9  00000000  00000000  00058449  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003048  00000000  00000000  0012bb14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000053  00000000  00000000  0012eb5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004fe0 	.word	0x08004fe0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	08004fe0 	.word	0x08004fe0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b970 	b.w	8000ec0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9e08      	ldr	r6, [sp, #32]
 8000bfe:	460d      	mov	r5, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	460f      	mov	r7, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4694      	mov	ip, r2
 8000c0c:	d965      	bls.n	8000cda <__udivmoddi4+0xe2>
 8000c0e:	fab2 f382 	clz	r3, r2
 8000c12:	b143      	cbz	r3, 8000c26 <__udivmoddi4+0x2e>
 8000c14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c18:	f1c3 0220 	rsb	r2, r3, #32
 8000c1c:	409f      	lsls	r7, r3
 8000c1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c22:	4317      	orrs	r7, r2
 8000c24:	409c      	lsls	r4, r3
 8000c26:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c2a:	fa1f f58c 	uxth.w	r5, ip
 8000c2e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c32:	0c22      	lsrs	r2, r4, #16
 8000c34:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c38:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c3c:	fb01 f005 	mul.w	r0, r1, r5
 8000c40:	4290      	cmp	r0, r2
 8000c42:	d90a      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c44:	eb1c 0202 	adds.w	r2, ip, r2
 8000c48:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c4c:	f080 811c 	bcs.w	8000e88 <__udivmoddi4+0x290>
 8000c50:	4290      	cmp	r0, r2
 8000c52:	f240 8119 	bls.w	8000e88 <__udivmoddi4+0x290>
 8000c56:	3902      	subs	r1, #2
 8000c58:	4462      	add	r2, ip
 8000c5a:	1a12      	subs	r2, r2, r0
 8000c5c:	b2a4      	uxth	r4, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c6a:	fb00 f505 	mul.w	r5, r0, r5
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	d90a      	bls.n	8000c88 <__udivmoddi4+0x90>
 8000c72:	eb1c 0404 	adds.w	r4, ip, r4
 8000c76:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c7a:	f080 8107 	bcs.w	8000e8c <__udivmoddi4+0x294>
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	f240 8104 	bls.w	8000e8c <__udivmoddi4+0x294>
 8000c84:	4464      	add	r4, ip
 8000c86:	3802      	subs	r0, #2
 8000c88:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8c:	1b64      	subs	r4, r4, r5
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11e      	cbz	r6, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40dc      	lsrs	r4, r3
 8000c94:	2300      	movs	r3, #0
 8000c96:	e9c6 4300 	strd	r4, r3, [r6]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0xbc>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80ed 	beq.w	8000e82 <__udivmoddi4+0x28a>
 8000ca8:	2100      	movs	r1, #0
 8000caa:	e9c6 0500 	strd	r0, r5, [r6]
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb4:	fab3 f183 	clz	r1, r3
 8000cb8:	2900      	cmp	r1, #0
 8000cba:	d149      	bne.n	8000d50 <__udivmoddi4+0x158>
 8000cbc:	42ab      	cmp	r3, r5
 8000cbe:	d302      	bcc.n	8000cc6 <__udivmoddi4+0xce>
 8000cc0:	4282      	cmp	r2, r0
 8000cc2:	f200 80f8 	bhi.w	8000eb6 <__udivmoddi4+0x2be>
 8000cc6:	1a84      	subs	r4, r0, r2
 8000cc8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ccc:	2001      	movs	r0, #1
 8000cce:	4617      	mov	r7, r2
 8000cd0:	2e00      	cmp	r6, #0
 8000cd2:	d0e2      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cd8:	e7df      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cda:	b902      	cbnz	r2, 8000cde <__udivmoddi4+0xe6>
 8000cdc:	deff      	udf	#255	; 0xff
 8000cde:	fab2 f382 	clz	r3, r2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f040 8090 	bne.w	8000e08 <__udivmoddi4+0x210>
 8000ce8:	1a8a      	subs	r2, r1, r2
 8000cea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cee:	fa1f fe8c 	uxth.w	lr, ip
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cf8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cfc:	0c22      	lsrs	r2, r4, #16
 8000cfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d02:	fb0e f005 	mul.w	r0, lr, r5
 8000d06:	4290      	cmp	r0, r2
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d0a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d0e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x122>
 8000d14:	4290      	cmp	r0, r2
 8000d16:	f200 80cb 	bhi.w	8000eb0 <__udivmoddi4+0x2b8>
 8000d1a:	4645      	mov	r5, r8
 8000d1c:	1a12      	subs	r2, r2, r0
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d24:	fb07 2210 	mls	r2, r7, r0, r2
 8000d28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d30:	45a6      	cmp	lr, r4
 8000d32:	d908      	bls.n	8000d46 <__udivmoddi4+0x14e>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x14c>
 8000d3e:	45a6      	cmp	lr, r4
 8000d40:	f200 80bb 	bhi.w	8000eba <__udivmoddi4+0x2c2>
 8000d44:	4610      	mov	r0, r2
 8000d46:	eba4 040e 	sub.w	r4, r4, lr
 8000d4a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d4e:	e79f      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d50:	f1c1 0720 	rsb	r7, r1, #32
 8000d54:	408b      	lsls	r3, r1
 8000d56:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d5e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d62:	fa20 f307 	lsr.w	r3, r0, r7
 8000d66:	40fd      	lsrs	r5, r7
 8000d68:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d6c:	4323      	orrs	r3, r4
 8000d6e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d72:	fa1f fe8c 	uxth.w	lr, ip
 8000d76:	fb09 5518 	mls	r5, r9, r8, r5
 8000d7a:	0c1c      	lsrs	r4, r3, #16
 8000d7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d80:	fb08 f50e 	mul.w	r5, r8, lr
 8000d84:	42a5      	cmp	r5, r4
 8000d86:	fa02 f201 	lsl.w	r2, r2, r1
 8000d8a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d8e:	d90b      	bls.n	8000da8 <__udivmoddi4+0x1b0>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d98:	f080 8088 	bcs.w	8000eac <__udivmoddi4+0x2b4>
 8000d9c:	42a5      	cmp	r5, r4
 8000d9e:	f240 8085 	bls.w	8000eac <__udivmoddi4+0x2b4>
 8000da2:	f1a8 0802 	sub.w	r8, r8, #2
 8000da6:	4464      	add	r4, ip
 8000da8:	1b64      	subs	r4, r4, r5
 8000daa:	b29d      	uxth	r5, r3
 8000dac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db0:	fb09 4413 	mls	r4, r9, r3, r4
 8000db4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000db8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x1da>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000dc8:	d26c      	bcs.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dca:	45a6      	cmp	lr, r4
 8000dcc:	d96a      	bls.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dce:	3b02      	subs	r3, #2
 8000dd0:	4464      	add	r4, ip
 8000dd2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dda:	eba4 040e 	sub.w	r4, r4, lr
 8000dde:	42ac      	cmp	r4, r5
 8000de0:	46c8      	mov	r8, r9
 8000de2:	46ae      	mov	lr, r5
 8000de4:	d356      	bcc.n	8000e94 <__udivmoddi4+0x29c>
 8000de6:	d053      	beq.n	8000e90 <__udivmoddi4+0x298>
 8000de8:	b156      	cbz	r6, 8000e00 <__udivmoddi4+0x208>
 8000dea:	ebb0 0208 	subs.w	r2, r0, r8
 8000dee:	eb64 040e 	sbc.w	r4, r4, lr
 8000df2:	fa04 f707 	lsl.w	r7, r4, r7
 8000df6:	40ca      	lsrs	r2, r1
 8000df8:	40cc      	lsrs	r4, r1
 8000dfa:	4317      	orrs	r7, r2
 8000dfc:	e9c6 7400 	strd	r7, r4, [r6]
 8000e00:	4618      	mov	r0, r3
 8000e02:	2100      	movs	r1, #0
 8000e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e08:	f1c3 0120 	rsb	r1, r3, #32
 8000e0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e10:	fa20 f201 	lsr.w	r2, r0, r1
 8000e14:	fa25 f101 	lsr.w	r1, r5, r1
 8000e18:	409d      	lsls	r5, r3
 8000e1a:	432a      	orrs	r2, r5
 8000e1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e28:	fb07 1510 	mls	r5, r7, r0, r1
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e32:	fb00 f50e 	mul.w	r5, r0, lr
 8000e36:	428d      	cmp	r5, r1
 8000e38:	fa04 f403 	lsl.w	r4, r4, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x258>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e46:	d22f      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e48:	428d      	cmp	r5, r1
 8000e4a:	d92d      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e4c:	3802      	subs	r0, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1b49      	subs	r1, r1, r5
 8000e52:	b292      	uxth	r2, r2
 8000e54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e58:	fb07 1115 	mls	r1, r7, r5, r1
 8000e5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e60:	fb05 f10e 	mul.w	r1, r5, lr
 8000e64:	4291      	cmp	r1, r2
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x282>
 8000e68:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e70:	d216      	bcs.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e72:	4291      	cmp	r1, r2
 8000e74:	d914      	bls.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e76:	3d02      	subs	r5, #2
 8000e78:	4462      	add	r2, ip
 8000e7a:	1a52      	subs	r2, r2, r1
 8000e7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e80:	e738      	b.n	8000cf4 <__udivmoddi4+0xfc>
 8000e82:	4631      	mov	r1, r6
 8000e84:	4630      	mov	r0, r6
 8000e86:	e708      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000e88:	4639      	mov	r1, r7
 8000e8a:	e6e6      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e8c:	4610      	mov	r0, r2
 8000e8e:	e6fb      	b.n	8000c88 <__udivmoddi4+0x90>
 8000e90:	4548      	cmp	r0, r9
 8000e92:	d2a9      	bcs.n	8000de8 <__udivmoddi4+0x1f0>
 8000e94:	ebb9 0802 	subs.w	r8, r9, r2
 8000e98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e9c:	3b01      	subs	r3, #1
 8000e9e:	e7a3      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000ea0:	4645      	mov	r5, r8
 8000ea2:	e7ea      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ea4:	462b      	mov	r3, r5
 8000ea6:	e794      	b.n	8000dd2 <__udivmoddi4+0x1da>
 8000ea8:	4640      	mov	r0, r8
 8000eaa:	e7d1      	b.n	8000e50 <__udivmoddi4+0x258>
 8000eac:	46d0      	mov	r8, sl
 8000eae:	e77b      	b.n	8000da8 <__udivmoddi4+0x1b0>
 8000eb0:	3d02      	subs	r5, #2
 8000eb2:	4462      	add	r2, ip
 8000eb4:	e732      	b.n	8000d1c <__udivmoddi4+0x124>
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	e70a      	b.n	8000cd0 <__udivmoddi4+0xd8>
 8000eba:	4464      	add	r4, ip
 8000ebc:	3802      	subs	r0, #2
 8000ebe:	e742      	b.n	8000d46 <__udivmoddi4+0x14e>

08000ec0 <__aeabi_idiv0>:
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec8:	f000 fa74 	bl	80013b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ecc:	f000 f806 	bl	8000edc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed0:	f000 f8b4 	bl	800103c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ed4:	f000 f872 	bl	8000fbc <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ed8:	e7fe      	b.n	8000ed8 <main+0x14>
	...

08000edc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b094      	sub	sp, #80	; 0x50
 8000ee0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ee2:	f107 0320 	add.w	r3, r7, #32
 8000ee6:	2230      	movs	r2, #48	; 0x30
 8000ee8:	2100      	movs	r1, #0
 8000eea:	4618      	mov	r0, r3
 8000eec:	f002 f925 	bl	800313a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ef0:	f107 030c 	add.w	r3, r7, #12
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	609a      	str	r2, [r3, #8]
 8000efc:	60da      	str	r2, [r3, #12]
 8000efe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f00:	2300      	movs	r3, #0
 8000f02:	60bb      	str	r3, [r7, #8]
 8000f04:	4b2b      	ldr	r3, [pc, #172]	; (8000fb4 <SystemClock_Config+0xd8>)
 8000f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f08:	4a2a      	ldr	r2, [pc, #168]	; (8000fb4 <SystemClock_Config+0xd8>)
 8000f0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f0e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f10:	4b28      	ldr	r3, [pc, #160]	; (8000fb4 <SystemClock_Config+0xd8>)
 8000f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f18:	60bb      	str	r3, [r7, #8]
 8000f1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	4b25      	ldr	r3, [pc, #148]	; (8000fb8 <SystemClock_Config+0xdc>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f28:	4a23      	ldr	r2, [pc, #140]	; (8000fb8 <SystemClock_Config+0xdc>)
 8000f2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f2e:	6013      	str	r3, [r2, #0]
 8000f30:	4b21      	ldr	r3, [pc, #132]	; (8000fb8 <SystemClock_Config+0xdc>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f38:	607b      	str	r3, [r7, #4]
 8000f3a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f40:	2301      	movs	r3, #1
 8000f42:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f44:	2310      	movs	r3, #16
 8000f46:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000f50:	2310      	movs	r3, #16
 8000f52:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000f54:	23c0      	movs	r3, #192	; 0xc0
 8000f56:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f5c:	2304      	movs	r3, #4
 8000f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f60:	f107 0320 	add.w	r3, r7, #32
 8000f64:	4618      	mov	r0, r3
 8000f66:	f000 ff39 	bl	8001ddc <HAL_RCC_OscConfig>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000f70:	f000 f87e 	bl	8001070 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f74:	f000 fee2 	bl	8001d3c <HAL_PWREx_EnableOverDrive>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000f7e:	f000 f877 	bl	8001070 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f82:	230f      	movs	r3, #15
 8000f84:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f86:	2302      	movs	r3, #2
 8000f88:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f92:	2300      	movs	r3, #0
 8000f94:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000f96:	f107 030c 	add.w	r3, r7, #12
 8000f9a:	2103      	movs	r1, #3
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f001 f995 	bl	80022cc <HAL_RCC_ClockConfig>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000fa8:	f000 f862 	bl	8001070 <Error_Handler>
  }
}
 8000fac:	bf00      	nop
 8000fae:	3750      	adds	r7, #80	; 0x50
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40023800 	.word	0x40023800
 8000fb8:	40007000 	.word	0x40007000

08000fbc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fc0:	4b1b      	ldr	r3, [pc, #108]	; (8001030 <MX_I2C1_Init+0x74>)
 8000fc2:	4a1c      	ldr	r2, [pc, #112]	; (8001034 <MX_I2C1_Init+0x78>)
 8000fc4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fc6:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <MX_I2C1_Init+0x74>)
 8000fc8:	4a1b      	ldr	r2, [pc, #108]	; (8001038 <MX_I2C1_Init+0x7c>)
 8000fca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fcc:	4b18      	ldr	r3, [pc, #96]	; (8001030 <MX_I2C1_Init+0x74>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fd2:	4b17      	ldr	r3, [pc, #92]	; (8001030 <MX_I2C1_Init+0x74>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fd8:	4b15      	ldr	r3, [pc, #84]	; (8001030 <MX_I2C1_Init+0x74>)
 8000fda:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000fde:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fe0:	4b13      	ldr	r3, [pc, #76]	; (8001030 <MX_I2C1_Init+0x74>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fe6:	4b12      	ldr	r3, [pc, #72]	; (8001030 <MX_I2C1_Init+0x74>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fec:	4b10      	ldr	r3, [pc, #64]	; (8001030 <MX_I2C1_Init+0x74>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ff2:	4b0f      	ldr	r3, [pc, #60]	; (8001030 <MX_I2C1_Init+0x74>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ff8:	480d      	ldr	r0, [pc, #52]	; (8001030 <MX_I2C1_Init+0x74>)
 8000ffa:	f000 fcdf 	bl	80019bc <HAL_I2C_Init>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001004:	f000 f834 	bl	8001070 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001008:	2100      	movs	r1, #0
 800100a:	4809      	ldr	r0, [pc, #36]	; (8001030 <MX_I2C1_Init+0x74>)
 800100c:	f000 fe1a 	bl	8001c44 <HAL_I2CEx_ConfigAnalogFilter>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001016:	f000 f82b 	bl	8001070 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800101a:	2100      	movs	r1, #0
 800101c:	4804      	ldr	r0, [pc, #16]	; (8001030 <MX_I2C1_Init+0x74>)
 800101e:	f000 fe4d 	bl	8001cbc <HAL_I2CEx_ConfigDigitalFilter>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001028:	f000 f822 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}
 8001030:	200001f0 	.word	0x200001f0
 8001034:	40005400 	.word	0x40005400
 8001038:	000186a0 	.word	0x000186a0

0800103c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	4b09      	ldr	r3, [pc, #36]	; (800106c <MX_GPIO_Init+0x30>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	4a08      	ldr	r2, [pc, #32]	; (800106c <MX_GPIO_Init+0x30>)
 800104c:	f043 0302 	orr.w	r3, r3, #2
 8001050:	6313      	str	r3, [r2, #48]	; 0x30
 8001052:	4b06      	ldr	r3, [pc, #24]	; (800106c <MX_GPIO_Init+0x30>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	40023800 	.word	0x40023800

08001070 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001074:	b672      	cpsid	i
}
 8001076:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001078:	e7fe      	b.n	8001078 <Error_Handler+0x8>
	...

0800107c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	4b10      	ldr	r3, [pc, #64]	; (80010c8 <HAL_MspInit+0x4c>)
 8001088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108a:	4a0f      	ldr	r2, [pc, #60]	; (80010c8 <HAL_MspInit+0x4c>)
 800108c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001090:	6453      	str	r3, [r2, #68]	; 0x44
 8001092:	4b0d      	ldr	r3, [pc, #52]	; (80010c8 <HAL_MspInit+0x4c>)
 8001094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001096:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	603b      	str	r3, [r7, #0]
 80010a2:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <HAL_MspInit+0x4c>)
 80010a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a6:	4a08      	ldr	r2, [pc, #32]	; (80010c8 <HAL_MspInit+0x4c>)
 80010a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ac:	6413      	str	r3, [r2, #64]	; 0x40
 80010ae:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <HAL_MspInit+0x4c>)
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b6:	603b      	str	r3, [r7, #0]
 80010b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ba:	bf00      	nop
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	40023800 	.word	0x40023800

080010cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	; 0x28
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a19      	ldr	r2, [pc, #100]	; (8001150 <HAL_I2C_MspInit+0x84>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d12c      	bne.n	8001148 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	613b      	str	r3, [r7, #16]
 80010f2:	4b18      	ldr	r3, [pc, #96]	; (8001154 <HAL_I2C_MspInit+0x88>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	4a17      	ldr	r2, [pc, #92]	; (8001154 <HAL_I2C_MspInit+0x88>)
 80010f8:	f043 0302 	orr.w	r3, r3, #2
 80010fc:	6313      	str	r3, [r2, #48]	; 0x30
 80010fe:	4b15      	ldr	r3, [pc, #84]	; (8001154 <HAL_I2C_MspInit+0x88>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	f003 0302 	and.w	r3, r3, #2
 8001106:	613b      	str	r3, [r7, #16]
 8001108:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800110a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800110e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001110:	2312      	movs	r3, #18
 8001112:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001118:	2303      	movs	r3, #3
 800111a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800111c:	2304      	movs	r3, #4
 800111e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001120:	f107 0314 	add.w	r3, r7, #20
 8001124:	4619      	mov	r1, r3
 8001126:	480c      	ldr	r0, [pc, #48]	; (8001158 <HAL_I2C_MspInit+0x8c>)
 8001128:	f000 fa9c 	bl	8001664 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800112c:	2300      	movs	r3, #0
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	4b08      	ldr	r3, [pc, #32]	; (8001154 <HAL_I2C_MspInit+0x88>)
 8001132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001134:	4a07      	ldr	r2, [pc, #28]	; (8001154 <HAL_I2C_MspInit+0x88>)
 8001136:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800113a:	6413      	str	r3, [r2, #64]	; 0x40
 800113c:	4b05      	ldr	r3, [pc, #20]	; (8001154 <HAL_I2C_MspInit+0x88>)
 800113e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001140:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001148:	bf00      	nop
 800114a:	3728      	adds	r7, #40	; 0x28
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40005400 	.word	0x40005400
 8001154:	40023800 	.word	0x40023800
 8001158:	40020400 	.word	0x40020400

0800115c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001160:	e7fe      	b.n	8001160 <NMI_Handler+0x4>

08001162 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001166:	e7fe      	b.n	8001166 <HardFault_Handler+0x4>

08001168 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800116c:	e7fe      	b.n	800116c <MemManage_Handler+0x4>

0800116e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001172:	e7fe      	b.n	8001172 <BusFault_Handler+0x4>

08001174 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001178:	e7fe      	b.n	8001178 <UsageFault_Handler+0x4>

0800117a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800117a:	b480      	push	{r7}
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800117e:	bf00      	nop
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001196:	b480      	push	{r7}
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800119a:	bf00      	nop
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011a8:	f000 f956 	bl	8001458 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  return 1;
 80011b4:	2301      	movs	r3, #1
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <_kill>:

int _kill(int pid, int sig)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011ca:	f002 f809 	bl	80031e0 <__errno>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2216      	movs	r2, #22
 80011d2:	601a      	str	r2, [r3, #0]
  return -1;
 80011d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}

080011e0 <_exit>:

void _exit (int status)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011e8:	f04f 31ff 	mov.w	r1, #4294967295
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff ffe7 	bl	80011c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80011f2:	e7fe      	b.n	80011f2 <_exit+0x12>

080011f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
 8001204:	e00a      	b.n	800121c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001206:	f3af 8000 	nop.w
 800120a:	4601      	mov	r1, r0
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	1c5a      	adds	r2, r3, #1
 8001210:	60ba      	str	r2, [r7, #8]
 8001212:	b2ca      	uxtb	r2, r1
 8001214:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	3301      	adds	r3, #1
 800121a:	617b      	str	r3, [r7, #20]
 800121c:	697a      	ldr	r2, [r7, #20]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	429a      	cmp	r2, r3
 8001222:	dbf0      	blt.n	8001206 <_read+0x12>
  }

  return len;
 8001224:	687b      	ldr	r3, [r7, #4]
}
 8001226:	4618      	mov	r0, r3
 8001228:	3718      	adds	r7, #24
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b086      	sub	sp, #24
 8001232:	af00      	add	r7, sp, #0
 8001234:	60f8      	str	r0, [r7, #12]
 8001236:	60b9      	str	r1, [r7, #8]
 8001238:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
 800123e:	e009      	b.n	8001254 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	1c5a      	adds	r2, r3, #1
 8001244:	60ba      	str	r2, [r7, #8]
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4618      	mov	r0, r3
 800124a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	3301      	adds	r3, #1
 8001252:	617b      	str	r3, [r7, #20]
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	429a      	cmp	r2, r3
 800125a:	dbf1      	blt.n	8001240 <_write+0x12>
  }
  return len;
 800125c:	687b      	ldr	r3, [r7, #4]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <_close>:

int _close(int file)
{
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800126e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001272:	4618      	mov	r0, r3
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800127e:	b480      	push	{r7}
 8001280:	b083      	sub	sp, #12
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
 8001286:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800128e:	605a      	str	r2, [r3, #4]
  return 0;
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <_isatty>:

int _isatty(int file)
{
 800129e:	b480      	push	{r7}
 80012a0:	b083      	sub	sp, #12
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012a6:	2301      	movs	r3, #1
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3714      	adds	r7, #20
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
	...

080012d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012d8:	4a14      	ldr	r2, [pc, #80]	; (800132c <_sbrk+0x5c>)
 80012da:	4b15      	ldr	r3, [pc, #84]	; (8001330 <_sbrk+0x60>)
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012e4:	4b13      	ldr	r3, [pc, #76]	; (8001334 <_sbrk+0x64>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d102      	bne.n	80012f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012ec:	4b11      	ldr	r3, [pc, #68]	; (8001334 <_sbrk+0x64>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	; (8001338 <_sbrk+0x68>)
 80012f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012f2:	4b10      	ldr	r3, [pc, #64]	; (8001334 <_sbrk+0x64>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4413      	add	r3, r2
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d207      	bcs.n	8001310 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001300:	f001 ff6e 	bl	80031e0 <__errno>
 8001304:	4603      	mov	r3, r0
 8001306:	220c      	movs	r2, #12
 8001308:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800130a:	f04f 33ff 	mov.w	r3, #4294967295
 800130e:	e009      	b.n	8001324 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001310:	4b08      	ldr	r3, [pc, #32]	; (8001334 <_sbrk+0x64>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001316:	4b07      	ldr	r3, [pc, #28]	; (8001334 <_sbrk+0x64>)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4413      	add	r3, r2
 800131e:	4a05      	ldr	r2, [pc, #20]	; (8001334 <_sbrk+0x64>)
 8001320:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001322:	68fb      	ldr	r3, [r7, #12]
}
 8001324:	4618      	mov	r0, r3
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	20030000 	.word	0x20030000
 8001330:	00000400 	.word	0x00000400
 8001334:	20000244 	.word	0x20000244
 8001338:	20000398 	.word	0x20000398

0800133c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001340:	4b06      	ldr	r3, [pc, #24]	; (800135c <SystemInit+0x20>)
 8001342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001346:	4a05      	ldr	r2, [pc, #20]	; (800135c <SystemInit+0x20>)
 8001348:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800134c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001360:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001398 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001364:	f7ff ffea 	bl	800133c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001368:	480c      	ldr	r0, [pc, #48]	; (800139c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800136a:	490d      	ldr	r1, [pc, #52]	; (80013a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800136c:	4a0d      	ldr	r2, [pc, #52]	; (80013a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001370:	e002      	b.n	8001378 <LoopCopyDataInit>

08001372 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001372:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001374:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001376:	3304      	adds	r3, #4

08001378 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001378:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800137a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800137c:	d3f9      	bcc.n	8001372 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800137e:	4a0a      	ldr	r2, [pc, #40]	; (80013a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001380:	4c0a      	ldr	r4, [pc, #40]	; (80013ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001382:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001384:	e001      	b.n	800138a <LoopFillZerobss>

08001386 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001386:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001388:	3204      	adds	r2, #4

0800138a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800138a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800138c:	d3fb      	bcc.n	8001386 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800138e:	f001 ff2d 	bl	80031ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001392:	f7ff fd97 	bl	8000ec4 <main>
  bx  lr    
 8001396:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001398:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800139c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013a0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80013a4:	08005394 	.word	0x08005394
  ldr r2, =_sbss
 80013a8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80013ac:	20000398 	.word	0x20000398

080013b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013b0:	e7fe      	b.n	80013b0 <ADC_IRQHandler>
	...

080013b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013b8:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <HAL_Init+0x40>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a0d      	ldr	r2, [pc, #52]	; (80013f4 <HAL_Init+0x40>)
 80013be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013c4:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <HAL_Init+0x40>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a0a      	ldr	r2, [pc, #40]	; (80013f4 <HAL_Init+0x40>)
 80013ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013d0:	4b08      	ldr	r3, [pc, #32]	; (80013f4 <HAL_Init+0x40>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a07      	ldr	r2, [pc, #28]	; (80013f4 <HAL_Init+0x40>)
 80013d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013dc:	2003      	movs	r0, #3
 80013de:	f000 f90d 	bl	80015fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013e2:	200f      	movs	r0, #15
 80013e4:	f000 f808 	bl	80013f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013e8:	f7ff fe48 	bl	800107c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013ec:	2300      	movs	r3, #0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40023c00 	.word	0x40023c00

080013f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001400:	4b12      	ldr	r3, [pc, #72]	; (800144c <HAL_InitTick+0x54>)
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	4b12      	ldr	r3, [pc, #72]	; (8001450 <HAL_InitTick+0x58>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	4619      	mov	r1, r3
 800140a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800140e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001412:	fbb2 f3f3 	udiv	r3, r2, r3
 8001416:	4618      	mov	r0, r3
 8001418:	f000 f917 	bl	800164a <HAL_SYSTICK_Config>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e00e      	b.n	8001444 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2b0f      	cmp	r3, #15
 800142a:	d80a      	bhi.n	8001442 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800142c:	2200      	movs	r2, #0
 800142e:	6879      	ldr	r1, [r7, #4]
 8001430:	f04f 30ff 	mov.w	r0, #4294967295
 8001434:	f000 f8ed 	bl	8001612 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001438:	4a06      	ldr	r2, [pc, #24]	; (8001454 <HAL_InitTick+0x5c>)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800143e:	2300      	movs	r3, #0
 8001440:	e000      	b.n	8001444 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
}
 8001444:	4618      	mov	r0, r3
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20000000 	.word	0x20000000
 8001450:	20000008 	.word	0x20000008
 8001454:	20000004 	.word	0x20000004

08001458 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800145c:	4b06      	ldr	r3, [pc, #24]	; (8001478 <HAL_IncTick+0x20>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	461a      	mov	r2, r3
 8001462:	4b06      	ldr	r3, [pc, #24]	; (800147c <HAL_IncTick+0x24>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4413      	add	r3, r2
 8001468:	4a04      	ldr	r2, [pc, #16]	; (800147c <HAL_IncTick+0x24>)
 800146a:	6013      	str	r3, [r2, #0]
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	20000008 	.word	0x20000008
 800147c:	20000248 	.word	0x20000248

08001480 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  return uwTick;
 8001484:	4b03      	ldr	r3, [pc, #12]	; (8001494 <HAL_GetTick+0x14>)
 8001486:	681b      	ldr	r3, [r3, #0]
}
 8001488:	4618      	mov	r0, r3
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	20000248 	.word	0x20000248

08001498 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001498:	b480      	push	{r7}
 800149a:	b085      	sub	sp, #20
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	f003 0307 	and.w	r3, r3, #7
 80014a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014a8:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <__NVIC_SetPriorityGrouping+0x44>)
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ae:	68ba      	ldr	r2, [r7, #8]
 80014b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014b4:	4013      	ands	r3, r2
 80014b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ca:	4a04      	ldr	r2, [pc, #16]	; (80014dc <__NVIC_SetPriorityGrouping+0x44>)
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	60d3      	str	r3, [r2, #12]
}
 80014d0:	bf00      	nop
 80014d2:	3714      	adds	r7, #20
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	e000ed00 	.word	0xe000ed00

080014e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014e4:	4b04      	ldr	r3, [pc, #16]	; (80014f8 <__NVIC_GetPriorityGrouping+0x18>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	0a1b      	lsrs	r3, r3, #8
 80014ea:	f003 0307 	and.w	r3, r3, #7
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	e000ed00 	.word	0xe000ed00

080014fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	6039      	str	r1, [r7, #0]
 8001506:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150c:	2b00      	cmp	r3, #0
 800150e:	db0a      	blt.n	8001526 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	b2da      	uxtb	r2, r3
 8001514:	490c      	ldr	r1, [pc, #48]	; (8001548 <__NVIC_SetPriority+0x4c>)
 8001516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151a:	0112      	lsls	r2, r2, #4
 800151c:	b2d2      	uxtb	r2, r2
 800151e:	440b      	add	r3, r1
 8001520:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001524:	e00a      	b.n	800153c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	b2da      	uxtb	r2, r3
 800152a:	4908      	ldr	r1, [pc, #32]	; (800154c <__NVIC_SetPriority+0x50>)
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	f003 030f 	and.w	r3, r3, #15
 8001532:	3b04      	subs	r3, #4
 8001534:	0112      	lsls	r2, r2, #4
 8001536:	b2d2      	uxtb	r2, r2
 8001538:	440b      	add	r3, r1
 800153a:	761a      	strb	r2, [r3, #24]
}
 800153c:	bf00      	nop
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	e000e100 	.word	0xe000e100
 800154c:	e000ed00 	.word	0xe000ed00

08001550 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001550:	b480      	push	{r7}
 8001552:	b089      	sub	sp, #36	; 0x24
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f003 0307 	and.w	r3, r3, #7
 8001562:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	f1c3 0307 	rsb	r3, r3, #7
 800156a:	2b04      	cmp	r3, #4
 800156c:	bf28      	it	cs
 800156e:	2304      	movcs	r3, #4
 8001570:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	3304      	adds	r3, #4
 8001576:	2b06      	cmp	r3, #6
 8001578:	d902      	bls.n	8001580 <NVIC_EncodePriority+0x30>
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	3b03      	subs	r3, #3
 800157e:	e000      	b.n	8001582 <NVIC_EncodePriority+0x32>
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001584:	f04f 32ff 	mov.w	r2, #4294967295
 8001588:	69bb      	ldr	r3, [r7, #24]
 800158a:	fa02 f303 	lsl.w	r3, r2, r3
 800158e:	43da      	mvns	r2, r3
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	401a      	ands	r2, r3
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001598:	f04f 31ff 	mov.w	r1, #4294967295
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	fa01 f303 	lsl.w	r3, r1, r3
 80015a2:	43d9      	mvns	r1, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a8:	4313      	orrs	r3, r2
         );
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3724      	adds	r7, #36	; 0x24
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
	...

080015b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	3b01      	subs	r3, #1
 80015c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015c8:	d301      	bcc.n	80015ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ca:	2301      	movs	r3, #1
 80015cc:	e00f      	b.n	80015ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015ce:	4a0a      	ldr	r2, [pc, #40]	; (80015f8 <SysTick_Config+0x40>)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	3b01      	subs	r3, #1
 80015d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015d6:	210f      	movs	r1, #15
 80015d8:	f04f 30ff 	mov.w	r0, #4294967295
 80015dc:	f7ff ff8e 	bl	80014fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015e0:	4b05      	ldr	r3, [pc, #20]	; (80015f8 <SysTick_Config+0x40>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015e6:	4b04      	ldr	r3, [pc, #16]	; (80015f8 <SysTick_Config+0x40>)
 80015e8:	2207      	movs	r2, #7
 80015ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	e000e010 	.word	0xe000e010

080015fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7ff ff47 	bl	8001498 <__NVIC_SetPriorityGrouping>
}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001612:	b580      	push	{r7, lr}
 8001614:	b086      	sub	sp, #24
 8001616:	af00      	add	r7, sp, #0
 8001618:	4603      	mov	r3, r0
 800161a:	60b9      	str	r1, [r7, #8]
 800161c:	607a      	str	r2, [r7, #4]
 800161e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001620:	2300      	movs	r3, #0
 8001622:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001624:	f7ff ff5c 	bl	80014e0 <__NVIC_GetPriorityGrouping>
 8001628:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	68b9      	ldr	r1, [r7, #8]
 800162e:	6978      	ldr	r0, [r7, #20]
 8001630:	f7ff ff8e 	bl	8001550 <NVIC_EncodePriority>
 8001634:	4602      	mov	r2, r0
 8001636:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800163a:	4611      	mov	r1, r2
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff ff5d 	bl	80014fc <__NVIC_SetPriority>
}
 8001642:	bf00      	nop
 8001644:	3718      	adds	r7, #24
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	b082      	sub	sp, #8
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f7ff ffb0 	bl	80015b8 <SysTick_Config>
 8001658:	4603      	mov	r3, r0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
	...

08001664 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001664:	b480      	push	{r7}
 8001666:	b089      	sub	sp, #36	; 0x24
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800166e:	2300      	movs	r3, #0
 8001670:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001672:	2300      	movs	r3, #0
 8001674:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001676:	2300      	movs	r3, #0
 8001678:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
 800167e:	e177      	b.n	8001970 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001680:	2201      	movs	r2, #1
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	4013      	ands	r3, r2
 8001692:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001694:	693a      	ldr	r2, [r7, #16]
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	429a      	cmp	r2, r3
 800169a:	f040 8166 	bne.w	800196a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f003 0303 	and.w	r3, r3, #3
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d005      	beq.n	80016b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d130      	bne.n	8001718 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	2203      	movs	r2, #3
 80016c2:	fa02 f303 	lsl.w	r3, r2, r3
 80016c6:	43db      	mvns	r3, r3
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	4013      	ands	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	68da      	ldr	r2, [r3, #12]
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	4313      	orrs	r3, r2
 80016de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016ec:	2201      	movs	r2, #1
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	43db      	mvns	r3, r3
 80016f6:	69ba      	ldr	r2, [r7, #24]
 80016f8:	4013      	ands	r3, r2
 80016fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	091b      	lsrs	r3, r3, #4
 8001702:	f003 0201 	and.w	r2, r3, #1
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	4313      	orrs	r3, r2
 8001710:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 0303 	and.w	r3, r3, #3
 8001720:	2b03      	cmp	r3, #3
 8001722:	d017      	beq.n	8001754 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	2203      	movs	r2, #3
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	43db      	mvns	r3, r3
 8001736:	69ba      	ldr	r2, [r7, #24]
 8001738:	4013      	ands	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	689a      	ldr	r2, [r3, #8]
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	69ba      	ldr	r2, [r7, #24]
 800174a:	4313      	orrs	r3, r2
 800174c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f003 0303 	and.w	r3, r3, #3
 800175c:	2b02      	cmp	r3, #2
 800175e:	d123      	bne.n	80017a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	08da      	lsrs	r2, r3, #3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3208      	adds	r2, #8
 8001768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800176c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	f003 0307 	and.w	r3, r3, #7
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	220f      	movs	r2, #15
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	43db      	mvns	r3, r3
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	4013      	ands	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	691a      	ldr	r2, [r3, #16]
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	f003 0307 	and.w	r3, r3, #7
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	4313      	orrs	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	08da      	lsrs	r2, r3, #3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	3208      	adds	r2, #8
 80017a2:	69b9      	ldr	r1, [r7, #24]
 80017a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	2203      	movs	r2, #3
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	43db      	mvns	r3, r3
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	4013      	ands	r3, r2
 80017be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f003 0203 	and.w	r2, r3, #3
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	69ba      	ldr	r2, [r7, #24]
 80017da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f000 80c0 	beq.w	800196a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	4b66      	ldr	r3, [pc, #408]	; (8001988 <HAL_GPIO_Init+0x324>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f2:	4a65      	ldr	r2, [pc, #404]	; (8001988 <HAL_GPIO_Init+0x324>)
 80017f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017f8:	6453      	str	r3, [r2, #68]	; 0x44
 80017fa:	4b63      	ldr	r3, [pc, #396]	; (8001988 <HAL_GPIO_Init+0x324>)
 80017fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001806:	4a61      	ldr	r2, [pc, #388]	; (800198c <HAL_GPIO_Init+0x328>)
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	089b      	lsrs	r3, r3, #2
 800180c:	3302      	adds	r3, #2
 800180e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001812:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	f003 0303 	and.w	r3, r3, #3
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	220f      	movs	r2, #15
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4013      	ands	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a58      	ldr	r2, [pc, #352]	; (8001990 <HAL_GPIO_Init+0x32c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d037      	beq.n	80018a2 <HAL_GPIO_Init+0x23e>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a57      	ldr	r2, [pc, #348]	; (8001994 <HAL_GPIO_Init+0x330>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d031      	beq.n	800189e <HAL_GPIO_Init+0x23a>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a56      	ldr	r2, [pc, #344]	; (8001998 <HAL_GPIO_Init+0x334>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d02b      	beq.n	800189a <HAL_GPIO_Init+0x236>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a55      	ldr	r2, [pc, #340]	; (800199c <HAL_GPIO_Init+0x338>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d025      	beq.n	8001896 <HAL_GPIO_Init+0x232>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a54      	ldr	r2, [pc, #336]	; (80019a0 <HAL_GPIO_Init+0x33c>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d01f      	beq.n	8001892 <HAL_GPIO_Init+0x22e>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a53      	ldr	r2, [pc, #332]	; (80019a4 <HAL_GPIO_Init+0x340>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d019      	beq.n	800188e <HAL_GPIO_Init+0x22a>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a52      	ldr	r2, [pc, #328]	; (80019a8 <HAL_GPIO_Init+0x344>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d013      	beq.n	800188a <HAL_GPIO_Init+0x226>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a51      	ldr	r2, [pc, #324]	; (80019ac <HAL_GPIO_Init+0x348>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d00d      	beq.n	8001886 <HAL_GPIO_Init+0x222>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a50      	ldr	r2, [pc, #320]	; (80019b0 <HAL_GPIO_Init+0x34c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d007      	beq.n	8001882 <HAL_GPIO_Init+0x21e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a4f      	ldr	r2, [pc, #316]	; (80019b4 <HAL_GPIO_Init+0x350>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d101      	bne.n	800187e <HAL_GPIO_Init+0x21a>
 800187a:	2309      	movs	r3, #9
 800187c:	e012      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 800187e:	230a      	movs	r3, #10
 8001880:	e010      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 8001882:	2308      	movs	r3, #8
 8001884:	e00e      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 8001886:	2307      	movs	r3, #7
 8001888:	e00c      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 800188a:	2306      	movs	r3, #6
 800188c:	e00a      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 800188e:	2305      	movs	r3, #5
 8001890:	e008      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 8001892:	2304      	movs	r3, #4
 8001894:	e006      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 8001896:	2303      	movs	r3, #3
 8001898:	e004      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 800189a:	2302      	movs	r3, #2
 800189c:	e002      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 800189e:	2301      	movs	r3, #1
 80018a0:	e000      	b.n	80018a4 <HAL_GPIO_Init+0x240>
 80018a2:	2300      	movs	r3, #0
 80018a4:	69fa      	ldr	r2, [r7, #28]
 80018a6:	f002 0203 	and.w	r2, r2, #3
 80018aa:	0092      	lsls	r2, r2, #2
 80018ac:	4093      	lsls	r3, r2
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018b4:	4935      	ldr	r1, [pc, #212]	; (800198c <HAL_GPIO_Init+0x328>)
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	089b      	lsrs	r3, r3, #2
 80018ba:	3302      	adds	r3, #2
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018c2:	4b3d      	ldr	r3, [pc, #244]	; (80019b8 <HAL_GPIO_Init+0x354>)
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	43db      	mvns	r3, r3
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	4013      	ands	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d003      	beq.n	80018e6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018e6:	4a34      	ldr	r2, [pc, #208]	; (80019b8 <HAL_GPIO_Init+0x354>)
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018ec:	4b32      	ldr	r3, [pc, #200]	; (80019b8 <HAL_GPIO_Init+0x354>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	43db      	mvns	r3, r3
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	4013      	ands	r3, r2
 80018fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001904:	2b00      	cmp	r3, #0
 8001906:	d003      	beq.n	8001910 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	4313      	orrs	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001910:	4a29      	ldr	r2, [pc, #164]	; (80019b8 <HAL_GPIO_Init+0x354>)
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001916:	4b28      	ldr	r3, [pc, #160]	; (80019b8 <HAL_GPIO_Init+0x354>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	43db      	mvns	r3, r3
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	4013      	ands	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001932:	69ba      	ldr	r2, [r7, #24]
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	4313      	orrs	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800193a:	4a1f      	ldr	r2, [pc, #124]	; (80019b8 <HAL_GPIO_Init+0x354>)
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001940:	4b1d      	ldr	r3, [pc, #116]	; (80019b8 <HAL_GPIO_Init+0x354>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	43db      	mvns	r3, r3
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d003      	beq.n	8001964 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	4313      	orrs	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001964:	4a14      	ldr	r2, [pc, #80]	; (80019b8 <HAL_GPIO_Init+0x354>)
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	3301      	adds	r3, #1
 800196e:	61fb      	str	r3, [r7, #28]
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	2b0f      	cmp	r3, #15
 8001974:	f67f ae84 	bls.w	8001680 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001978:	bf00      	nop
 800197a:	bf00      	nop
 800197c:	3724      	adds	r7, #36	; 0x24
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	40023800 	.word	0x40023800
 800198c:	40013800 	.word	0x40013800
 8001990:	40020000 	.word	0x40020000
 8001994:	40020400 	.word	0x40020400
 8001998:	40020800 	.word	0x40020800
 800199c:	40020c00 	.word	0x40020c00
 80019a0:	40021000 	.word	0x40021000
 80019a4:	40021400 	.word	0x40021400
 80019a8:	40021800 	.word	0x40021800
 80019ac:	40021c00 	.word	0x40021c00
 80019b0:	40022000 	.word	0x40022000
 80019b4:	40022400 	.word	0x40022400
 80019b8:	40013c00 	.word	0x40013c00

080019bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d101      	bne.n	80019ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e12b      	b.n	8001c26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d106      	bne.n	80019e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff fb72 	bl	80010cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2224      	movs	r2, #36	; 0x24
 80019ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f022 0201 	bic.w	r2, r2, #1
 80019fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001a0e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001a1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a20:	f000 fe0c 	bl	800263c <HAL_RCC_GetPCLK1Freq>
 8001a24:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	4a81      	ldr	r2, [pc, #516]	; (8001c30 <HAL_I2C_Init+0x274>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d807      	bhi.n	8001a40 <HAL_I2C_Init+0x84>
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	4a80      	ldr	r2, [pc, #512]	; (8001c34 <HAL_I2C_Init+0x278>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	bf94      	ite	ls
 8001a38:	2301      	movls	r3, #1
 8001a3a:	2300      	movhi	r3, #0
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	e006      	b.n	8001a4e <HAL_I2C_Init+0x92>
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	4a7d      	ldr	r2, [pc, #500]	; (8001c38 <HAL_I2C_Init+0x27c>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	bf94      	ite	ls
 8001a48:	2301      	movls	r3, #1
 8001a4a:	2300      	movhi	r3, #0
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e0e7      	b.n	8001c26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	4a78      	ldr	r2, [pc, #480]	; (8001c3c <HAL_I2C_Init+0x280>)
 8001a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a5e:	0c9b      	lsrs	r3, r3, #18
 8001a60:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	68ba      	ldr	r2, [r7, #8]
 8001a72:	430a      	orrs	r2, r1
 8001a74:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	4a6a      	ldr	r2, [pc, #424]	; (8001c30 <HAL_I2C_Init+0x274>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d802      	bhi.n	8001a90 <HAL_I2C_Init+0xd4>
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	e009      	b.n	8001aa4 <HAL_I2C_Init+0xe8>
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001a96:	fb02 f303 	mul.w	r3, r2, r3
 8001a9a:	4a69      	ldr	r2, [pc, #420]	; (8001c40 <HAL_I2C_Init+0x284>)
 8001a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa0:	099b      	lsrs	r3, r3, #6
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	6812      	ldr	r2, [r2, #0]
 8001aa8:	430b      	orrs	r3, r1
 8001aaa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	69db      	ldr	r3, [r3, #28]
 8001ab2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001ab6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	495c      	ldr	r1, [pc, #368]	; (8001c30 <HAL_I2C_Init+0x274>)
 8001ac0:	428b      	cmp	r3, r1
 8001ac2:	d819      	bhi.n	8001af8 <HAL_I2C_Init+0x13c>
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	1e59      	subs	r1, r3, #1
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	005b      	lsls	r3, r3, #1
 8001ace:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ad2:	1c59      	adds	r1, r3, #1
 8001ad4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001ad8:	400b      	ands	r3, r1
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d00a      	beq.n	8001af4 <HAL_I2C_Init+0x138>
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	1e59      	subs	r1, r3, #1
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	005b      	lsls	r3, r3, #1
 8001ae8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001aec:	3301      	adds	r3, #1
 8001aee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001af2:	e051      	b.n	8001b98 <HAL_I2C_Init+0x1dc>
 8001af4:	2304      	movs	r3, #4
 8001af6:	e04f      	b.n	8001b98 <HAL_I2C_Init+0x1dc>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d111      	bne.n	8001b24 <HAL_I2C_Init+0x168>
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	1e58      	subs	r0, r3, #1
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6859      	ldr	r1, [r3, #4]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	440b      	add	r3, r1
 8001b0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b12:	3301      	adds	r3, #1
 8001b14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	bf0c      	ite	eq
 8001b1c:	2301      	moveq	r3, #1
 8001b1e:	2300      	movne	r3, #0
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	e012      	b.n	8001b4a <HAL_I2C_Init+0x18e>
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	1e58      	subs	r0, r3, #1
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6859      	ldr	r1, [r3, #4]
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	440b      	add	r3, r1
 8001b32:	0099      	lsls	r1, r3, #2
 8001b34:	440b      	add	r3, r1
 8001b36:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	bf0c      	ite	eq
 8001b44:	2301      	moveq	r3, #1
 8001b46:	2300      	movne	r3, #0
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <HAL_I2C_Init+0x196>
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e022      	b.n	8001b98 <HAL_I2C_Init+0x1dc>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d10e      	bne.n	8001b78 <HAL_I2C_Init+0x1bc>
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	1e58      	subs	r0, r3, #1
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6859      	ldr	r1, [r3, #4]
 8001b62:	460b      	mov	r3, r1
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	440b      	add	r3, r1
 8001b68:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b76:	e00f      	b.n	8001b98 <HAL_I2C_Init+0x1dc>
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	1e58      	subs	r0, r3, #1
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6859      	ldr	r1, [r3, #4]
 8001b80:	460b      	mov	r3, r1
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	440b      	add	r3, r1
 8001b86:	0099      	lsls	r1, r3, #2
 8001b88:	440b      	add	r3, r1
 8001b8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b8e:	3301      	adds	r3, #1
 8001b90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b98:	6879      	ldr	r1, [r7, #4]
 8001b9a:	6809      	ldr	r1, [r1, #0]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	69da      	ldr	r2, [r3, #28]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a1b      	ldr	r3, [r3, #32]
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001bc6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	6911      	ldr	r1, [r2, #16]
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	68d2      	ldr	r2, [r2, #12]
 8001bd2:	4311      	orrs	r1, r2
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	6812      	ldr	r2, [r2, #0]
 8001bd8:	430b      	orrs	r3, r1
 8001bda:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	695a      	ldr	r2, [r3, #20]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	431a      	orrs	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f042 0201 	orr.w	r2, r2, #1
 8001c06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2220      	movs	r2, #32
 8001c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	000186a0 	.word	0x000186a0
 8001c34:	001e847f 	.word	0x001e847f
 8001c38:	003d08ff 	.word	0x003d08ff
 8001c3c:	431bde83 	.word	0x431bde83
 8001c40:	10624dd3 	.word	0x10624dd3

08001c44 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2b20      	cmp	r3, #32
 8001c58:	d129      	bne.n	8001cae <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2224      	movs	r2, #36	; 0x24
 8001c5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f022 0201 	bic.w	r2, r2, #1
 8001c70:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f022 0210 	bic.w	r2, r2, #16
 8001c80:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	683a      	ldr	r2, [r7, #0]
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f042 0201 	orr.w	r2, r2, #1
 8001ca0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2220      	movs	r2, #32
 8001ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001caa:	2300      	movs	r3, #0
 8001cac:	e000      	b.n	8001cb0 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8001cae:	2302      	movs	r3, #2
  }
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b20      	cmp	r3, #32
 8001cd4:	d12a      	bne.n	8001d2c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2224      	movs	r2, #36	; 0x24
 8001cda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f022 0201 	bic.w	r2, r2, #1
 8001cec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf4:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8001cf6:	89fb      	ldrh	r3, [r7, #14]
 8001cf8:	f023 030f 	bic.w	r3, r3, #15
 8001cfc:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	b29a      	uxth	r2, r3
 8001d02:	89fb      	ldrh	r3, [r7, #14]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	89fa      	ldrh	r2, [r7, #14]
 8001d0e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f042 0201 	orr.w	r2, r2, #1
 8001d1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2220      	movs	r2, #32
 8001d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	e000      	b.n	8001d2e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8001d2c:	2302      	movs	r3, #2
  }
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3714      	adds	r7, #20
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
	...

08001d3c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001d42:	2300      	movs	r3, #0
 8001d44:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	603b      	str	r3, [r7, #0]
 8001d4a:	4b20      	ldr	r3, [pc, #128]	; (8001dcc <HAL_PWREx_EnableOverDrive+0x90>)
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4e:	4a1f      	ldr	r2, [pc, #124]	; (8001dcc <HAL_PWREx_EnableOverDrive+0x90>)
 8001d50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d54:	6413      	str	r3, [r2, #64]	; 0x40
 8001d56:	4b1d      	ldr	r3, [pc, #116]	; (8001dcc <HAL_PWREx_EnableOverDrive+0x90>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d5e:	603b      	str	r3, [r7, #0]
 8001d60:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001d62:	4b1b      	ldr	r3, [pc, #108]	; (8001dd0 <HAL_PWREx_EnableOverDrive+0x94>)
 8001d64:	2201      	movs	r2, #1
 8001d66:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d68:	f7ff fb8a 	bl	8001480 <HAL_GetTick>
 8001d6c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001d6e:	e009      	b.n	8001d84 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001d70:	f7ff fb86 	bl	8001480 <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d7e:	d901      	bls.n	8001d84 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e01f      	b.n	8001dc4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001d84:	4b13      	ldr	r3, [pc, #76]	; (8001dd4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d90:	d1ee      	bne.n	8001d70 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001d92:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d98:	f7ff fb72 	bl	8001480 <HAL_GetTick>
 8001d9c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001d9e:	e009      	b.n	8001db4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001da0:	f7ff fb6e 	bl	8001480 <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dae:	d901      	bls.n	8001db4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001db0:	2303      	movs	r3, #3
 8001db2:	e007      	b.n	8001dc4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001db4:	4b07      	ldr	r3, [pc, #28]	; (8001dd4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dbc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001dc0:	d1ee      	bne.n	8001da0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3708      	adds	r7, #8
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	420e0040 	.word	0x420e0040
 8001dd4:	40007000 	.word	0x40007000
 8001dd8:	420e0044 	.word	0x420e0044

08001ddc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b086      	sub	sp, #24
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e267      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d075      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001dfa:	4b88      	ldr	r3, [pc, #544]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f003 030c 	and.w	r3, r3, #12
 8001e02:	2b04      	cmp	r3, #4
 8001e04:	d00c      	beq.n	8001e20 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e06:	4b85      	ldr	r3, [pc, #532]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e0e:	2b08      	cmp	r3, #8
 8001e10:	d112      	bne.n	8001e38 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e12:	4b82      	ldr	r3, [pc, #520]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e1e:	d10b      	bne.n	8001e38 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e20:	4b7e      	ldr	r3, [pc, #504]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d05b      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x108>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d157      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e242      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e40:	d106      	bne.n	8001e50 <HAL_RCC_OscConfig+0x74>
 8001e42:	4b76      	ldr	r3, [pc, #472]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a75      	ldr	r2, [pc, #468]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	e01d      	b.n	8001e8c <HAL_RCC_OscConfig+0xb0>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e58:	d10c      	bne.n	8001e74 <HAL_RCC_OscConfig+0x98>
 8001e5a:	4b70      	ldr	r3, [pc, #448]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a6f      	ldr	r2, [pc, #444]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e64:	6013      	str	r3, [r2, #0]
 8001e66:	4b6d      	ldr	r3, [pc, #436]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a6c      	ldr	r2, [pc, #432]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e70:	6013      	str	r3, [r2, #0]
 8001e72:	e00b      	b.n	8001e8c <HAL_RCC_OscConfig+0xb0>
 8001e74:	4b69      	ldr	r3, [pc, #420]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a68      	ldr	r2, [pc, #416]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e7e:	6013      	str	r3, [r2, #0]
 8001e80:	4b66      	ldr	r3, [pc, #408]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a65      	ldr	r2, [pc, #404]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001e86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d013      	beq.n	8001ebc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e94:	f7ff faf4 	bl	8001480 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e9c:	f7ff faf0 	bl	8001480 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b64      	cmp	r3, #100	; 0x64
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e207      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eae:	4b5b      	ldr	r3, [pc, #364]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0f0      	beq.n	8001e9c <HAL_RCC_OscConfig+0xc0>
 8001eba:	e014      	b.n	8001ee6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ebc:	f7ff fae0 	bl	8001480 <HAL_GetTick>
 8001ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ec2:	e008      	b.n	8001ed6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ec4:	f7ff fadc 	bl	8001480 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	2b64      	cmp	r3, #100	; 0x64
 8001ed0:	d901      	bls.n	8001ed6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e1f3      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ed6:	4b51      	ldr	r3, [pc, #324]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1f0      	bne.n	8001ec4 <HAL_RCC_OscConfig+0xe8>
 8001ee2:	e000      	b.n	8001ee6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ee4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d063      	beq.n	8001fba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001ef2:	4b4a      	ldr	r3, [pc, #296]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f003 030c 	and.w	r3, r3, #12
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d00b      	beq.n	8001f16 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001efe:	4b47      	ldr	r3, [pc, #284]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f06:	2b08      	cmp	r3, #8
 8001f08:	d11c      	bne.n	8001f44 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f0a:	4b44      	ldr	r3, [pc, #272]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d116      	bne.n	8001f44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f16:	4b41      	ldr	r3, [pc, #260]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d005      	beq.n	8001f2e <HAL_RCC_OscConfig+0x152>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d001      	beq.n	8001f2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e1c7      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f2e:	4b3b      	ldr	r3, [pc, #236]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	00db      	lsls	r3, r3, #3
 8001f3c:	4937      	ldr	r1, [pc, #220]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f42:	e03a      	b.n	8001fba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d020      	beq.n	8001f8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f4c:	4b34      	ldr	r3, [pc, #208]	; (8002020 <HAL_RCC_OscConfig+0x244>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f52:	f7ff fa95 	bl	8001480 <HAL_GetTick>
 8001f56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f58:	e008      	b.n	8001f6c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f5a:	f7ff fa91 	bl	8001480 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e1a8      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f6c:	4b2b      	ldr	r3, [pc, #172]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d0f0      	beq.n	8001f5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f78:	4b28      	ldr	r3, [pc, #160]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	00db      	lsls	r3, r3, #3
 8001f86:	4925      	ldr	r1, [pc, #148]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	600b      	str	r3, [r1, #0]
 8001f8c:	e015      	b.n	8001fba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f8e:	4b24      	ldr	r3, [pc, #144]	; (8002020 <HAL_RCC_OscConfig+0x244>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f94:	f7ff fa74 	bl	8001480 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f9c:	f7ff fa70 	bl	8001480 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e187      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fae:	4b1b      	ldr	r3, [pc, #108]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0302 	and.w	r3, r3, #2
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1f0      	bne.n	8001f9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0308 	and.w	r3, r3, #8
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d036      	beq.n	8002034 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	695b      	ldr	r3, [r3, #20]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d016      	beq.n	8001ffc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fce:	4b15      	ldr	r3, [pc, #84]	; (8002024 <HAL_RCC_OscConfig+0x248>)
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd4:	f7ff fa54 	bl	8001480 <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fdc:	f7ff fa50 	bl	8001480 <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e167      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fee:	4b0b      	ldr	r3, [pc, #44]	; (800201c <HAL_RCC_OscConfig+0x240>)
 8001ff0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d0f0      	beq.n	8001fdc <HAL_RCC_OscConfig+0x200>
 8001ffa:	e01b      	b.n	8002034 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ffc:	4b09      	ldr	r3, [pc, #36]	; (8002024 <HAL_RCC_OscConfig+0x248>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002002:	f7ff fa3d 	bl	8001480 <HAL_GetTick>
 8002006:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002008:	e00e      	b.n	8002028 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800200a:	f7ff fa39 	bl	8001480 <HAL_GetTick>
 800200e:	4602      	mov	r2, r0
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d907      	bls.n	8002028 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e150      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
 800201c:	40023800 	.word	0x40023800
 8002020:	42470000 	.word	0x42470000
 8002024:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002028:	4b88      	ldr	r3, [pc, #544]	; (800224c <HAL_RCC_OscConfig+0x470>)
 800202a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1ea      	bne.n	800200a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0304 	and.w	r3, r3, #4
 800203c:	2b00      	cmp	r3, #0
 800203e:	f000 8097 	beq.w	8002170 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002042:	2300      	movs	r3, #0
 8002044:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002046:	4b81      	ldr	r3, [pc, #516]	; (800224c <HAL_RCC_OscConfig+0x470>)
 8002048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10f      	bne.n	8002072 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	60bb      	str	r3, [r7, #8]
 8002056:	4b7d      	ldr	r3, [pc, #500]	; (800224c <HAL_RCC_OscConfig+0x470>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	4a7c      	ldr	r2, [pc, #496]	; (800224c <HAL_RCC_OscConfig+0x470>)
 800205c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002060:	6413      	str	r3, [r2, #64]	; 0x40
 8002062:	4b7a      	ldr	r3, [pc, #488]	; (800224c <HAL_RCC_OscConfig+0x470>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206a:	60bb      	str	r3, [r7, #8]
 800206c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800206e:	2301      	movs	r3, #1
 8002070:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002072:	4b77      	ldr	r3, [pc, #476]	; (8002250 <HAL_RCC_OscConfig+0x474>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800207a:	2b00      	cmp	r3, #0
 800207c:	d118      	bne.n	80020b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800207e:	4b74      	ldr	r3, [pc, #464]	; (8002250 <HAL_RCC_OscConfig+0x474>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a73      	ldr	r2, [pc, #460]	; (8002250 <HAL_RCC_OscConfig+0x474>)
 8002084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800208a:	f7ff f9f9 	bl	8001480 <HAL_GetTick>
 800208e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002090:	e008      	b.n	80020a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002092:	f7ff f9f5 	bl	8001480 <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e10c      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a4:	4b6a      	ldr	r3, [pc, #424]	; (8002250 <HAL_RCC_OscConfig+0x474>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d0f0      	beq.n	8002092 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d106      	bne.n	80020c6 <HAL_RCC_OscConfig+0x2ea>
 80020b8:	4b64      	ldr	r3, [pc, #400]	; (800224c <HAL_RCC_OscConfig+0x470>)
 80020ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020bc:	4a63      	ldr	r2, [pc, #396]	; (800224c <HAL_RCC_OscConfig+0x470>)
 80020be:	f043 0301 	orr.w	r3, r3, #1
 80020c2:	6713      	str	r3, [r2, #112]	; 0x70
 80020c4:	e01c      	b.n	8002100 <HAL_RCC_OscConfig+0x324>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	2b05      	cmp	r3, #5
 80020cc:	d10c      	bne.n	80020e8 <HAL_RCC_OscConfig+0x30c>
 80020ce:	4b5f      	ldr	r3, [pc, #380]	; (800224c <HAL_RCC_OscConfig+0x470>)
 80020d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d2:	4a5e      	ldr	r2, [pc, #376]	; (800224c <HAL_RCC_OscConfig+0x470>)
 80020d4:	f043 0304 	orr.w	r3, r3, #4
 80020d8:	6713      	str	r3, [r2, #112]	; 0x70
 80020da:	4b5c      	ldr	r3, [pc, #368]	; (800224c <HAL_RCC_OscConfig+0x470>)
 80020dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020de:	4a5b      	ldr	r2, [pc, #364]	; (800224c <HAL_RCC_OscConfig+0x470>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6713      	str	r3, [r2, #112]	; 0x70
 80020e6:	e00b      	b.n	8002100 <HAL_RCC_OscConfig+0x324>
 80020e8:	4b58      	ldr	r3, [pc, #352]	; (800224c <HAL_RCC_OscConfig+0x470>)
 80020ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020ec:	4a57      	ldr	r2, [pc, #348]	; (800224c <HAL_RCC_OscConfig+0x470>)
 80020ee:	f023 0301 	bic.w	r3, r3, #1
 80020f2:	6713      	str	r3, [r2, #112]	; 0x70
 80020f4:	4b55      	ldr	r3, [pc, #340]	; (800224c <HAL_RCC_OscConfig+0x470>)
 80020f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020f8:	4a54      	ldr	r2, [pc, #336]	; (800224c <HAL_RCC_OscConfig+0x470>)
 80020fa:	f023 0304 	bic.w	r3, r3, #4
 80020fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d015      	beq.n	8002134 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002108:	f7ff f9ba 	bl	8001480 <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800210e:	e00a      	b.n	8002126 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002110:	f7ff f9b6 	bl	8001480 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	f241 3288 	movw	r2, #5000	; 0x1388
 800211e:	4293      	cmp	r3, r2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e0cb      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002126:	4b49      	ldr	r3, [pc, #292]	; (800224c <HAL_RCC_OscConfig+0x470>)
 8002128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d0ee      	beq.n	8002110 <HAL_RCC_OscConfig+0x334>
 8002132:	e014      	b.n	800215e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002134:	f7ff f9a4 	bl	8001480 <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800213a:	e00a      	b.n	8002152 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800213c:	f7ff f9a0 	bl	8001480 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	f241 3288 	movw	r2, #5000	; 0x1388
 800214a:	4293      	cmp	r3, r2
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e0b5      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002152:	4b3e      	ldr	r3, [pc, #248]	; (800224c <HAL_RCC_OscConfig+0x470>)
 8002154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1ee      	bne.n	800213c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800215e:	7dfb      	ldrb	r3, [r7, #23]
 8002160:	2b01      	cmp	r3, #1
 8002162:	d105      	bne.n	8002170 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002164:	4b39      	ldr	r3, [pc, #228]	; (800224c <HAL_RCC_OscConfig+0x470>)
 8002166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002168:	4a38      	ldr	r2, [pc, #224]	; (800224c <HAL_RCC_OscConfig+0x470>)
 800216a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800216e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	2b00      	cmp	r3, #0
 8002176:	f000 80a1 	beq.w	80022bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800217a:	4b34      	ldr	r3, [pc, #208]	; (800224c <HAL_RCC_OscConfig+0x470>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 030c 	and.w	r3, r3, #12
 8002182:	2b08      	cmp	r3, #8
 8002184:	d05c      	beq.n	8002240 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	699b      	ldr	r3, [r3, #24]
 800218a:	2b02      	cmp	r3, #2
 800218c:	d141      	bne.n	8002212 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800218e:	4b31      	ldr	r3, [pc, #196]	; (8002254 <HAL_RCC_OscConfig+0x478>)
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002194:	f7ff f974 	bl	8001480 <HAL_GetTick>
 8002198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800219a:	e008      	b.n	80021ae <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800219c:	f7ff f970 	bl	8001480 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e087      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021ae:	4b27      	ldr	r3, [pc, #156]	; (800224c <HAL_RCC_OscConfig+0x470>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1f0      	bne.n	800219c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	69da      	ldr	r2, [r3, #28]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c8:	019b      	lsls	r3, r3, #6
 80021ca:	431a      	orrs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d0:	085b      	lsrs	r3, r3, #1
 80021d2:	3b01      	subs	r3, #1
 80021d4:	041b      	lsls	r3, r3, #16
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021dc:	061b      	lsls	r3, r3, #24
 80021de:	491b      	ldr	r1, [pc, #108]	; (800224c <HAL_RCC_OscConfig+0x470>)
 80021e0:	4313      	orrs	r3, r2
 80021e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021e4:	4b1b      	ldr	r3, [pc, #108]	; (8002254 <HAL_RCC_OscConfig+0x478>)
 80021e6:	2201      	movs	r2, #1
 80021e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ea:	f7ff f949 	bl	8001480 <HAL_GetTick>
 80021ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021f0:	e008      	b.n	8002204 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f2:	f7ff f945 	bl	8001480 <HAL_GetTick>
 80021f6:	4602      	mov	r2, r0
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d901      	bls.n	8002204 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e05c      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002204:	4b11      	ldr	r3, [pc, #68]	; (800224c <HAL_RCC_OscConfig+0x470>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d0f0      	beq.n	80021f2 <HAL_RCC_OscConfig+0x416>
 8002210:	e054      	b.n	80022bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002212:	4b10      	ldr	r3, [pc, #64]	; (8002254 <HAL_RCC_OscConfig+0x478>)
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002218:	f7ff f932 	bl	8001480 <HAL_GetTick>
 800221c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002220:	f7ff f92e 	bl	8001480 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b02      	cmp	r3, #2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e045      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002232:	4b06      	ldr	r3, [pc, #24]	; (800224c <HAL_RCC_OscConfig+0x470>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1f0      	bne.n	8002220 <HAL_RCC_OscConfig+0x444>
 800223e:	e03d      	b.n	80022bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d107      	bne.n	8002258 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e038      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
 800224c:	40023800 	.word	0x40023800
 8002250:	40007000 	.word	0x40007000
 8002254:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002258:	4b1b      	ldr	r3, [pc, #108]	; (80022c8 <HAL_RCC_OscConfig+0x4ec>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	699b      	ldr	r3, [r3, #24]
 8002262:	2b01      	cmp	r3, #1
 8002264:	d028      	beq.n	80022b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002270:	429a      	cmp	r2, r3
 8002272:	d121      	bne.n	80022b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800227e:	429a      	cmp	r2, r3
 8002280:	d11a      	bne.n	80022b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002282:	68fa      	ldr	r2, [r7, #12]
 8002284:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002288:	4013      	ands	r3, r2
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800228e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002290:	4293      	cmp	r3, r2
 8002292:	d111      	bne.n	80022b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800229e:	085b      	lsrs	r3, r3, #1
 80022a0:	3b01      	subs	r3, #1
 80022a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d107      	bne.n	80022b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d001      	beq.n	80022bc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e000      	b.n	80022be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80022bc:	2300      	movs	r3, #0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3718      	adds	r7, #24
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40023800 	.word	0x40023800

080022cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d101      	bne.n	80022e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e0cc      	b.n	800247a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022e0:	4b68      	ldr	r3, [pc, #416]	; (8002484 <HAL_RCC_ClockConfig+0x1b8>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 030f 	and.w	r3, r3, #15
 80022e8:	683a      	ldr	r2, [r7, #0]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d90c      	bls.n	8002308 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ee:	4b65      	ldr	r3, [pc, #404]	; (8002484 <HAL_RCC_ClockConfig+0x1b8>)
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	b2d2      	uxtb	r2, r2
 80022f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022f6:	4b63      	ldr	r3, [pc, #396]	; (8002484 <HAL_RCC_ClockConfig+0x1b8>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 030f 	and.w	r3, r3, #15
 80022fe:	683a      	ldr	r2, [r7, #0]
 8002300:	429a      	cmp	r2, r3
 8002302:	d001      	beq.n	8002308 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e0b8      	b.n	800247a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0302 	and.w	r3, r3, #2
 8002310:	2b00      	cmp	r3, #0
 8002312:	d020      	beq.n	8002356 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0304 	and.w	r3, r3, #4
 800231c:	2b00      	cmp	r3, #0
 800231e:	d005      	beq.n	800232c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002320:	4b59      	ldr	r3, [pc, #356]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	4a58      	ldr	r2, [pc, #352]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 8002326:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800232a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0308 	and.w	r3, r3, #8
 8002334:	2b00      	cmp	r3, #0
 8002336:	d005      	beq.n	8002344 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002338:	4b53      	ldr	r3, [pc, #332]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	4a52      	ldr	r2, [pc, #328]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 800233e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002342:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002344:	4b50      	ldr	r3, [pc, #320]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	494d      	ldr	r1, [pc, #308]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 8002352:	4313      	orrs	r3, r2
 8002354:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	2b00      	cmp	r3, #0
 8002360:	d044      	beq.n	80023ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d107      	bne.n	800237a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800236a:	4b47      	ldr	r3, [pc, #284]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d119      	bne.n	80023aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e07f      	b.n	800247a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	2b02      	cmp	r3, #2
 8002380:	d003      	beq.n	800238a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002386:	2b03      	cmp	r3, #3
 8002388:	d107      	bne.n	800239a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800238a:	4b3f      	ldr	r3, [pc, #252]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d109      	bne.n	80023aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e06f      	b.n	800247a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800239a:	4b3b      	ldr	r3, [pc, #236]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e067      	b.n	800247a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023aa:	4b37      	ldr	r3, [pc, #220]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f023 0203 	bic.w	r2, r3, #3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	4934      	ldr	r1, [pc, #208]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 80023b8:	4313      	orrs	r3, r2
 80023ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023bc:	f7ff f860 	bl	8001480 <HAL_GetTick>
 80023c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023c2:	e00a      	b.n	80023da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023c4:	f7ff f85c 	bl	8001480 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e04f      	b.n	800247a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023da:	4b2b      	ldr	r3, [pc, #172]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f003 020c 	and.w	r2, r3, #12
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d1eb      	bne.n	80023c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023ec:	4b25      	ldr	r3, [pc, #148]	; (8002484 <HAL_RCC_ClockConfig+0x1b8>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 030f 	and.w	r3, r3, #15
 80023f4:	683a      	ldr	r2, [r7, #0]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d20c      	bcs.n	8002414 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023fa:	4b22      	ldr	r3, [pc, #136]	; (8002484 <HAL_RCC_ClockConfig+0x1b8>)
 80023fc:	683a      	ldr	r2, [r7, #0]
 80023fe:	b2d2      	uxtb	r2, r2
 8002400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002402:	4b20      	ldr	r3, [pc, #128]	; (8002484 <HAL_RCC_ClockConfig+0x1b8>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 030f 	and.w	r3, r3, #15
 800240a:	683a      	ldr	r2, [r7, #0]
 800240c:	429a      	cmp	r2, r3
 800240e:	d001      	beq.n	8002414 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e032      	b.n	800247a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	2b00      	cmp	r3, #0
 800241e:	d008      	beq.n	8002432 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002420:	4b19      	ldr	r3, [pc, #100]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	4916      	ldr	r1, [pc, #88]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 800242e:	4313      	orrs	r3, r2
 8002430:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0308 	and.w	r3, r3, #8
 800243a:	2b00      	cmp	r3, #0
 800243c:	d009      	beq.n	8002452 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800243e:	4b12      	ldr	r3, [pc, #72]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	00db      	lsls	r3, r3, #3
 800244c:	490e      	ldr	r1, [pc, #56]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 800244e:	4313      	orrs	r3, r2
 8002450:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002452:	f000 f821 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 8002456:	4602      	mov	r2, r0
 8002458:	4b0b      	ldr	r3, [pc, #44]	; (8002488 <HAL_RCC_ClockConfig+0x1bc>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	091b      	lsrs	r3, r3, #4
 800245e:	f003 030f 	and.w	r3, r3, #15
 8002462:	490a      	ldr	r1, [pc, #40]	; (800248c <HAL_RCC_ClockConfig+0x1c0>)
 8002464:	5ccb      	ldrb	r3, [r1, r3]
 8002466:	fa22 f303 	lsr.w	r3, r2, r3
 800246a:	4a09      	ldr	r2, [pc, #36]	; (8002490 <HAL_RCC_ClockConfig+0x1c4>)
 800246c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800246e:	4b09      	ldr	r3, [pc, #36]	; (8002494 <HAL_RCC_ClockConfig+0x1c8>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4618      	mov	r0, r3
 8002474:	f7fe ffc0 	bl	80013f8 <HAL_InitTick>

  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	40023c00 	.word	0x40023c00
 8002488:	40023800 	.word	0x40023800
 800248c:	08004ff8 	.word	0x08004ff8
 8002490:	20000000 	.word	0x20000000
 8002494:	20000004 	.word	0x20000004

08002498 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002498:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800249c:	b090      	sub	sp, #64	; 0x40
 800249e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80024a0:	2300      	movs	r3, #0
 80024a2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80024ac:	2300      	movs	r3, #0
 80024ae:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024b0:	4b59      	ldr	r3, [pc, #356]	; (8002618 <HAL_RCC_GetSysClockFreq+0x180>)
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f003 030c 	and.w	r3, r3, #12
 80024b8:	2b08      	cmp	r3, #8
 80024ba:	d00d      	beq.n	80024d8 <HAL_RCC_GetSysClockFreq+0x40>
 80024bc:	2b08      	cmp	r3, #8
 80024be:	f200 80a1 	bhi.w	8002604 <HAL_RCC_GetSysClockFreq+0x16c>
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d002      	beq.n	80024cc <HAL_RCC_GetSysClockFreq+0x34>
 80024c6:	2b04      	cmp	r3, #4
 80024c8:	d003      	beq.n	80024d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80024ca:	e09b      	b.n	8002604 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024cc:	4b53      	ldr	r3, [pc, #332]	; (800261c <HAL_RCC_GetSysClockFreq+0x184>)
 80024ce:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80024d0:	e09b      	b.n	800260a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024d2:	4b53      	ldr	r3, [pc, #332]	; (8002620 <HAL_RCC_GetSysClockFreq+0x188>)
 80024d4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80024d6:	e098      	b.n	800260a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024d8:	4b4f      	ldr	r3, [pc, #316]	; (8002618 <HAL_RCC_GetSysClockFreq+0x180>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024e0:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024e2:	4b4d      	ldr	r3, [pc, #308]	; (8002618 <HAL_RCC_GetSysClockFreq+0x180>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d028      	beq.n	8002540 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ee:	4b4a      	ldr	r3, [pc, #296]	; (8002618 <HAL_RCC_GetSysClockFreq+0x180>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	099b      	lsrs	r3, r3, #6
 80024f4:	2200      	movs	r2, #0
 80024f6:	623b      	str	r3, [r7, #32]
 80024f8:	627a      	str	r2, [r7, #36]	; 0x24
 80024fa:	6a3b      	ldr	r3, [r7, #32]
 80024fc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002500:	2100      	movs	r1, #0
 8002502:	4b47      	ldr	r3, [pc, #284]	; (8002620 <HAL_RCC_GetSysClockFreq+0x188>)
 8002504:	fb03 f201 	mul.w	r2, r3, r1
 8002508:	2300      	movs	r3, #0
 800250a:	fb00 f303 	mul.w	r3, r0, r3
 800250e:	4413      	add	r3, r2
 8002510:	4a43      	ldr	r2, [pc, #268]	; (8002620 <HAL_RCC_GetSysClockFreq+0x188>)
 8002512:	fba0 1202 	umull	r1, r2, r0, r2
 8002516:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002518:	460a      	mov	r2, r1
 800251a:	62ba      	str	r2, [r7, #40]	; 0x28
 800251c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800251e:	4413      	add	r3, r2
 8002520:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002524:	2200      	movs	r2, #0
 8002526:	61bb      	str	r3, [r7, #24]
 8002528:	61fa      	str	r2, [r7, #28]
 800252a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800252e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002532:	f7fe fb49 	bl	8000bc8 <__aeabi_uldivmod>
 8002536:	4602      	mov	r2, r0
 8002538:	460b      	mov	r3, r1
 800253a:	4613      	mov	r3, r2
 800253c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800253e:	e053      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002540:	4b35      	ldr	r3, [pc, #212]	; (8002618 <HAL_RCC_GetSysClockFreq+0x180>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	099b      	lsrs	r3, r3, #6
 8002546:	2200      	movs	r2, #0
 8002548:	613b      	str	r3, [r7, #16]
 800254a:	617a      	str	r2, [r7, #20]
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002552:	f04f 0b00 	mov.w	fp, #0
 8002556:	4652      	mov	r2, sl
 8002558:	465b      	mov	r3, fp
 800255a:	f04f 0000 	mov.w	r0, #0
 800255e:	f04f 0100 	mov.w	r1, #0
 8002562:	0159      	lsls	r1, r3, #5
 8002564:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002568:	0150      	lsls	r0, r2, #5
 800256a:	4602      	mov	r2, r0
 800256c:	460b      	mov	r3, r1
 800256e:	ebb2 080a 	subs.w	r8, r2, sl
 8002572:	eb63 090b 	sbc.w	r9, r3, fp
 8002576:	f04f 0200 	mov.w	r2, #0
 800257a:	f04f 0300 	mov.w	r3, #0
 800257e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002582:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002586:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800258a:	ebb2 0408 	subs.w	r4, r2, r8
 800258e:	eb63 0509 	sbc.w	r5, r3, r9
 8002592:	f04f 0200 	mov.w	r2, #0
 8002596:	f04f 0300 	mov.w	r3, #0
 800259a:	00eb      	lsls	r3, r5, #3
 800259c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80025a0:	00e2      	lsls	r2, r4, #3
 80025a2:	4614      	mov	r4, r2
 80025a4:	461d      	mov	r5, r3
 80025a6:	eb14 030a 	adds.w	r3, r4, sl
 80025aa:	603b      	str	r3, [r7, #0]
 80025ac:	eb45 030b 	adc.w	r3, r5, fp
 80025b0:	607b      	str	r3, [r7, #4]
 80025b2:	f04f 0200 	mov.w	r2, #0
 80025b6:	f04f 0300 	mov.w	r3, #0
 80025ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80025be:	4629      	mov	r1, r5
 80025c0:	028b      	lsls	r3, r1, #10
 80025c2:	4621      	mov	r1, r4
 80025c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80025c8:	4621      	mov	r1, r4
 80025ca:	028a      	lsls	r2, r1, #10
 80025cc:	4610      	mov	r0, r2
 80025ce:	4619      	mov	r1, r3
 80025d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025d2:	2200      	movs	r2, #0
 80025d4:	60bb      	str	r3, [r7, #8]
 80025d6:	60fa      	str	r2, [r7, #12]
 80025d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025dc:	f7fe faf4 	bl	8000bc8 <__aeabi_uldivmod>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	4613      	mov	r3, r2
 80025e6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80025e8:	4b0b      	ldr	r3, [pc, #44]	; (8002618 <HAL_RCC_GetSysClockFreq+0x180>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	0c1b      	lsrs	r3, r3, #16
 80025ee:	f003 0303 	and.w	r3, r3, #3
 80025f2:	3301      	adds	r3, #1
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80025f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80025fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002600:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002602:	e002      	b.n	800260a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002604:	4b05      	ldr	r3, [pc, #20]	; (800261c <HAL_RCC_GetSysClockFreq+0x184>)
 8002606:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002608:	bf00      	nop
    }
  }
  return sysclockfreq;
 800260a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800260c:	4618      	mov	r0, r3
 800260e:	3740      	adds	r7, #64	; 0x40
 8002610:	46bd      	mov	sp, r7
 8002612:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002616:	bf00      	nop
 8002618:	40023800 	.word	0x40023800
 800261c:	00f42400 	.word	0x00f42400
 8002620:	017d7840 	.word	0x017d7840

08002624 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002628:	4b03      	ldr	r3, [pc, #12]	; (8002638 <HAL_RCC_GetHCLKFreq+0x14>)
 800262a:	681b      	ldr	r3, [r3, #0]
}
 800262c:	4618      	mov	r0, r3
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	20000000 	.word	0x20000000

0800263c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002640:	f7ff fff0 	bl	8002624 <HAL_RCC_GetHCLKFreq>
 8002644:	4602      	mov	r2, r0
 8002646:	4b05      	ldr	r3, [pc, #20]	; (800265c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	0a9b      	lsrs	r3, r3, #10
 800264c:	f003 0307 	and.w	r3, r3, #7
 8002650:	4903      	ldr	r1, [pc, #12]	; (8002660 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002652:	5ccb      	ldrb	r3, [r1, r3]
 8002654:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002658:	4618      	mov	r0, r3
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40023800 	.word	0x40023800
 8002660:	08005008 	.word	0x08005008

08002664 <__cvt>:
 8002664:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002668:	ec55 4b10 	vmov	r4, r5, d0
 800266c:	2d00      	cmp	r5, #0
 800266e:	460e      	mov	r6, r1
 8002670:	4619      	mov	r1, r3
 8002672:	462b      	mov	r3, r5
 8002674:	bfbb      	ittet	lt
 8002676:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800267a:	461d      	movlt	r5, r3
 800267c:	2300      	movge	r3, #0
 800267e:	232d      	movlt	r3, #45	; 0x2d
 8002680:	700b      	strb	r3, [r1, #0]
 8002682:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002684:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002688:	4691      	mov	r9, r2
 800268a:	f023 0820 	bic.w	r8, r3, #32
 800268e:	bfbc      	itt	lt
 8002690:	4622      	movlt	r2, r4
 8002692:	4614      	movlt	r4, r2
 8002694:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002698:	d005      	beq.n	80026a6 <__cvt+0x42>
 800269a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800269e:	d100      	bne.n	80026a2 <__cvt+0x3e>
 80026a0:	3601      	adds	r6, #1
 80026a2:	2102      	movs	r1, #2
 80026a4:	e000      	b.n	80026a8 <__cvt+0x44>
 80026a6:	2103      	movs	r1, #3
 80026a8:	ab03      	add	r3, sp, #12
 80026aa:	9301      	str	r3, [sp, #4]
 80026ac:	ab02      	add	r3, sp, #8
 80026ae:	9300      	str	r3, [sp, #0]
 80026b0:	ec45 4b10 	vmov	d0, r4, r5
 80026b4:	4653      	mov	r3, sl
 80026b6:	4632      	mov	r2, r6
 80026b8:	f000 fe4a 	bl	8003350 <_dtoa_r>
 80026bc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80026c0:	4607      	mov	r7, r0
 80026c2:	d102      	bne.n	80026ca <__cvt+0x66>
 80026c4:	f019 0f01 	tst.w	r9, #1
 80026c8:	d022      	beq.n	8002710 <__cvt+0xac>
 80026ca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80026ce:	eb07 0906 	add.w	r9, r7, r6
 80026d2:	d110      	bne.n	80026f6 <__cvt+0x92>
 80026d4:	783b      	ldrb	r3, [r7, #0]
 80026d6:	2b30      	cmp	r3, #48	; 0x30
 80026d8:	d10a      	bne.n	80026f0 <__cvt+0x8c>
 80026da:	2200      	movs	r2, #0
 80026dc:	2300      	movs	r3, #0
 80026de:	4620      	mov	r0, r4
 80026e0:	4629      	mov	r1, r5
 80026e2:	f7fe fa01 	bl	8000ae8 <__aeabi_dcmpeq>
 80026e6:	b918      	cbnz	r0, 80026f0 <__cvt+0x8c>
 80026e8:	f1c6 0601 	rsb	r6, r6, #1
 80026ec:	f8ca 6000 	str.w	r6, [sl]
 80026f0:	f8da 3000 	ldr.w	r3, [sl]
 80026f4:	4499      	add	r9, r3
 80026f6:	2200      	movs	r2, #0
 80026f8:	2300      	movs	r3, #0
 80026fa:	4620      	mov	r0, r4
 80026fc:	4629      	mov	r1, r5
 80026fe:	f7fe f9f3 	bl	8000ae8 <__aeabi_dcmpeq>
 8002702:	b108      	cbz	r0, 8002708 <__cvt+0xa4>
 8002704:	f8cd 900c 	str.w	r9, [sp, #12]
 8002708:	2230      	movs	r2, #48	; 0x30
 800270a:	9b03      	ldr	r3, [sp, #12]
 800270c:	454b      	cmp	r3, r9
 800270e:	d307      	bcc.n	8002720 <__cvt+0xbc>
 8002710:	9b03      	ldr	r3, [sp, #12]
 8002712:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002714:	1bdb      	subs	r3, r3, r7
 8002716:	4638      	mov	r0, r7
 8002718:	6013      	str	r3, [r2, #0]
 800271a:	b004      	add	sp, #16
 800271c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002720:	1c59      	adds	r1, r3, #1
 8002722:	9103      	str	r1, [sp, #12]
 8002724:	701a      	strb	r2, [r3, #0]
 8002726:	e7f0      	b.n	800270a <__cvt+0xa6>

08002728 <__exponent>:
 8002728:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800272a:	4603      	mov	r3, r0
 800272c:	2900      	cmp	r1, #0
 800272e:	bfb8      	it	lt
 8002730:	4249      	neglt	r1, r1
 8002732:	f803 2b02 	strb.w	r2, [r3], #2
 8002736:	bfb4      	ite	lt
 8002738:	222d      	movlt	r2, #45	; 0x2d
 800273a:	222b      	movge	r2, #43	; 0x2b
 800273c:	2909      	cmp	r1, #9
 800273e:	7042      	strb	r2, [r0, #1]
 8002740:	dd2a      	ble.n	8002798 <__exponent+0x70>
 8002742:	f10d 0207 	add.w	r2, sp, #7
 8002746:	4617      	mov	r7, r2
 8002748:	260a      	movs	r6, #10
 800274a:	4694      	mov	ip, r2
 800274c:	fb91 f5f6 	sdiv	r5, r1, r6
 8002750:	fb06 1415 	mls	r4, r6, r5, r1
 8002754:	3430      	adds	r4, #48	; 0x30
 8002756:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800275a:	460c      	mov	r4, r1
 800275c:	2c63      	cmp	r4, #99	; 0x63
 800275e:	f102 32ff 	add.w	r2, r2, #4294967295
 8002762:	4629      	mov	r1, r5
 8002764:	dcf1      	bgt.n	800274a <__exponent+0x22>
 8002766:	3130      	adds	r1, #48	; 0x30
 8002768:	f1ac 0402 	sub.w	r4, ip, #2
 800276c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8002770:	1c41      	adds	r1, r0, #1
 8002772:	4622      	mov	r2, r4
 8002774:	42ba      	cmp	r2, r7
 8002776:	d30a      	bcc.n	800278e <__exponent+0x66>
 8002778:	f10d 0209 	add.w	r2, sp, #9
 800277c:	eba2 020c 	sub.w	r2, r2, ip
 8002780:	42bc      	cmp	r4, r7
 8002782:	bf88      	it	hi
 8002784:	2200      	movhi	r2, #0
 8002786:	4413      	add	r3, r2
 8002788:	1a18      	subs	r0, r3, r0
 800278a:	b003      	add	sp, #12
 800278c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800278e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8002792:	f801 5f01 	strb.w	r5, [r1, #1]!
 8002796:	e7ed      	b.n	8002774 <__exponent+0x4c>
 8002798:	2330      	movs	r3, #48	; 0x30
 800279a:	3130      	adds	r1, #48	; 0x30
 800279c:	7083      	strb	r3, [r0, #2]
 800279e:	70c1      	strb	r1, [r0, #3]
 80027a0:	1d03      	adds	r3, r0, #4
 80027a2:	e7f1      	b.n	8002788 <__exponent+0x60>

080027a4 <_printf_float>:
 80027a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027a8:	ed2d 8b02 	vpush	{d8}
 80027ac:	b08d      	sub	sp, #52	; 0x34
 80027ae:	460c      	mov	r4, r1
 80027b0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80027b4:	4616      	mov	r6, r2
 80027b6:	461f      	mov	r7, r3
 80027b8:	4605      	mov	r5, r0
 80027ba:	f000 fcc7 	bl	800314c <_localeconv_r>
 80027be:	f8d0 a000 	ldr.w	sl, [r0]
 80027c2:	4650      	mov	r0, sl
 80027c4:	f7fd fd64 	bl	8000290 <strlen>
 80027c8:	2300      	movs	r3, #0
 80027ca:	930a      	str	r3, [sp, #40]	; 0x28
 80027cc:	6823      	ldr	r3, [r4, #0]
 80027ce:	9305      	str	r3, [sp, #20]
 80027d0:	f8d8 3000 	ldr.w	r3, [r8]
 80027d4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80027d8:	3307      	adds	r3, #7
 80027da:	f023 0307 	bic.w	r3, r3, #7
 80027de:	f103 0208 	add.w	r2, r3, #8
 80027e2:	f8c8 2000 	str.w	r2, [r8]
 80027e6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80027ea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80027ee:	9307      	str	r3, [sp, #28]
 80027f0:	f8cd 8018 	str.w	r8, [sp, #24]
 80027f4:	ee08 0a10 	vmov	s16, r0
 80027f8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80027fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002800:	4b9e      	ldr	r3, [pc, #632]	; (8002a7c <_printf_float+0x2d8>)
 8002802:	f04f 32ff 	mov.w	r2, #4294967295
 8002806:	f7fe f9a1 	bl	8000b4c <__aeabi_dcmpun>
 800280a:	bb88      	cbnz	r0, 8002870 <_printf_float+0xcc>
 800280c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002810:	4b9a      	ldr	r3, [pc, #616]	; (8002a7c <_printf_float+0x2d8>)
 8002812:	f04f 32ff 	mov.w	r2, #4294967295
 8002816:	f7fe f97b 	bl	8000b10 <__aeabi_dcmple>
 800281a:	bb48      	cbnz	r0, 8002870 <_printf_float+0xcc>
 800281c:	2200      	movs	r2, #0
 800281e:	2300      	movs	r3, #0
 8002820:	4640      	mov	r0, r8
 8002822:	4649      	mov	r1, r9
 8002824:	f7fe f96a 	bl	8000afc <__aeabi_dcmplt>
 8002828:	b110      	cbz	r0, 8002830 <_printf_float+0x8c>
 800282a:	232d      	movs	r3, #45	; 0x2d
 800282c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002830:	4a93      	ldr	r2, [pc, #588]	; (8002a80 <_printf_float+0x2dc>)
 8002832:	4b94      	ldr	r3, [pc, #592]	; (8002a84 <_printf_float+0x2e0>)
 8002834:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002838:	bf94      	ite	ls
 800283a:	4690      	movls	r8, r2
 800283c:	4698      	movhi	r8, r3
 800283e:	2303      	movs	r3, #3
 8002840:	6123      	str	r3, [r4, #16]
 8002842:	9b05      	ldr	r3, [sp, #20]
 8002844:	f023 0304 	bic.w	r3, r3, #4
 8002848:	6023      	str	r3, [r4, #0]
 800284a:	f04f 0900 	mov.w	r9, #0
 800284e:	9700      	str	r7, [sp, #0]
 8002850:	4633      	mov	r3, r6
 8002852:	aa0b      	add	r2, sp, #44	; 0x2c
 8002854:	4621      	mov	r1, r4
 8002856:	4628      	mov	r0, r5
 8002858:	f000 f9da 	bl	8002c10 <_printf_common>
 800285c:	3001      	adds	r0, #1
 800285e:	f040 8090 	bne.w	8002982 <_printf_float+0x1de>
 8002862:	f04f 30ff 	mov.w	r0, #4294967295
 8002866:	b00d      	add	sp, #52	; 0x34
 8002868:	ecbd 8b02 	vpop	{d8}
 800286c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002870:	4642      	mov	r2, r8
 8002872:	464b      	mov	r3, r9
 8002874:	4640      	mov	r0, r8
 8002876:	4649      	mov	r1, r9
 8002878:	f7fe f968 	bl	8000b4c <__aeabi_dcmpun>
 800287c:	b140      	cbz	r0, 8002890 <_printf_float+0xec>
 800287e:	464b      	mov	r3, r9
 8002880:	2b00      	cmp	r3, #0
 8002882:	bfbc      	itt	lt
 8002884:	232d      	movlt	r3, #45	; 0x2d
 8002886:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800288a:	4a7f      	ldr	r2, [pc, #508]	; (8002a88 <_printf_float+0x2e4>)
 800288c:	4b7f      	ldr	r3, [pc, #508]	; (8002a8c <_printf_float+0x2e8>)
 800288e:	e7d1      	b.n	8002834 <_printf_float+0x90>
 8002890:	6863      	ldr	r3, [r4, #4]
 8002892:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8002896:	9206      	str	r2, [sp, #24]
 8002898:	1c5a      	adds	r2, r3, #1
 800289a:	d13f      	bne.n	800291c <_printf_float+0x178>
 800289c:	2306      	movs	r3, #6
 800289e:	6063      	str	r3, [r4, #4]
 80028a0:	9b05      	ldr	r3, [sp, #20]
 80028a2:	6861      	ldr	r1, [r4, #4]
 80028a4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80028a8:	2300      	movs	r3, #0
 80028aa:	9303      	str	r3, [sp, #12]
 80028ac:	ab0a      	add	r3, sp, #40	; 0x28
 80028ae:	e9cd b301 	strd	fp, r3, [sp, #4]
 80028b2:	ab09      	add	r3, sp, #36	; 0x24
 80028b4:	ec49 8b10 	vmov	d0, r8, r9
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	6022      	str	r2, [r4, #0]
 80028bc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80028c0:	4628      	mov	r0, r5
 80028c2:	f7ff fecf 	bl	8002664 <__cvt>
 80028c6:	9b06      	ldr	r3, [sp, #24]
 80028c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80028ca:	2b47      	cmp	r3, #71	; 0x47
 80028cc:	4680      	mov	r8, r0
 80028ce:	d108      	bne.n	80028e2 <_printf_float+0x13e>
 80028d0:	1cc8      	adds	r0, r1, #3
 80028d2:	db02      	blt.n	80028da <_printf_float+0x136>
 80028d4:	6863      	ldr	r3, [r4, #4]
 80028d6:	4299      	cmp	r1, r3
 80028d8:	dd41      	ble.n	800295e <_printf_float+0x1ba>
 80028da:	f1ab 0302 	sub.w	r3, fp, #2
 80028de:	fa5f fb83 	uxtb.w	fp, r3
 80028e2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80028e6:	d820      	bhi.n	800292a <_printf_float+0x186>
 80028e8:	3901      	subs	r1, #1
 80028ea:	465a      	mov	r2, fp
 80028ec:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80028f0:	9109      	str	r1, [sp, #36]	; 0x24
 80028f2:	f7ff ff19 	bl	8002728 <__exponent>
 80028f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80028f8:	1813      	adds	r3, r2, r0
 80028fa:	2a01      	cmp	r2, #1
 80028fc:	4681      	mov	r9, r0
 80028fe:	6123      	str	r3, [r4, #16]
 8002900:	dc02      	bgt.n	8002908 <_printf_float+0x164>
 8002902:	6822      	ldr	r2, [r4, #0]
 8002904:	07d2      	lsls	r2, r2, #31
 8002906:	d501      	bpl.n	800290c <_printf_float+0x168>
 8002908:	3301      	adds	r3, #1
 800290a:	6123      	str	r3, [r4, #16]
 800290c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002910:	2b00      	cmp	r3, #0
 8002912:	d09c      	beq.n	800284e <_printf_float+0xaa>
 8002914:	232d      	movs	r3, #45	; 0x2d
 8002916:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800291a:	e798      	b.n	800284e <_printf_float+0xaa>
 800291c:	9a06      	ldr	r2, [sp, #24]
 800291e:	2a47      	cmp	r2, #71	; 0x47
 8002920:	d1be      	bne.n	80028a0 <_printf_float+0xfc>
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1bc      	bne.n	80028a0 <_printf_float+0xfc>
 8002926:	2301      	movs	r3, #1
 8002928:	e7b9      	b.n	800289e <_printf_float+0xfa>
 800292a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800292e:	d118      	bne.n	8002962 <_printf_float+0x1be>
 8002930:	2900      	cmp	r1, #0
 8002932:	6863      	ldr	r3, [r4, #4]
 8002934:	dd0b      	ble.n	800294e <_printf_float+0x1aa>
 8002936:	6121      	str	r1, [r4, #16]
 8002938:	b913      	cbnz	r3, 8002940 <_printf_float+0x19c>
 800293a:	6822      	ldr	r2, [r4, #0]
 800293c:	07d0      	lsls	r0, r2, #31
 800293e:	d502      	bpl.n	8002946 <_printf_float+0x1a2>
 8002940:	3301      	adds	r3, #1
 8002942:	440b      	add	r3, r1
 8002944:	6123      	str	r3, [r4, #16]
 8002946:	65a1      	str	r1, [r4, #88]	; 0x58
 8002948:	f04f 0900 	mov.w	r9, #0
 800294c:	e7de      	b.n	800290c <_printf_float+0x168>
 800294e:	b913      	cbnz	r3, 8002956 <_printf_float+0x1b2>
 8002950:	6822      	ldr	r2, [r4, #0]
 8002952:	07d2      	lsls	r2, r2, #31
 8002954:	d501      	bpl.n	800295a <_printf_float+0x1b6>
 8002956:	3302      	adds	r3, #2
 8002958:	e7f4      	b.n	8002944 <_printf_float+0x1a0>
 800295a:	2301      	movs	r3, #1
 800295c:	e7f2      	b.n	8002944 <_printf_float+0x1a0>
 800295e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8002962:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002964:	4299      	cmp	r1, r3
 8002966:	db05      	blt.n	8002974 <_printf_float+0x1d0>
 8002968:	6823      	ldr	r3, [r4, #0]
 800296a:	6121      	str	r1, [r4, #16]
 800296c:	07d8      	lsls	r0, r3, #31
 800296e:	d5ea      	bpl.n	8002946 <_printf_float+0x1a2>
 8002970:	1c4b      	adds	r3, r1, #1
 8002972:	e7e7      	b.n	8002944 <_printf_float+0x1a0>
 8002974:	2900      	cmp	r1, #0
 8002976:	bfd4      	ite	le
 8002978:	f1c1 0202 	rsble	r2, r1, #2
 800297c:	2201      	movgt	r2, #1
 800297e:	4413      	add	r3, r2
 8002980:	e7e0      	b.n	8002944 <_printf_float+0x1a0>
 8002982:	6823      	ldr	r3, [r4, #0]
 8002984:	055a      	lsls	r2, r3, #21
 8002986:	d407      	bmi.n	8002998 <_printf_float+0x1f4>
 8002988:	6923      	ldr	r3, [r4, #16]
 800298a:	4642      	mov	r2, r8
 800298c:	4631      	mov	r1, r6
 800298e:	4628      	mov	r0, r5
 8002990:	47b8      	blx	r7
 8002992:	3001      	adds	r0, #1
 8002994:	d12c      	bne.n	80029f0 <_printf_float+0x24c>
 8002996:	e764      	b.n	8002862 <_printf_float+0xbe>
 8002998:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800299c:	f240 80e0 	bls.w	8002b60 <_printf_float+0x3bc>
 80029a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80029a4:	2200      	movs	r2, #0
 80029a6:	2300      	movs	r3, #0
 80029a8:	f7fe f89e 	bl	8000ae8 <__aeabi_dcmpeq>
 80029ac:	2800      	cmp	r0, #0
 80029ae:	d034      	beq.n	8002a1a <_printf_float+0x276>
 80029b0:	4a37      	ldr	r2, [pc, #220]	; (8002a90 <_printf_float+0x2ec>)
 80029b2:	2301      	movs	r3, #1
 80029b4:	4631      	mov	r1, r6
 80029b6:	4628      	mov	r0, r5
 80029b8:	47b8      	blx	r7
 80029ba:	3001      	adds	r0, #1
 80029bc:	f43f af51 	beq.w	8002862 <_printf_float+0xbe>
 80029c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80029c4:	429a      	cmp	r2, r3
 80029c6:	db02      	blt.n	80029ce <_printf_float+0x22a>
 80029c8:	6823      	ldr	r3, [r4, #0]
 80029ca:	07d8      	lsls	r0, r3, #31
 80029cc:	d510      	bpl.n	80029f0 <_printf_float+0x24c>
 80029ce:	ee18 3a10 	vmov	r3, s16
 80029d2:	4652      	mov	r2, sl
 80029d4:	4631      	mov	r1, r6
 80029d6:	4628      	mov	r0, r5
 80029d8:	47b8      	blx	r7
 80029da:	3001      	adds	r0, #1
 80029dc:	f43f af41 	beq.w	8002862 <_printf_float+0xbe>
 80029e0:	f04f 0800 	mov.w	r8, #0
 80029e4:	f104 091a 	add.w	r9, r4, #26
 80029e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80029ea:	3b01      	subs	r3, #1
 80029ec:	4543      	cmp	r3, r8
 80029ee:	dc09      	bgt.n	8002a04 <_printf_float+0x260>
 80029f0:	6823      	ldr	r3, [r4, #0]
 80029f2:	079b      	lsls	r3, r3, #30
 80029f4:	f100 8107 	bmi.w	8002c06 <_printf_float+0x462>
 80029f8:	68e0      	ldr	r0, [r4, #12]
 80029fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80029fc:	4298      	cmp	r0, r3
 80029fe:	bfb8      	it	lt
 8002a00:	4618      	movlt	r0, r3
 8002a02:	e730      	b.n	8002866 <_printf_float+0xc2>
 8002a04:	2301      	movs	r3, #1
 8002a06:	464a      	mov	r2, r9
 8002a08:	4631      	mov	r1, r6
 8002a0a:	4628      	mov	r0, r5
 8002a0c:	47b8      	blx	r7
 8002a0e:	3001      	adds	r0, #1
 8002a10:	f43f af27 	beq.w	8002862 <_printf_float+0xbe>
 8002a14:	f108 0801 	add.w	r8, r8, #1
 8002a18:	e7e6      	b.n	80029e8 <_printf_float+0x244>
 8002a1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	dc39      	bgt.n	8002a94 <_printf_float+0x2f0>
 8002a20:	4a1b      	ldr	r2, [pc, #108]	; (8002a90 <_printf_float+0x2ec>)
 8002a22:	2301      	movs	r3, #1
 8002a24:	4631      	mov	r1, r6
 8002a26:	4628      	mov	r0, r5
 8002a28:	47b8      	blx	r7
 8002a2a:	3001      	adds	r0, #1
 8002a2c:	f43f af19 	beq.w	8002862 <_printf_float+0xbe>
 8002a30:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8002a34:	4313      	orrs	r3, r2
 8002a36:	d102      	bne.n	8002a3e <_printf_float+0x29a>
 8002a38:	6823      	ldr	r3, [r4, #0]
 8002a3a:	07d9      	lsls	r1, r3, #31
 8002a3c:	d5d8      	bpl.n	80029f0 <_printf_float+0x24c>
 8002a3e:	ee18 3a10 	vmov	r3, s16
 8002a42:	4652      	mov	r2, sl
 8002a44:	4631      	mov	r1, r6
 8002a46:	4628      	mov	r0, r5
 8002a48:	47b8      	blx	r7
 8002a4a:	3001      	adds	r0, #1
 8002a4c:	f43f af09 	beq.w	8002862 <_printf_float+0xbe>
 8002a50:	f04f 0900 	mov.w	r9, #0
 8002a54:	f104 0a1a 	add.w	sl, r4, #26
 8002a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a5a:	425b      	negs	r3, r3
 8002a5c:	454b      	cmp	r3, r9
 8002a5e:	dc01      	bgt.n	8002a64 <_printf_float+0x2c0>
 8002a60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002a62:	e792      	b.n	800298a <_printf_float+0x1e6>
 8002a64:	2301      	movs	r3, #1
 8002a66:	4652      	mov	r2, sl
 8002a68:	4631      	mov	r1, r6
 8002a6a:	4628      	mov	r0, r5
 8002a6c:	47b8      	blx	r7
 8002a6e:	3001      	adds	r0, #1
 8002a70:	f43f aef7 	beq.w	8002862 <_printf_float+0xbe>
 8002a74:	f109 0901 	add.w	r9, r9, #1
 8002a78:	e7ee      	b.n	8002a58 <_printf_float+0x2b4>
 8002a7a:	bf00      	nop
 8002a7c:	7fefffff 	.word	0x7fefffff
 8002a80:	08005010 	.word	0x08005010
 8002a84:	08005014 	.word	0x08005014
 8002a88:	08005018 	.word	0x08005018
 8002a8c:	0800501c 	.word	0x0800501c
 8002a90:	08005020 	.word	0x08005020
 8002a94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002a96:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	bfa8      	it	ge
 8002a9c:	461a      	movge	r2, r3
 8002a9e:	2a00      	cmp	r2, #0
 8002aa0:	4691      	mov	r9, r2
 8002aa2:	dc37      	bgt.n	8002b14 <_printf_float+0x370>
 8002aa4:	f04f 0b00 	mov.w	fp, #0
 8002aa8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002aac:	f104 021a 	add.w	r2, r4, #26
 8002ab0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002ab2:	9305      	str	r3, [sp, #20]
 8002ab4:	eba3 0309 	sub.w	r3, r3, r9
 8002ab8:	455b      	cmp	r3, fp
 8002aba:	dc33      	bgt.n	8002b24 <_printf_float+0x380>
 8002abc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	db3b      	blt.n	8002b3c <_printf_float+0x398>
 8002ac4:	6823      	ldr	r3, [r4, #0]
 8002ac6:	07da      	lsls	r2, r3, #31
 8002ac8:	d438      	bmi.n	8002b3c <_printf_float+0x398>
 8002aca:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8002ace:	eba2 0903 	sub.w	r9, r2, r3
 8002ad2:	9b05      	ldr	r3, [sp, #20]
 8002ad4:	1ad2      	subs	r2, r2, r3
 8002ad6:	4591      	cmp	r9, r2
 8002ad8:	bfa8      	it	ge
 8002ada:	4691      	movge	r9, r2
 8002adc:	f1b9 0f00 	cmp.w	r9, #0
 8002ae0:	dc35      	bgt.n	8002b4e <_printf_float+0x3aa>
 8002ae2:	f04f 0800 	mov.w	r8, #0
 8002ae6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002aea:	f104 0a1a 	add.w	sl, r4, #26
 8002aee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002af2:	1a9b      	subs	r3, r3, r2
 8002af4:	eba3 0309 	sub.w	r3, r3, r9
 8002af8:	4543      	cmp	r3, r8
 8002afa:	f77f af79 	ble.w	80029f0 <_printf_float+0x24c>
 8002afe:	2301      	movs	r3, #1
 8002b00:	4652      	mov	r2, sl
 8002b02:	4631      	mov	r1, r6
 8002b04:	4628      	mov	r0, r5
 8002b06:	47b8      	blx	r7
 8002b08:	3001      	adds	r0, #1
 8002b0a:	f43f aeaa 	beq.w	8002862 <_printf_float+0xbe>
 8002b0e:	f108 0801 	add.w	r8, r8, #1
 8002b12:	e7ec      	b.n	8002aee <_printf_float+0x34a>
 8002b14:	4613      	mov	r3, r2
 8002b16:	4631      	mov	r1, r6
 8002b18:	4642      	mov	r2, r8
 8002b1a:	4628      	mov	r0, r5
 8002b1c:	47b8      	blx	r7
 8002b1e:	3001      	adds	r0, #1
 8002b20:	d1c0      	bne.n	8002aa4 <_printf_float+0x300>
 8002b22:	e69e      	b.n	8002862 <_printf_float+0xbe>
 8002b24:	2301      	movs	r3, #1
 8002b26:	4631      	mov	r1, r6
 8002b28:	4628      	mov	r0, r5
 8002b2a:	9205      	str	r2, [sp, #20]
 8002b2c:	47b8      	blx	r7
 8002b2e:	3001      	adds	r0, #1
 8002b30:	f43f ae97 	beq.w	8002862 <_printf_float+0xbe>
 8002b34:	9a05      	ldr	r2, [sp, #20]
 8002b36:	f10b 0b01 	add.w	fp, fp, #1
 8002b3a:	e7b9      	b.n	8002ab0 <_printf_float+0x30c>
 8002b3c:	ee18 3a10 	vmov	r3, s16
 8002b40:	4652      	mov	r2, sl
 8002b42:	4631      	mov	r1, r6
 8002b44:	4628      	mov	r0, r5
 8002b46:	47b8      	blx	r7
 8002b48:	3001      	adds	r0, #1
 8002b4a:	d1be      	bne.n	8002aca <_printf_float+0x326>
 8002b4c:	e689      	b.n	8002862 <_printf_float+0xbe>
 8002b4e:	9a05      	ldr	r2, [sp, #20]
 8002b50:	464b      	mov	r3, r9
 8002b52:	4442      	add	r2, r8
 8002b54:	4631      	mov	r1, r6
 8002b56:	4628      	mov	r0, r5
 8002b58:	47b8      	blx	r7
 8002b5a:	3001      	adds	r0, #1
 8002b5c:	d1c1      	bne.n	8002ae2 <_printf_float+0x33e>
 8002b5e:	e680      	b.n	8002862 <_printf_float+0xbe>
 8002b60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002b62:	2a01      	cmp	r2, #1
 8002b64:	dc01      	bgt.n	8002b6a <_printf_float+0x3c6>
 8002b66:	07db      	lsls	r3, r3, #31
 8002b68:	d53a      	bpl.n	8002be0 <_printf_float+0x43c>
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	4642      	mov	r2, r8
 8002b6e:	4631      	mov	r1, r6
 8002b70:	4628      	mov	r0, r5
 8002b72:	47b8      	blx	r7
 8002b74:	3001      	adds	r0, #1
 8002b76:	f43f ae74 	beq.w	8002862 <_printf_float+0xbe>
 8002b7a:	ee18 3a10 	vmov	r3, s16
 8002b7e:	4652      	mov	r2, sl
 8002b80:	4631      	mov	r1, r6
 8002b82:	4628      	mov	r0, r5
 8002b84:	47b8      	blx	r7
 8002b86:	3001      	adds	r0, #1
 8002b88:	f43f ae6b 	beq.w	8002862 <_printf_float+0xbe>
 8002b8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002b90:	2200      	movs	r2, #0
 8002b92:	2300      	movs	r3, #0
 8002b94:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8002b98:	f7fd ffa6 	bl	8000ae8 <__aeabi_dcmpeq>
 8002b9c:	b9d8      	cbnz	r0, 8002bd6 <_printf_float+0x432>
 8002b9e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8002ba2:	f108 0201 	add.w	r2, r8, #1
 8002ba6:	4631      	mov	r1, r6
 8002ba8:	4628      	mov	r0, r5
 8002baa:	47b8      	blx	r7
 8002bac:	3001      	adds	r0, #1
 8002bae:	d10e      	bne.n	8002bce <_printf_float+0x42a>
 8002bb0:	e657      	b.n	8002862 <_printf_float+0xbe>
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	4652      	mov	r2, sl
 8002bb6:	4631      	mov	r1, r6
 8002bb8:	4628      	mov	r0, r5
 8002bba:	47b8      	blx	r7
 8002bbc:	3001      	adds	r0, #1
 8002bbe:	f43f ae50 	beq.w	8002862 <_printf_float+0xbe>
 8002bc2:	f108 0801 	add.w	r8, r8, #1
 8002bc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	4543      	cmp	r3, r8
 8002bcc:	dcf1      	bgt.n	8002bb2 <_printf_float+0x40e>
 8002bce:	464b      	mov	r3, r9
 8002bd0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002bd4:	e6da      	b.n	800298c <_printf_float+0x1e8>
 8002bd6:	f04f 0800 	mov.w	r8, #0
 8002bda:	f104 0a1a 	add.w	sl, r4, #26
 8002bde:	e7f2      	b.n	8002bc6 <_printf_float+0x422>
 8002be0:	2301      	movs	r3, #1
 8002be2:	4642      	mov	r2, r8
 8002be4:	e7df      	b.n	8002ba6 <_printf_float+0x402>
 8002be6:	2301      	movs	r3, #1
 8002be8:	464a      	mov	r2, r9
 8002bea:	4631      	mov	r1, r6
 8002bec:	4628      	mov	r0, r5
 8002bee:	47b8      	blx	r7
 8002bf0:	3001      	adds	r0, #1
 8002bf2:	f43f ae36 	beq.w	8002862 <_printf_float+0xbe>
 8002bf6:	f108 0801 	add.w	r8, r8, #1
 8002bfa:	68e3      	ldr	r3, [r4, #12]
 8002bfc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002bfe:	1a5b      	subs	r3, r3, r1
 8002c00:	4543      	cmp	r3, r8
 8002c02:	dcf0      	bgt.n	8002be6 <_printf_float+0x442>
 8002c04:	e6f8      	b.n	80029f8 <_printf_float+0x254>
 8002c06:	f04f 0800 	mov.w	r8, #0
 8002c0a:	f104 0919 	add.w	r9, r4, #25
 8002c0e:	e7f4      	b.n	8002bfa <_printf_float+0x456>

08002c10 <_printf_common>:
 8002c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c14:	4616      	mov	r6, r2
 8002c16:	4699      	mov	r9, r3
 8002c18:	688a      	ldr	r2, [r1, #8]
 8002c1a:	690b      	ldr	r3, [r1, #16]
 8002c1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c20:	4293      	cmp	r3, r2
 8002c22:	bfb8      	it	lt
 8002c24:	4613      	movlt	r3, r2
 8002c26:	6033      	str	r3, [r6, #0]
 8002c28:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c2c:	4607      	mov	r7, r0
 8002c2e:	460c      	mov	r4, r1
 8002c30:	b10a      	cbz	r2, 8002c36 <_printf_common+0x26>
 8002c32:	3301      	adds	r3, #1
 8002c34:	6033      	str	r3, [r6, #0]
 8002c36:	6823      	ldr	r3, [r4, #0]
 8002c38:	0699      	lsls	r1, r3, #26
 8002c3a:	bf42      	ittt	mi
 8002c3c:	6833      	ldrmi	r3, [r6, #0]
 8002c3e:	3302      	addmi	r3, #2
 8002c40:	6033      	strmi	r3, [r6, #0]
 8002c42:	6825      	ldr	r5, [r4, #0]
 8002c44:	f015 0506 	ands.w	r5, r5, #6
 8002c48:	d106      	bne.n	8002c58 <_printf_common+0x48>
 8002c4a:	f104 0a19 	add.w	sl, r4, #25
 8002c4e:	68e3      	ldr	r3, [r4, #12]
 8002c50:	6832      	ldr	r2, [r6, #0]
 8002c52:	1a9b      	subs	r3, r3, r2
 8002c54:	42ab      	cmp	r3, r5
 8002c56:	dc26      	bgt.n	8002ca6 <_printf_common+0x96>
 8002c58:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002c5c:	1e13      	subs	r3, r2, #0
 8002c5e:	6822      	ldr	r2, [r4, #0]
 8002c60:	bf18      	it	ne
 8002c62:	2301      	movne	r3, #1
 8002c64:	0692      	lsls	r2, r2, #26
 8002c66:	d42b      	bmi.n	8002cc0 <_printf_common+0xb0>
 8002c68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c6c:	4649      	mov	r1, r9
 8002c6e:	4638      	mov	r0, r7
 8002c70:	47c0      	blx	r8
 8002c72:	3001      	adds	r0, #1
 8002c74:	d01e      	beq.n	8002cb4 <_printf_common+0xa4>
 8002c76:	6823      	ldr	r3, [r4, #0]
 8002c78:	6922      	ldr	r2, [r4, #16]
 8002c7a:	f003 0306 	and.w	r3, r3, #6
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	bf02      	ittt	eq
 8002c82:	68e5      	ldreq	r5, [r4, #12]
 8002c84:	6833      	ldreq	r3, [r6, #0]
 8002c86:	1aed      	subeq	r5, r5, r3
 8002c88:	68a3      	ldr	r3, [r4, #8]
 8002c8a:	bf0c      	ite	eq
 8002c8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c90:	2500      	movne	r5, #0
 8002c92:	4293      	cmp	r3, r2
 8002c94:	bfc4      	itt	gt
 8002c96:	1a9b      	subgt	r3, r3, r2
 8002c98:	18ed      	addgt	r5, r5, r3
 8002c9a:	2600      	movs	r6, #0
 8002c9c:	341a      	adds	r4, #26
 8002c9e:	42b5      	cmp	r5, r6
 8002ca0:	d11a      	bne.n	8002cd8 <_printf_common+0xc8>
 8002ca2:	2000      	movs	r0, #0
 8002ca4:	e008      	b.n	8002cb8 <_printf_common+0xa8>
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	4652      	mov	r2, sl
 8002caa:	4649      	mov	r1, r9
 8002cac:	4638      	mov	r0, r7
 8002cae:	47c0      	blx	r8
 8002cb0:	3001      	adds	r0, #1
 8002cb2:	d103      	bne.n	8002cbc <_printf_common+0xac>
 8002cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cbc:	3501      	adds	r5, #1
 8002cbe:	e7c6      	b.n	8002c4e <_printf_common+0x3e>
 8002cc0:	18e1      	adds	r1, r4, r3
 8002cc2:	1c5a      	adds	r2, r3, #1
 8002cc4:	2030      	movs	r0, #48	; 0x30
 8002cc6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002cca:	4422      	add	r2, r4
 8002ccc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002cd0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002cd4:	3302      	adds	r3, #2
 8002cd6:	e7c7      	b.n	8002c68 <_printf_common+0x58>
 8002cd8:	2301      	movs	r3, #1
 8002cda:	4622      	mov	r2, r4
 8002cdc:	4649      	mov	r1, r9
 8002cde:	4638      	mov	r0, r7
 8002ce0:	47c0      	blx	r8
 8002ce2:	3001      	adds	r0, #1
 8002ce4:	d0e6      	beq.n	8002cb4 <_printf_common+0xa4>
 8002ce6:	3601      	adds	r6, #1
 8002ce8:	e7d9      	b.n	8002c9e <_printf_common+0x8e>
	...

08002cec <_printf_i>:
 8002cec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002cf0:	7e0f      	ldrb	r7, [r1, #24]
 8002cf2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002cf4:	2f78      	cmp	r7, #120	; 0x78
 8002cf6:	4691      	mov	r9, r2
 8002cf8:	4680      	mov	r8, r0
 8002cfa:	460c      	mov	r4, r1
 8002cfc:	469a      	mov	sl, r3
 8002cfe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002d02:	d807      	bhi.n	8002d14 <_printf_i+0x28>
 8002d04:	2f62      	cmp	r7, #98	; 0x62
 8002d06:	d80a      	bhi.n	8002d1e <_printf_i+0x32>
 8002d08:	2f00      	cmp	r7, #0
 8002d0a:	f000 80d4 	beq.w	8002eb6 <_printf_i+0x1ca>
 8002d0e:	2f58      	cmp	r7, #88	; 0x58
 8002d10:	f000 80c0 	beq.w	8002e94 <_printf_i+0x1a8>
 8002d14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002d1c:	e03a      	b.n	8002d94 <_printf_i+0xa8>
 8002d1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002d22:	2b15      	cmp	r3, #21
 8002d24:	d8f6      	bhi.n	8002d14 <_printf_i+0x28>
 8002d26:	a101      	add	r1, pc, #4	; (adr r1, 8002d2c <_printf_i+0x40>)
 8002d28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d2c:	08002d85 	.word	0x08002d85
 8002d30:	08002d99 	.word	0x08002d99
 8002d34:	08002d15 	.word	0x08002d15
 8002d38:	08002d15 	.word	0x08002d15
 8002d3c:	08002d15 	.word	0x08002d15
 8002d40:	08002d15 	.word	0x08002d15
 8002d44:	08002d99 	.word	0x08002d99
 8002d48:	08002d15 	.word	0x08002d15
 8002d4c:	08002d15 	.word	0x08002d15
 8002d50:	08002d15 	.word	0x08002d15
 8002d54:	08002d15 	.word	0x08002d15
 8002d58:	08002e9d 	.word	0x08002e9d
 8002d5c:	08002dc5 	.word	0x08002dc5
 8002d60:	08002e57 	.word	0x08002e57
 8002d64:	08002d15 	.word	0x08002d15
 8002d68:	08002d15 	.word	0x08002d15
 8002d6c:	08002ebf 	.word	0x08002ebf
 8002d70:	08002d15 	.word	0x08002d15
 8002d74:	08002dc5 	.word	0x08002dc5
 8002d78:	08002d15 	.word	0x08002d15
 8002d7c:	08002d15 	.word	0x08002d15
 8002d80:	08002e5f 	.word	0x08002e5f
 8002d84:	682b      	ldr	r3, [r5, #0]
 8002d86:	1d1a      	adds	r2, r3, #4
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	602a      	str	r2, [r5, #0]
 8002d8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d94:	2301      	movs	r3, #1
 8002d96:	e09f      	b.n	8002ed8 <_printf_i+0x1ec>
 8002d98:	6820      	ldr	r0, [r4, #0]
 8002d9a:	682b      	ldr	r3, [r5, #0]
 8002d9c:	0607      	lsls	r7, r0, #24
 8002d9e:	f103 0104 	add.w	r1, r3, #4
 8002da2:	6029      	str	r1, [r5, #0]
 8002da4:	d501      	bpl.n	8002daa <_printf_i+0xbe>
 8002da6:	681e      	ldr	r6, [r3, #0]
 8002da8:	e003      	b.n	8002db2 <_printf_i+0xc6>
 8002daa:	0646      	lsls	r6, r0, #25
 8002dac:	d5fb      	bpl.n	8002da6 <_printf_i+0xba>
 8002dae:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002db2:	2e00      	cmp	r6, #0
 8002db4:	da03      	bge.n	8002dbe <_printf_i+0xd2>
 8002db6:	232d      	movs	r3, #45	; 0x2d
 8002db8:	4276      	negs	r6, r6
 8002dba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002dbe:	485a      	ldr	r0, [pc, #360]	; (8002f28 <_printf_i+0x23c>)
 8002dc0:	230a      	movs	r3, #10
 8002dc2:	e012      	b.n	8002dea <_printf_i+0xfe>
 8002dc4:	682b      	ldr	r3, [r5, #0]
 8002dc6:	6820      	ldr	r0, [r4, #0]
 8002dc8:	1d19      	adds	r1, r3, #4
 8002dca:	6029      	str	r1, [r5, #0]
 8002dcc:	0605      	lsls	r5, r0, #24
 8002dce:	d501      	bpl.n	8002dd4 <_printf_i+0xe8>
 8002dd0:	681e      	ldr	r6, [r3, #0]
 8002dd2:	e002      	b.n	8002dda <_printf_i+0xee>
 8002dd4:	0641      	lsls	r1, r0, #25
 8002dd6:	d5fb      	bpl.n	8002dd0 <_printf_i+0xe4>
 8002dd8:	881e      	ldrh	r6, [r3, #0]
 8002dda:	4853      	ldr	r0, [pc, #332]	; (8002f28 <_printf_i+0x23c>)
 8002ddc:	2f6f      	cmp	r7, #111	; 0x6f
 8002dde:	bf0c      	ite	eq
 8002de0:	2308      	moveq	r3, #8
 8002de2:	230a      	movne	r3, #10
 8002de4:	2100      	movs	r1, #0
 8002de6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002dea:	6865      	ldr	r5, [r4, #4]
 8002dec:	60a5      	str	r5, [r4, #8]
 8002dee:	2d00      	cmp	r5, #0
 8002df0:	bfa2      	ittt	ge
 8002df2:	6821      	ldrge	r1, [r4, #0]
 8002df4:	f021 0104 	bicge.w	r1, r1, #4
 8002df8:	6021      	strge	r1, [r4, #0]
 8002dfa:	b90e      	cbnz	r6, 8002e00 <_printf_i+0x114>
 8002dfc:	2d00      	cmp	r5, #0
 8002dfe:	d04b      	beq.n	8002e98 <_printf_i+0x1ac>
 8002e00:	4615      	mov	r5, r2
 8002e02:	fbb6 f1f3 	udiv	r1, r6, r3
 8002e06:	fb03 6711 	mls	r7, r3, r1, r6
 8002e0a:	5dc7      	ldrb	r7, [r0, r7]
 8002e0c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002e10:	4637      	mov	r7, r6
 8002e12:	42bb      	cmp	r3, r7
 8002e14:	460e      	mov	r6, r1
 8002e16:	d9f4      	bls.n	8002e02 <_printf_i+0x116>
 8002e18:	2b08      	cmp	r3, #8
 8002e1a:	d10b      	bne.n	8002e34 <_printf_i+0x148>
 8002e1c:	6823      	ldr	r3, [r4, #0]
 8002e1e:	07de      	lsls	r6, r3, #31
 8002e20:	d508      	bpl.n	8002e34 <_printf_i+0x148>
 8002e22:	6923      	ldr	r3, [r4, #16]
 8002e24:	6861      	ldr	r1, [r4, #4]
 8002e26:	4299      	cmp	r1, r3
 8002e28:	bfde      	ittt	le
 8002e2a:	2330      	movle	r3, #48	; 0x30
 8002e2c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e30:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002e34:	1b52      	subs	r2, r2, r5
 8002e36:	6122      	str	r2, [r4, #16]
 8002e38:	f8cd a000 	str.w	sl, [sp]
 8002e3c:	464b      	mov	r3, r9
 8002e3e:	aa03      	add	r2, sp, #12
 8002e40:	4621      	mov	r1, r4
 8002e42:	4640      	mov	r0, r8
 8002e44:	f7ff fee4 	bl	8002c10 <_printf_common>
 8002e48:	3001      	adds	r0, #1
 8002e4a:	d14a      	bne.n	8002ee2 <_printf_i+0x1f6>
 8002e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e50:	b004      	add	sp, #16
 8002e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e56:	6823      	ldr	r3, [r4, #0]
 8002e58:	f043 0320 	orr.w	r3, r3, #32
 8002e5c:	6023      	str	r3, [r4, #0]
 8002e5e:	4833      	ldr	r0, [pc, #204]	; (8002f2c <_printf_i+0x240>)
 8002e60:	2778      	movs	r7, #120	; 0x78
 8002e62:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002e66:	6823      	ldr	r3, [r4, #0]
 8002e68:	6829      	ldr	r1, [r5, #0]
 8002e6a:	061f      	lsls	r7, r3, #24
 8002e6c:	f851 6b04 	ldr.w	r6, [r1], #4
 8002e70:	d402      	bmi.n	8002e78 <_printf_i+0x18c>
 8002e72:	065f      	lsls	r7, r3, #25
 8002e74:	bf48      	it	mi
 8002e76:	b2b6      	uxthmi	r6, r6
 8002e78:	07df      	lsls	r7, r3, #31
 8002e7a:	bf48      	it	mi
 8002e7c:	f043 0320 	orrmi.w	r3, r3, #32
 8002e80:	6029      	str	r1, [r5, #0]
 8002e82:	bf48      	it	mi
 8002e84:	6023      	strmi	r3, [r4, #0]
 8002e86:	b91e      	cbnz	r6, 8002e90 <_printf_i+0x1a4>
 8002e88:	6823      	ldr	r3, [r4, #0]
 8002e8a:	f023 0320 	bic.w	r3, r3, #32
 8002e8e:	6023      	str	r3, [r4, #0]
 8002e90:	2310      	movs	r3, #16
 8002e92:	e7a7      	b.n	8002de4 <_printf_i+0xf8>
 8002e94:	4824      	ldr	r0, [pc, #144]	; (8002f28 <_printf_i+0x23c>)
 8002e96:	e7e4      	b.n	8002e62 <_printf_i+0x176>
 8002e98:	4615      	mov	r5, r2
 8002e9a:	e7bd      	b.n	8002e18 <_printf_i+0x12c>
 8002e9c:	682b      	ldr	r3, [r5, #0]
 8002e9e:	6826      	ldr	r6, [r4, #0]
 8002ea0:	6961      	ldr	r1, [r4, #20]
 8002ea2:	1d18      	adds	r0, r3, #4
 8002ea4:	6028      	str	r0, [r5, #0]
 8002ea6:	0635      	lsls	r5, r6, #24
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	d501      	bpl.n	8002eb0 <_printf_i+0x1c4>
 8002eac:	6019      	str	r1, [r3, #0]
 8002eae:	e002      	b.n	8002eb6 <_printf_i+0x1ca>
 8002eb0:	0670      	lsls	r0, r6, #25
 8002eb2:	d5fb      	bpl.n	8002eac <_printf_i+0x1c0>
 8002eb4:	8019      	strh	r1, [r3, #0]
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	6123      	str	r3, [r4, #16]
 8002eba:	4615      	mov	r5, r2
 8002ebc:	e7bc      	b.n	8002e38 <_printf_i+0x14c>
 8002ebe:	682b      	ldr	r3, [r5, #0]
 8002ec0:	1d1a      	adds	r2, r3, #4
 8002ec2:	602a      	str	r2, [r5, #0]
 8002ec4:	681d      	ldr	r5, [r3, #0]
 8002ec6:	6862      	ldr	r2, [r4, #4]
 8002ec8:	2100      	movs	r1, #0
 8002eca:	4628      	mov	r0, r5
 8002ecc:	f7fd f990 	bl	80001f0 <memchr>
 8002ed0:	b108      	cbz	r0, 8002ed6 <_printf_i+0x1ea>
 8002ed2:	1b40      	subs	r0, r0, r5
 8002ed4:	6060      	str	r0, [r4, #4]
 8002ed6:	6863      	ldr	r3, [r4, #4]
 8002ed8:	6123      	str	r3, [r4, #16]
 8002eda:	2300      	movs	r3, #0
 8002edc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ee0:	e7aa      	b.n	8002e38 <_printf_i+0x14c>
 8002ee2:	6923      	ldr	r3, [r4, #16]
 8002ee4:	462a      	mov	r2, r5
 8002ee6:	4649      	mov	r1, r9
 8002ee8:	4640      	mov	r0, r8
 8002eea:	47d0      	blx	sl
 8002eec:	3001      	adds	r0, #1
 8002eee:	d0ad      	beq.n	8002e4c <_printf_i+0x160>
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	079b      	lsls	r3, r3, #30
 8002ef4:	d413      	bmi.n	8002f1e <_printf_i+0x232>
 8002ef6:	68e0      	ldr	r0, [r4, #12]
 8002ef8:	9b03      	ldr	r3, [sp, #12]
 8002efa:	4298      	cmp	r0, r3
 8002efc:	bfb8      	it	lt
 8002efe:	4618      	movlt	r0, r3
 8002f00:	e7a6      	b.n	8002e50 <_printf_i+0x164>
 8002f02:	2301      	movs	r3, #1
 8002f04:	4632      	mov	r2, r6
 8002f06:	4649      	mov	r1, r9
 8002f08:	4640      	mov	r0, r8
 8002f0a:	47d0      	blx	sl
 8002f0c:	3001      	adds	r0, #1
 8002f0e:	d09d      	beq.n	8002e4c <_printf_i+0x160>
 8002f10:	3501      	adds	r5, #1
 8002f12:	68e3      	ldr	r3, [r4, #12]
 8002f14:	9903      	ldr	r1, [sp, #12]
 8002f16:	1a5b      	subs	r3, r3, r1
 8002f18:	42ab      	cmp	r3, r5
 8002f1a:	dcf2      	bgt.n	8002f02 <_printf_i+0x216>
 8002f1c:	e7eb      	b.n	8002ef6 <_printf_i+0x20a>
 8002f1e:	2500      	movs	r5, #0
 8002f20:	f104 0619 	add.w	r6, r4, #25
 8002f24:	e7f5      	b.n	8002f12 <_printf_i+0x226>
 8002f26:	bf00      	nop
 8002f28:	08005022 	.word	0x08005022
 8002f2c:	08005033 	.word	0x08005033

08002f30 <std>:
 8002f30:	2300      	movs	r3, #0
 8002f32:	b510      	push	{r4, lr}
 8002f34:	4604      	mov	r4, r0
 8002f36:	e9c0 3300 	strd	r3, r3, [r0]
 8002f3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002f3e:	6083      	str	r3, [r0, #8]
 8002f40:	8181      	strh	r1, [r0, #12]
 8002f42:	6643      	str	r3, [r0, #100]	; 0x64
 8002f44:	81c2      	strh	r2, [r0, #14]
 8002f46:	6183      	str	r3, [r0, #24]
 8002f48:	4619      	mov	r1, r3
 8002f4a:	2208      	movs	r2, #8
 8002f4c:	305c      	adds	r0, #92	; 0x5c
 8002f4e:	f000 f8f4 	bl	800313a <memset>
 8002f52:	4b0d      	ldr	r3, [pc, #52]	; (8002f88 <std+0x58>)
 8002f54:	6263      	str	r3, [r4, #36]	; 0x24
 8002f56:	4b0d      	ldr	r3, [pc, #52]	; (8002f8c <std+0x5c>)
 8002f58:	62a3      	str	r3, [r4, #40]	; 0x28
 8002f5a:	4b0d      	ldr	r3, [pc, #52]	; (8002f90 <std+0x60>)
 8002f5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002f5e:	4b0d      	ldr	r3, [pc, #52]	; (8002f94 <std+0x64>)
 8002f60:	6323      	str	r3, [r4, #48]	; 0x30
 8002f62:	4b0d      	ldr	r3, [pc, #52]	; (8002f98 <std+0x68>)
 8002f64:	6224      	str	r4, [r4, #32]
 8002f66:	429c      	cmp	r4, r3
 8002f68:	d006      	beq.n	8002f78 <std+0x48>
 8002f6a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002f6e:	4294      	cmp	r4, r2
 8002f70:	d002      	beq.n	8002f78 <std+0x48>
 8002f72:	33d0      	adds	r3, #208	; 0xd0
 8002f74:	429c      	cmp	r4, r3
 8002f76:	d105      	bne.n	8002f84 <std+0x54>
 8002f78:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002f7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f80:	f000 b958 	b.w	8003234 <__retarget_lock_init_recursive>
 8002f84:	bd10      	pop	{r4, pc}
 8002f86:	bf00      	nop
 8002f88:	080030b5 	.word	0x080030b5
 8002f8c:	080030d7 	.word	0x080030d7
 8002f90:	0800310f 	.word	0x0800310f
 8002f94:	08003133 	.word	0x08003133
 8002f98:	2000024c 	.word	0x2000024c

08002f9c <stdio_exit_handler>:
 8002f9c:	4a02      	ldr	r2, [pc, #8]	; (8002fa8 <stdio_exit_handler+0xc>)
 8002f9e:	4903      	ldr	r1, [pc, #12]	; (8002fac <stdio_exit_handler+0x10>)
 8002fa0:	4803      	ldr	r0, [pc, #12]	; (8002fb0 <stdio_exit_handler+0x14>)
 8002fa2:	f000 b869 	b.w	8003078 <_fwalk_sglue>
 8002fa6:	bf00      	nop
 8002fa8:	2000000c 	.word	0x2000000c
 8002fac:	08004939 	.word	0x08004939
 8002fb0:	20000018 	.word	0x20000018

08002fb4 <cleanup_stdio>:
 8002fb4:	6841      	ldr	r1, [r0, #4]
 8002fb6:	4b0c      	ldr	r3, [pc, #48]	; (8002fe8 <cleanup_stdio+0x34>)
 8002fb8:	4299      	cmp	r1, r3
 8002fba:	b510      	push	{r4, lr}
 8002fbc:	4604      	mov	r4, r0
 8002fbe:	d001      	beq.n	8002fc4 <cleanup_stdio+0x10>
 8002fc0:	f001 fcba 	bl	8004938 <_fflush_r>
 8002fc4:	68a1      	ldr	r1, [r4, #8]
 8002fc6:	4b09      	ldr	r3, [pc, #36]	; (8002fec <cleanup_stdio+0x38>)
 8002fc8:	4299      	cmp	r1, r3
 8002fca:	d002      	beq.n	8002fd2 <cleanup_stdio+0x1e>
 8002fcc:	4620      	mov	r0, r4
 8002fce:	f001 fcb3 	bl	8004938 <_fflush_r>
 8002fd2:	68e1      	ldr	r1, [r4, #12]
 8002fd4:	4b06      	ldr	r3, [pc, #24]	; (8002ff0 <cleanup_stdio+0x3c>)
 8002fd6:	4299      	cmp	r1, r3
 8002fd8:	d004      	beq.n	8002fe4 <cleanup_stdio+0x30>
 8002fda:	4620      	mov	r0, r4
 8002fdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fe0:	f001 bcaa 	b.w	8004938 <_fflush_r>
 8002fe4:	bd10      	pop	{r4, pc}
 8002fe6:	bf00      	nop
 8002fe8:	2000024c 	.word	0x2000024c
 8002fec:	200002b4 	.word	0x200002b4
 8002ff0:	2000031c 	.word	0x2000031c

08002ff4 <global_stdio_init.part.0>:
 8002ff4:	b510      	push	{r4, lr}
 8002ff6:	4b0b      	ldr	r3, [pc, #44]	; (8003024 <global_stdio_init.part.0+0x30>)
 8002ff8:	4c0b      	ldr	r4, [pc, #44]	; (8003028 <global_stdio_init.part.0+0x34>)
 8002ffa:	4a0c      	ldr	r2, [pc, #48]	; (800302c <global_stdio_init.part.0+0x38>)
 8002ffc:	601a      	str	r2, [r3, #0]
 8002ffe:	4620      	mov	r0, r4
 8003000:	2200      	movs	r2, #0
 8003002:	2104      	movs	r1, #4
 8003004:	f7ff ff94 	bl	8002f30 <std>
 8003008:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800300c:	2201      	movs	r2, #1
 800300e:	2109      	movs	r1, #9
 8003010:	f7ff ff8e 	bl	8002f30 <std>
 8003014:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003018:	2202      	movs	r2, #2
 800301a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800301e:	2112      	movs	r1, #18
 8003020:	f7ff bf86 	b.w	8002f30 <std>
 8003024:	20000384 	.word	0x20000384
 8003028:	2000024c 	.word	0x2000024c
 800302c:	08002f9d 	.word	0x08002f9d

08003030 <__sfp_lock_acquire>:
 8003030:	4801      	ldr	r0, [pc, #4]	; (8003038 <__sfp_lock_acquire+0x8>)
 8003032:	f000 b900 	b.w	8003236 <__retarget_lock_acquire_recursive>
 8003036:	bf00      	nop
 8003038:	2000038d 	.word	0x2000038d

0800303c <__sfp_lock_release>:
 800303c:	4801      	ldr	r0, [pc, #4]	; (8003044 <__sfp_lock_release+0x8>)
 800303e:	f000 b8fb 	b.w	8003238 <__retarget_lock_release_recursive>
 8003042:	bf00      	nop
 8003044:	2000038d 	.word	0x2000038d

08003048 <__sinit>:
 8003048:	b510      	push	{r4, lr}
 800304a:	4604      	mov	r4, r0
 800304c:	f7ff fff0 	bl	8003030 <__sfp_lock_acquire>
 8003050:	6a23      	ldr	r3, [r4, #32]
 8003052:	b11b      	cbz	r3, 800305c <__sinit+0x14>
 8003054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003058:	f7ff bff0 	b.w	800303c <__sfp_lock_release>
 800305c:	4b04      	ldr	r3, [pc, #16]	; (8003070 <__sinit+0x28>)
 800305e:	6223      	str	r3, [r4, #32]
 8003060:	4b04      	ldr	r3, [pc, #16]	; (8003074 <__sinit+0x2c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1f5      	bne.n	8003054 <__sinit+0xc>
 8003068:	f7ff ffc4 	bl	8002ff4 <global_stdio_init.part.0>
 800306c:	e7f2      	b.n	8003054 <__sinit+0xc>
 800306e:	bf00      	nop
 8003070:	08002fb5 	.word	0x08002fb5
 8003074:	20000384 	.word	0x20000384

08003078 <_fwalk_sglue>:
 8003078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800307c:	4607      	mov	r7, r0
 800307e:	4688      	mov	r8, r1
 8003080:	4614      	mov	r4, r2
 8003082:	2600      	movs	r6, #0
 8003084:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003088:	f1b9 0901 	subs.w	r9, r9, #1
 800308c:	d505      	bpl.n	800309a <_fwalk_sglue+0x22>
 800308e:	6824      	ldr	r4, [r4, #0]
 8003090:	2c00      	cmp	r4, #0
 8003092:	d1f7      	bne.n	8003084 <_fwalk_sglue+0xc>
 8003094:	4630      	mov	r0, r6
 8003096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800309a:	89ab      	ldrh	r3, [r5, #12]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d907      	bls.n	80030b0 <_fwalk_sglue+0x38>
 80030a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80030a4:	3301      	adds	r3, #1
 80030a6:	d003      	beq.n	80030b0 <_fwalk_sglue+0x38>
 80030a8:	4629      	mov	r1, r5
 80030aa:	4638      	mov	r0, r7
 80030ac:	47c0      	blx	r8
 80030ae:	4306      	orrs	r6, r0
 80030b0:	3568      	adds	r5, #104	; 0x68
 80030b2:	e7e9      	b.n	8003088 <_fwalk_sglue+0x10>

080030b4 <__sread>:
 80030b4:	b510      	push	{r4, lr}
 80030b6:	460c      	mov	r4, r1
 80030b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030bc:	f000 f86c 	bl	8003198 <_read_r>
 80030c0:	2800      	cmp	r0, #0
 80030c2:	bfab      	itete	ge
 80030c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80030c6:	89a3      	ldrhlt	r3, [r4, #12]
 80030c8:	181b      	addge	r3, r3, r0
 80030ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80030ce:	bfac      	ite	ge
 80030d0:	6563      	strge	r3, [r4, #84]	; 0x54
 80030d2:	81a3      	strhlt	r3, [r4, #12]
 80030d4:	bd10      	pop	{r4, pc}

080030d6 <__swrite>:
 80030d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030da:	461f      	mov	r7, r3
 80030dc:	898b      	ldrh	r3, [r1, #12]
 80030de:	05db      	lsls	r3, r3, #23
 80030e0:	4605      	mov	r5, r0
 80030e2:	460c      	mov	r4, r1
 80030e4:	4616      	mov	r6, r2
 80030e6:	d505      	bpl.n	80030f4 <__swrite+0x1e>
 80030e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030ec:	2302      	movs	r3, #2
 80030ee:	2200      	movs	r2, #0
 80030f0:	f000 f840 	bl	8003174 <_lseek_r>
 80030f4:	89a3      	ldrh	r3, [r4, #12]
 80030f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80030fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80030fe:	81a3      	strh	r3, [r4, #12]
 8003100:	4632      	mov	r2, r6
 8003102:	463b      	mov	r3, r7
 8003104:	4628      	mov	r0, r5
 8003106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800310a:	f000 b857 	b.w	80031bc <_write_r>

0800310e <__sseek>:
 800310e:	b510      	push	{r4, lr}
 8003110:	460c      	mov	r4, r1
 8003112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003116:	f000 f82d 	bl	8003174 <_lseek_r>
 800311a:	1c43      	adds	r3, r0, #1
 800311c:	89a3      	ldrh	r3, [r4, #12]
 800311e:	bf15      	itete	ne
 8003120:	6560      	strne	r0, [r4, #84]	; 0x54
 8003122:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003126:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800312a:	81a3      	strheq	r3, [r4, #12]
 800312c:	bf18      	it	ne
 800312e:	81a3      	strhne	r3, [r4, #12]
 8003130:	bd10      	pop	{r4, pc}

08003132 <__sclose>:
 8003132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003136:	f000 b80d 	b.w	8003154 <_close_r>

0800313a <memset>:
 800313a:	4402      	add	r2, r0
 800313c:	4603      	mov	r3, r0
 800313e:	4293      	cmp	r3, r2
 8003140:	d100      	bne.n	8003144 <memset+0xa>
 8003142:	4770      	bx	lr
 8003144:	f803 1b01 	strb.w	r1, [r3], #1
 8003148:	e7f9      	b.n	800313e <memset+0x4>
	...

0800314c <_localeconv_r>:
 800314c:	4800      	ldr	r0, [pc, #0]	; (8003150 <_localeconv_r+0x4>)
 800314e:	4770      	bx	lr
 8003150:	20000158 	.word	0x20000158

08003154 <_close_r>:
 8003154:	b538      	push	{r3, r4, r5, lr}
 8003156:	4d06      	ldr	r5, [pc, #24]	; (8003170 <_close_r+0x1c>)
 8003158:	2300      	movs	r3, #0
 800315a:	4604      	mov	r4, r0
 800315c:	4608      	mov	r0, r1
 800315e:	602b      	str	r3, [r5, #0]
 8003160:	f7fe f881 	bl	8001266 <_close>
 8003164:	1c43      	adds	r3, r0, #1
 8003166:	d102      	bne.n	800316e <_close_r+0x1a>
 8003168:	682b      	ldr	r3, [r5, #0]
 800316a:	b103      	cbz	r3, 800316e <_close_r+0x1a>
 800316c:	6023      	str	r3, [r4, #0]
 800316e:	bd38      	pop	{r3, r4, r5, pc}
 8003170:	20000388 	.word	0x20000388

08003174 <_lseek_r>:
 8003174:	b538      	push	{r3, r4, r5, lr}
 8003176:	4d07      	ldr	r5, [pc, #28]	; (8003194 <_lseek_r+0x20>)
 8003178:	4604      	mov	r4, r0
 800317a:	4608      	mov	r0, r1
 800317c:	4611      	mov	r1, r2
 800317e:	2200      	movs	r2, #0
 8003180:	602a      	str	r2, [r5, #0]
 8003182:	461a      	mov	r2, r3
 8003184:	f7fe f896 	bl	80012b4 <_lseek>
 8003188:	1c43      	adds	r3, r0, #1
 800318a:	d102      	bne.n	8003192 <_lseek_r+0x1e>
 800318c:	682b      	ldr	r3, [r5, #0]
 800318e:	b103      	cbz	r3, 8003192 <_lseek_r+0x1e>
 8003190:	6023      	str	r3, [r4, #0]
 8003192:	bd38      	pop	{r3, r4, r5, pc}
 8003194:	20000388 	.word	0x20000388

08003198 <_read_r>:
 8003198:	b538      	push	{r3, r4, r5, lr}
 800319a:	4d07      	ldr	r5, [pc, #28]	; (80031b8 <_read_r+0x20>)
 800319c:	4604      	mov	r4, r0
 800319e:	4608      	mov	r0, r1
 80031a0:	4611      	mov	r1, r2
 80031a2:	2200      	movs	r2, #0
 80031a4:	602a      	str	r2, [r5, #0]
 80031a6:	461a      	mov	r2, r3
 80031a8:	f7fe f824 	bl	80011f4 <_read>
 80031ac:	1c43      	adds	r3, r0, #1
 80031ae:	d102      	bne.n	80031b6 <_read_r+0x1e>
 80031b0:	682b      	ldr	r3, [r5, #0]
 80031b2:	b103      	cbz	r3, 80031b6 <_read_r+0x1e>
 80031b4:	6023      	str	r3, [r4, #0]
 80031b6:	bd38      	pop	{r3, r4, r5, pc}
 80031b8:	20000388 	.word	0x20000388

080031bc <_write_r>:
 80031bc:	b538      	push	{r3, r4, r5, lr}
 80031be:	4d07      	ldr	r5, [pc, #28]	; (80031dc <_write_r+0x20>)
 80031c0:	4604      	mov	r4, r0
 80031c2:	4608      	mov	r0, r1
 80031c4:	4611      	mov	r1, r2
 80031c6:	2200      	movs	r2, #0
 80031c8:	602a      	str	r2, [r5, #0]
 80031ca:	461a      	mov	r2, r3
 80031cc:	f7fe f82f 	bl	800122e <_write>
 80031d0:	1c43      	adds	r3, r0, #1
 80031d2:	d102      	bne.n	80031da <_write_r+0x1e>
 80031d4:	682b      	ldr	r3, [r5, #0]
 80031d6:	b103      	cbz	r3, 80031da <_write_r+0x1e>
 80031d8:	6023      	str	r3, [r4, #0]
 80031da:	bd38      	pop	{r3, r4, r5, pc}
 80031dc:	20000388 	.word	0x20000388

080031e0 <__errno>:
 80031e0:	4b01      	ldr	r3, [pc, #4]	; (80031e8 <__errno+0x8>)
 80031e2:	6818      	ldr	r0, [r3, #0]
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	20000064 	.word	0x20000064

080031ec <__libc_init_array>:
 80031ec:	b570      	push	{r4, r5, r6, lr}
 80031ee:	4d0d      	ldr	r5, [pc, #52]	; (8003224 <__libc_init_array+0x38>)
 80031f0:	4c0d      	ldr	r4, [pc, #52]	; (8003228 <__libc_init_array+0x3c>)
 80031f2:	1b64      	subs	r4, r4, r5
 80031f4:	10a4      	asrs	r4, r4, #2
 80031f6:	2600      	movs	r6, #0
 80031f8:	42a6      	cmp	r6, r4
 80031fa:	d109      	bne.n	8003210 <__libc_init_array+0x24>
 80031fc:	4d0b      	ldr	r5, [pc, #44]	; (800322c <__libc_init_array+0x40>)
 80031fe:	4c0c      	ldr	r4, [pc, #48]	; (8003230 <__libc_init_array+0x44>)
 8003200:	f001 feee 	bl	8004fe0 <_init>
 8003204:	1b64      	subs	r4, r4, r5
 8003206:	10a4      	asrs	r4, r4, #2
 8003208:	2600      	movs	r6, #0
 800320a:	42a6      	cmp	r6, r4
 800320c:	d105      	bne.n	800321a <__libc_init_array+0x2e>
 800320e:	bd70      	pop	{r4, r5, r6, pc}
 8003210:	f855 3b04 	ldr.w	r3, [r5], #4
 8003214:	4798      	blx	r3
 8003216:	3601      	adds	r6, #1
 8003218:	e7ee      	b.n	80031f8 <__libc_init_array+0xc>
 800321a:	f855 3b04 	ldr.w	r3, [r5], #4
 800321e:	4798      	blx	r3
 8003220:	3601      	adds	r6, #1
 8003222:	e7f2      	b.n	800320a <__libc_init_array+0x1e>
 8003224:	0800538c 	.word	0x0800538c
 8003228:	0800538c 	.word	0x0800538c
 800322c:	0800538c 	.word	0x0800538c
 8003230:	08005390 	.word	0x08005390

08003234 <__retarget_lock_init_recursive>:
 8003234:	4770      	bx	lr

08003236 <__retarget_lock_acquire_recursive>:
 8003236:	4770      	bx	lr

08003238 <__retarget_lock_release_recursive>:
 8003238:	4770      	bx	lr

0800323a <quorem>:
 800323a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800323e:	6903      	ldr	r3, [r0, #16]
 8003240:	690c      	ldr	r4, [r1, #16]
 8003242:	42a3      	cmp	r3, r4
 8003244:	4607      	mov	r7, r0
 8003246:	db7e      	blt.n	8003346 <quorem+0x10c>
 8003248:	3c01      	subs	r4, #1
 800324a:	f101 0814 	add.w	r8, r1, #20
 800324e:	f100 0514 	add.w	r5, r0, #20
 8003252:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003256:	9301      	str	r3, [sp, #4]
 8003258:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800325c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003260:	3301      	adds	r3, #1
 8003262:	429a      	cmp	r2, r3
 8003264:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003268:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800326c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003270:	d331      	bcc.n	80032d6 <quorem+0x9c>
 8003272:	f04f 0e00 	mov.w	lr, #0
 8003276:	4640      	mov	r0, r8
 8003278:	46ac      	mov	ip, r5
 800327a:	46f2      	mov	sl, lr
 800327c:	f850 2b04 	ldr.w	r2, [r0], #4
 8003280:	b293      	uxth	r3, r2
 8003282:	fb06 e303 	mla	r3, r6, r3, lr
 8003286:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800328a:	0c1a      	lsrs	r2, r3, #16
 800328c:	b29b      	uxth	r3, r3
 800328e:	ebaa 0303 	sub.w	r3, sl, r3
 8003292:	f8dc a000 	ldr.w	sl, [ip]
 8003296:	fa13 f38a 	uxtah	r3, r3, sl
 800329a:	fb06 220e 	mla	r2, r6, lr, r2
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	9b00      	ldr	r3, [sp, #0]
 80032a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80032a6:	b292      	uxth	r2, r2
 80032a8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80032ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80032b0:	f8bd 3000 	ldrh.w	r3, [sp]
 80032b4:	4581      	cmp	r9, r0
 80032b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80032ba:	f84c 3b04 	str.w	r3, [ip], #4
 80032be:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80032c2:	d2db      	bcs.n	800327c <quorem+0x42>
 80032c4:	f855 300b 	ldr.w	r3, [r5, fp]
 80032c8:	b92b      	cbnz	r3, 80032d6 <quorem+0x9c>
 80032ca:	9b01      	ldr	r3, [sp, #4]
 80032cc:	3b04      	subs	r3, #4
 80032ce:	429d      	cmp	r5, r3
 80032d0:	461a      	mov	r2, r3
 80032d2:	d32c      	bcc.n	800332e <quorem+0xf4>
 80032d4:	613c      	str	r4, [r7, #16]
 80032d6:	4638      	mov	r0, r7
 80032d8:	f001 f9a8 	bl	800462c <__mcmp>
 80032dc:	2800      	cmp	r0, #0
 80032de:	db22      	blt.n	8003326 <quorem+0xec>
 80032e0:	3601      	adds	r6, #1
 80032e2:	4629      	mov	r1, r5
 80032e4:	2000      	movs	r0, #0
 80032e6:	f858 2b04 	ldr.w	r2, [r8], #4
 80032ea:	f8d1 c000 	ldr.w	ip, [r1]
 80032ee:	b293      	uxth	r3, r2
 80032f0:	1ac3      	subs	r3, r0, r3
 80032f2:	0c12      	lsrs	r2, r2, #16
 80032f4:	fa13 f38c 	uxtah	r3, r3, ip
 80032f8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80032fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003300:	b29b      	uxth	r3, r3
 8003302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003306:	45c1      	cmp	r9, r8
 8003308:	f841 3b04 	str.w	r3, [r1], #4
 800330c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003310:	d2e9      	bcs.n	80032e6 <quorem+0xac>
 8003312:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003316:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800331a:	b922      	cbnz	r2, 8003326 <quorem+0xec>
 800331c:	3b04      	subs	r3, #4
 800331e:	429d      	cmp	r5, r3
 8003320:	461a      	mov	r2, r3
 8003322:	d30a      	bcc.n	800333a <quorem+0x100>
 8003324:	613c      	str	r4, [r7, #16]
 8003326:	4630      	mov	r0, r6
 8003328:	b003      	add	sp, #12
 800332a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800332e:	6812      	ldr	r2, [r2, #0]
 8003330:	3b04      	subs	r3, #4
 8003332:	2a00      	cmp	r2, #0
 8003334:	d1ce      	bne.n	80032d4 <quorem+0x9a>
 8003336:	3c01      	subs	r4, #1
 8003338:	e7c9      	b.n	80032ce <quorem+0x94>
 800333a:	6812      	ldr	r2, [r2, #0]
 800333c:	3b04      	subs	r3, #4
 800333e:	2a00      	cmp	r2, #0
 8003340:	d1f0      	bne.n	8003324 <quorem+0xea>
 8003342:	3c01      	subs	r4, #1
 8003344:	e7eb      	b.n	800331e <quorem+0xe4>
 8003346:	2000      	movs	r0, #0
 8003348:	e7ee      	b.n	8003328 <quorem+0xee>
 800334a:	0000      	movs	r0, r0
 800334c:	0000      	movs	r0, r0
	...

08003350 <_dtoa_r>:
 8003350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003354:	ed2d 8b04 	vpush	{d8-d9}
 8003358:	69c5      	ldr	r5, [r0, #28]
 800335a:	b093      	sub	sp, #76	; 0x4c
 800335c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8003360:	ec57 6b10 	vmov	r6, r7, d0
 8003364:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003368:	9107      	str	r1, [sp, #28]
 800336a:	4604      	mov	r4, r0
 800336c:	920a      	str	r2, [sp, #40]	; 0x28
 800336e:	930d      	str	r3, [sp, #52]	; 0x34
 8003370:	b975      	cbnz	r5, 8003390 <_dtoa_r+0x40>
 8003372:	2010      	movs	r0, #16
 8003374:	f000 fe2a 	bl	8003fcc <malloc>
 8003378:	4602      	mov	r2, r0
 800337a:	61e0      	str	r0, [r4, #28]
 800337c:	b920      	cbnz	r0, 8003388 <_dtoa_r+0x38>
 800337e:	4bae      	ldr	r3, [pc, #696]	; (8003638 <_dtoa_r+0x2e8>)
 8003380:	21ef      	movs	r1, #239	; 0xef
 8003382:	48ae      	ldr	r0, [pc, #696]	; (800363c <_dtoa_r+0x2ec>)
 8003384:	f001 fb1e 	bl	80049c4 <__assert_func>
 8003388:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800338c:	6005      	str	r5, [r0, #0]
 800338e:	60c5      	str	r5, [r0, #12]
 8003390:	69e3      	ldr	r3, [r4, #28]
 8003392:	6819      	ldr	r1, [r3, #0]
 8003394:	b151      	cbz	r1, 80033ac <_dtoa_r+0x5c>
 8003396:	685a      	ldr	r2, [r3, #4]
 8003398:	604a      	str	r2, [r1, #4]
 800339a:	2301      	movs	r3, #1
 800339c:	4093      	lsls	r3, r2
 800339e:	608b      	str	r3, [r1, #8]
 80033a0:	4620      	mov	r0, r4
 80033a2:	f000 ff07 	bl	80041b4 <_Bfree>
 80033a6:	69e3      	ldr	r3, [r4, #28]
 80033a8:	2200      	movs	r2, #0
 80033aa:	601a      	str	r2, [r3, #0]
 80033ac:	1e3b      	subs	r3, r7, #0
 80033ae:	bfbb      	ittet	lt
 80033b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80033b4:	9303      	strlt	r3, [sp, #12]
 80033b6:	2300      	movge	r3, #0
 80033b8:	2201      	movlt	r2, #1
 80033ba:	bfac      	ite	ge
 80033bc:	f8c8 3000 	strge.w	r3, [r8]
 80033c0:	f8c8 2000 	strlt.w	r2, [r8]
 80033c4:	4b9e      	ldr	r3, [pc, #632]	; (8003640 <_dtoa_r+0x2f0>)
 80033c6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80033ca:	ea33 0308 	bics.w	r3, r3, r8
 80033ce:	d11b      	bne.n	8003408 <_dtoa_r+0xb8>
 80033d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80033d2:	f242 730f 	movw	r3, #9999	; 0x270f
 80033d6:	6013      	str	r3, [r2, #0]
 80033d8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80033dc:	4333      	orrs	r3, r6
 80033de:	f000 8593 	beq.w	8003f08 <_dtoa_r+0xbb8>
 80033e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80033e4:	b963      	cbnz	r3, 8003400 <_dtoa_r+0xb0>
 80033e6:	4b97      	ldr	r3, [pc, #604]	; (8003644 <_dtoa_r+0x2f4>)
 80033e8:	e027      	b.n	800343a <_dtoa_r+0xea>
 80033ea:	4b97      	ldr	r3, [pc, #604]	; (8003648 <_dtoa_r+0x2f8>)
 80033ec:	9300      	str	r3, [sp, #0]
 80033ee:	3308      	adds	r3, #8
 80033f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80033f2:	6013      	str	r3, [r2, #0]
 80033f4:	9800      	ldr	r0, [sp, #0]
 80033f6:	b013      	add	sp, #76	; 0x4c
 80033f8:	ecbd 8b04 	vpop	{d8-d9}
 80033fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003400:	4b90      	ldr	r3, [pc, #576]	; (8003644 <_dtoa_r+0x2f4>)
 8003402:	9300      	str	r3, [sp, #0]
 8003404:	3303      	adds	r3, #3
 8003406:	e7f3      	b.n	80033f0 <_dtoa_r+0xa0>
 8003408:	ed9d 7b02 	vldr	d7, [sp, #8]
 800340c:	2200      	movs	r2, #0
 800340e:	ec51 0b17 	vmov	r0, r1, d7
 8003412:	eeb0 8a47 	vmov.f32	s16, s14
 8003416:	eef0 8a67 	vmov.f32	s17, s15
 800341a:	2300      	movs	r3, #0
 800341c:	f7fd fb64 	bl	8000ae8 <__aeabi_dcmpeq>
 8003420:	4681      	mov	r9, r0
 8003422:	b160      	cbz	r0, 800343e <_dtoa_r+0xee>
 8003424:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003426:	2301      	movs	r3, #1
 8003428:	6013      	str	r3, [r2, #0]
 800342a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800342c:	2b00      	cmp	r3, #0
 800342e:	f000 8568 	beq.w	8003f02 <_dtoa_r+0xbb2>
 8003432:	4b86      	ldr	r3, [pc, #536]	; (800364c <_dtoa_r+0x2fc>)
 8003434:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003436:	6013      	str	r3, [r2, #0]
 8003438:	3b01      	subs	r3, #1
 800343a:	9300      	str	r3, [sp, #0]
 800343c:	e7da      	b.n	80033f4 <_dtoa_r+0xa4>
 800343e:	aa10      	add	r2, sp, #64	; 0x40
 8003440:	a911      	add	r1, sp, #68	; 0x44
 8003442:	4620      	mov	r0, r4
 8003444:	eeb0 0a48 	vmov.f32	s0, s16
 8003448:	eef0 0a68 	vmov.f32	s1, s17
 800344c:	f001 f994 	bl	8004778 <__d2b>
 8003450:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003454:	4682      	mov	sl, r0
 8003456:	2d00      	cmp	r5, #0
 8003458:	d07f      	beq.n	800355a <_dtoa_r+0x20a>
 800345a:	ee18 3a90 	vmov	r3, s17
 800345e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003462:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8003466:	ec51 0b18 	vmov	r0, r1, d8
 800346a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800346e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003472:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8003476:	4619      	mov	r1, r3
 8003478:	2200      	movs	r2, #0
 800347a:	4b75      	ldr	r3, [pc, #468]	; (8003650 <_dtoa_r+0x300>)
 800347c:	f7fc ff14 	bl	80002a8 <__aeabi_dsub>
 8003480:	a367      	add	r3, pc, #412	; (adr r3, 8003620 <_dtoa_r+0x2d0>)
 8003482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003486:	f7fd f8c7 	bl	8000618 <__aeabi_dmul>
 800348a:	a367      	add	r3, pc, #412	; (adr r3, 8003628 <_dtoa_r+0x2d8>)
 800348c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003490:	f7fc ff0c 	bl	80002ac <__adddf3>
 8003494:	4606      	mov	r6, r0
 8003496:	4628      	mov	r0, r5
 8003498:	460f      	mov	r7, r1
 800349a:	f7fd f853 	bl	8000544 <__aeabi_i2d>
 800349e:	a364      	add	r3, pc, #400	; (adr r3, 8003630 <_dtoa_r+0x2e0>)
 80034a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a4:	f7fd f8b8 	bl	8000618 <__aeabi_dmul>
 80034a8:	4602      	mov	r2, r0
 80034aa:	460b      	mov	r3, r1
 80034ac:	4630      	mov	r0, r6
 80034ae:	4639      	mov	r1, r7
 80034b0:	f7fc fefc 	bl	80002ac <__adddf3>
 80034b4:	4606      	mov	r6, r0
 80034b6:	460f      	mov	r7, r1
 80034b8:	f7fd fb5e 	bl	8000b78 <__aeabi_d2iz>
 80034bc:	2200      	movs	r2, #0
 80034be:	4683      	mov	fp, r0
 80034c0:	2300      	movs	r3, #0
 80034c2:	4630      	mov	r0, r6
 80034c4:	4639      	mov	r1, r7
 80034c6:	f7fd fb19 	bl	8000afc <__aeabi_dcmplt>
 80034ca:	b148      	cbz	r0, 80034e0 <_dtoa_r+0x190>
 80034cc:	4658      	mov	r0, fp
 80034ce:	f7fd f839 	bl	8000544 <__aeabi_i2d>
 80034d2:	4632      	mov	r2, r6
 80034d4:	463b      	mov	r3, r7
 80034d6:	f7fd fb07 	bl	8000ae8 <__aeabi_dcmpeq>
 80034da:	b908      	cbnz	r0, 80034e0 <_dtoa_r+0x190>
 80034dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80034e0:	f1bb 0f16 	cmp.w	fp, #22
 80034e4:	d857      	bhi.n	8003596 <_dtoa_r+0x246>
 80034e6:	4b5b      	ldr	r3, [pc, #364]	; (8003654 <_dtoa_r+0x304>)
 80034e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80034ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f0:	ec51 0b18 	vmov	r0, r1, d8
 80034f4:	f7fd fb02 	bl	8000afc <__aeabi_dcmplt>
 80034f8:	2800      	cmp	r0, #0
 80034fa:	d04e      	beq.n	800359a <_dtoa_r+0x24a>
 80034fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003500:	2300      	movs	r3, #0
 8003502:	930c      	str	r3, [sp, #48]	; 0x30
 8003504:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003506:	1b5b      	subs	r3, r3, r5
 8003508:	1e5a      	subs	r2, r3, #1
 800350a:	bf45      	ittet	mi
 800350c:	f1c3 0301 	rsbmi	r3, r3, #1
 8003510:	9305      	strmi	r3, [sp, #20]
 8003512:	2300      	movpl	r3, #0
 8003514:	2300      	movmi	r3, #0
 8003516:	9206      	str	r2, [sp, #24]
 8003518:	bf54      	ite	pl
 800351a:	9305      	strpl	r3, [sp, #20]
 800351c:	9306      	strmi	r3, [sp, #24]
 800351e:	f1bb 0f00 	cmp.w	fp, #0
 8003522:	db3c      	blt.n	800359e <_dtoa_r+0x24e>
 8003524:	9b06      	ldr	r3, [sp, #24]
 8003526:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800352a:	445b      	add	r3, fp
 800352c:	9306      	str	r3, [sp, #24]
 800352e:	2300      	movs	r3, #0
 8003530:	9308      	str	r3, [sp, #32]
 8003532:	9b07      	ldr	r3, [sp, #28]
 8003534:	2b09      	cmp	r3, #9
 8003536:	d868      	bhi.n	800360a <_dtoa_r+0x2ba>
 8003538:	2b05      	cmp	r3, #5
 800353a:	bfc4      	itt	gt
 800353c:	3b04      	subgt	r3, #4
 800353e:	9307      	strgt	r3, [sp, #28]
 8003540:	9b07      	ldr	r3, [sp, #28]
 8003542:	f1a3 0302 	sub.w	r3, r3, #2
 8003546:	bfcc      	ite	gt
 8003548:	2500      	movgt	r5, #0
 800354a:	2501      	movle	r5, #1
 800354c:	2b03      	cmp	r3, #3
 800354e:	f200 8085 	bhi.w	800365c <_dtoa_r+0x30c>
 8003552:	e8df f003 	tbb	[pc, r3]
 8003556:	3b2e      	.short	0x3b2e
 8003558:	5839      	.short	0x5839
 800355a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800355e:	441d      	add	r5, r3
 8003560:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003564:	2b20      	cmp	r3, #32
 8003566:	bfc1      	itttt	gt
 8003568:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800356c:	fa08 f803 	lslgt.w	r8, r8, r3
 8003570:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8003574:	fa26 f303 	lsrgt.w	r3, r6, r3
 8003578:	bfd6      	itet	le
 800357a:	f1c3 0320 	rsble	r3, r3, #32
 800357e:	ea48 0003 	orrgt.w	r0, r8, r3
 8003582:	fa06 f003 	lslle.w	r0, r6, r3
 8003586:	f7fc ffcd 	bl	8000524 <__aeabi_ui2d>
 800358a:	2201      	movs	r2, #1
 800358c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8003590:	3d01      	subs	r5, #1
 8003592:	920e      	str	r2, [sp, #56]	; 0x38
 8003594:	e76f      	b.n	8003476 <_dtoa_r+0x126>
 8003596:	2301      	movs	r3, #1
 8003598:	e7b3      	b.n	8003502 <_dtoa_r+0x1b2>
 800359a:	900c      	str	r0, [sp, #48]	; 0x30
 800359c:	e7b2      	b.n	8003504 <_dtoa_r+0x1b4>
 800359e:	9b05      	ldr	r3, [sp, #20]
 80035a0:	eba3 030b 	sub.w	r3, r3, fp
 80035a4:	9305      	str	r3, [sp, #20]
 80035a6:	f1cb 0300 	rsb	r3, fp, #0
 80035aa:	9308      	str	r3, [sp, #32]
 80035ac:	2300      	movs	r3, #0
 80035ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80035b0:	e7bf      	b.n	8003532 <_dtoa_r+0x1e2>
 80035b2:	2300      	movs	r3, #0
 80035b4:	9309      	str	r3, [sp, #36]	; 0x24
 80035b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	dc52      	bgt.n	8003662 <_dtoa_r+0x312>
 80035bc:	2301      	movs	r3, #1
 80035be:	9301      	str	r3, [sp, #4]
 80035c0:	9304      	str	r3, [sp, #16]
 80035c2:	461a      	mov	r2, r3
 80035c4:	920a      	str	r2, [sp, #40]	; 0x28
 80035c6:	e00b      	b.n	80035e0 <_dtoa_r+0x290>
 80035c8:	2301      	movs	r3, #1
 80035ca:	e7f3      	b.n	80035b4 <_dtoa_r+0x264>
 80035cc:	2300      	movs	r3, #0
 80035ce:	9309      	str	r3, [sp, #36]	; 0x24
 80035d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035d2:	445b      	add	r3, fp
 80035d4:	9301      	str	r3, [sp, #4]
 80035d6:	3301      	adds	r3, #1
 80035d8:	2b01      	cmp	r3, #1
 80035da:	9304      	str	r3, [sp, #16]
 80035dc:	bfb8      	it	lt
 80035de:	2301      	movlt	r3, #1
 80035e0:	69e0      	ldr	r0, [r4, #28]
 80035e2:	2100      	movs	r1, #0
 80035e4:	2204      	movs	r2, #4
 80035e6:	f102 0614 	add.w	r6, r2, #20
 80035ea:	429e      	cmp	r6, r3
 80035ec:	d93d      	bls.n	800366a <_dtoa_r+0x31a>
 80035ee:	6041      	str	r1, [r0, #4]
 80035f0:	4620      	mov	r0, r4
 80035f2:	f000 fd9f 	bl	8004134 <_Balloc>
 80035f6:	9000      	str	r0, [sp, #0]
 80035f8:	2800      	cmp	r0, #0
 80035fa:	d139      	bne.n	8003670 <_dtoa_r+0x320>
 80035fc:	4b16      	ldr	r3, [pc, #88]	; (8003658 <_dtoa_r+0x308>)
 80035fe:	4602      	mov	r2, r0
 8003600:	f240 11af 	movw	r1, #431	; 0x1af
 8003604:	e6bd      	b.n	8003382 <_dtoa_r+0x32>
 8003606:	2301      	movs	r3, #1
 8003608:	e7e1      	b.n	80035ce <_dtoa_r+0x27e>
 800360a:	2501      	movs	r5, #1
 800360c:	2300      	movs	r3, #0
 800360e:	9307      	str	r3, [sp, #28]
 8003610:	9509      	str	r5, [sp, #36]	; 0x24
 8003612:	f04f 33ff 	mov.w	r3, #4294967295
 8003616:	9301      	str	r3, [sp, #4]
 8003618:	9304      	str	r3, [sp, #16]
 800361a:	2200      	movs	r2, #0
 800361c:	2312      	movs	r3, #18
 800361e:	e7d1      	b.n	80035c4 <_dtoa_r+0x274>
 8003620:	636f4361 	.word	0x636f4361
 8003624:	3fd287a7 	.word	0x3fd287a7
 8003628:	8b60c8b3 	.word	0x8b60c8b3
 800362c:	3fc68a28 	.word	0x3fc68a28
 8003630:	509f79fb 	.word	0x509f79fb
 8003634:	3fd34413 	.word	0x3fd34413
 8003638:	08005051 	.word	0x08005051
 800363c:	08005068 	.word	0x08005068
 8003640:	7ff00000 	.word	0x7ff00000
 8003644:	0800504d 	.word	0x0800504d
 8003648:	08005044 	.word	0x08005044
 800364c:	08005021 	.word	0x08005021
 8003650:	3ff80000 	.word	0x3ff80000
 8003654:	08005158 	.word	0x08005158
 8003658:	080050c0 	.word	0x080050c0
 800365c:	2301      	movs	r3, #1
 800365e:	9309      	str	r3, [sp, #36]	; 0x24
 8003660:	e7d7      	b.n	8003612 <_dtoa_r+0x2c2>
 8003662:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003664:	9301      	str	r3, [sp, #4]
 8003666:	9304      	str	r3, [sp, #16]
 8003668:	e7ba      	b.n	80035e0 <_dtoa_r+0x290>
 800366a:	3101      	adds	r1, #1
 800366c:	0052      	lsls	r2, r2, #1
 800366e:	e7ba      	b.n	80035e6 <_dtoa_r+0x296>
 8003670:	69e3      	ldr	r3, [r4, #28]
 8003672:	9a00      	ldr	r2, [sp, #0]
 8003674:	601a      	str	r2, [r3, #0]
 8003676:	9b04      	ldr	r3, [sp, #16]
 8003678:	2b0e      	cmp	r3, #14
 800367a:	f200 80a8 	bhi.w	80037ce <_dtoa_r+0x47e>
 800367e:	2d00      	cmp	r5, #0
 8003680:	f000 80a5 	beq.w	80037ce <_dtoa_r+0x47e>
 8003684:	f1bb 0f00 	cmp.w	fp, #0
 8003688:	dd38      	ble.n	80036fc <_dtoa_r+0x3ac>
 800368a:	4bc0      	ldr	r3, [pc, #768]	; (800398c <_dtoa_r+0x63c>)
 800368c:	f00b 020f 	and.w	r2, fp, #15
 8003690:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003694:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8003698:	e9d3 6700 	ldrd	r6, r7, [r3]
 800369c:	ea4f 182b 	mov.w	r8, fp, asr #4
 80036a0:	d019      	beq.n	80036d6 <_dtoa_r+0x386>
 80036a2:	4bbb      	ldr	r3, [pc, #748]	; (8003990 <_dtoa_r+0x640>)
 80036a4:	ec51 0b18 	vmov	r0, r1, d8
 80036a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80036ac:	f7fd f8de 	bl	800086c <__aeabi_ddiv>
 80036b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80036b4:	f008 080f 	and.w	r8, r8, #15
 80036b8:	2503      	movs	r5, #3
 80036ba:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8003990 <_dtoa_r+0x640>
 80036be:	f1b8 0f00 	cmp.w	r8, #0
 80036c2:	d10a      	bne.n	80036da <_dtoa_r+0x38a>
 80036c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80036c8:	4632      	mov	r2, r6
 80036ca:	463b      	mov	r3, r7
 80036cc:	f7fd f8ce 	bl	800086c <__aeabi_ddiv>
 80036d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80036d4:	e02b      	b.n	800372e <_dtoa_r+0x3de>
 80036d6:	2502      	movs	r5, #2
 80036d8:	e7ef      	b.n	80036ba <_dtoa_r+0x36a>
 80036da:	f018 0f01 	tst.w	r8, #1
 80036de:	d008      	beq.n	80036f2 <_dtoa_r+0x3a2>
 80036e0:	4630      	mov	r0, r6
 80036e2:	4639      	mov	r1, r7
 80036e4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80036e8:	f7fc ff96 	bl	8000618 <__aeabi_dmul>
 80036ec:	3501      	adds	r5, #1
 80036ee:	4606      	mov	r6, r0
 80036f0:	460f      	mov	r7, r1
 80036f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80036f6:	f109 0908 	add.w	r9, r9, #8
 80036fa:	e7e0      	b.n	80036be <_dtoa_r+0x36e>
 80036fc:	f000 809f 	beq.w	800383e <_dtoa_r+0x4ee>
 8003700:	f1cb 0600 	rsb	r6, fp, #0
 8003704:	4ba1      	ldr	r3, [pc, #644]	; (800398c <_dtoa_r+0x63c>)
 8003706:	4fa2      	ldr	r7, [pc, #648]	; (8003990 <_dtoa_r+0x640>)
 8003708:	f006 020f 	and.w	r2, r6, #15
 800370c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003714:	ec51 0b18 	vmov	r0, r1, d8
 8003718:	f7fc ff7e 	bl	8000618 <__aeabi_dmul>
 800371c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003720:	1136      	asrs	r6, r6, #4
 8003722:	2300      	movs	r3, #0
 8003724:	2502      	movs	r5, #2
 8003726:	2e00      	cmp	r6, #0
 8003728:	d17e      	bne.n	8003828 <_dtoa_r+0x4d8>
 800372a:	2b00      	cmp	r3, #0
 800372c:	d1d0      	bne.n	80036d0 <_dtoa_r+0x380>
 800372e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003730:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8003734:	2b00      	cmp	r3, #0
 8003736:	f000 8084 	beq.w	8003842 <_dtoa_r+0x4f2>
 800373a:	4b96      	ldr	r3, [pc, #600]	; (8003994 <_dtoa_r+0x644>)
 800373c:	2200      	movs	r2, #0
 800373e:	4640      	mov	r0, r8
 8003740:	4649      	mov	r1, r9
 8003742:	f7fd f9db 	bl	8000afc <__aeabi_dcmplt>
 8003746:	2800      	cmp	r0, #0
 8003748:	d07b      	beq.n	8003842 <_dtoa_r+0x4f2>
 800374a:	9b04      	ldr	r3, [sp, #16]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d078      	beq.n	8003842 <_dtoa_r+0x4f2>
 8003750:	9b01      	ldr	r3, [sp, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	dd39      	ble.n	80037ca <_dtoa_r+0x47a>
 8003756:	4b90      	ldr	r3, [pc, #576]	; (8003998 <_dtoa_r+0x648>)
 8003758:	2200      	movs	r2, #0
 800375a:	4640      	mov	r0, r8
 800375c:	4649      	mov	r1, r9
 800375e:	f7fc ff5b 	bl	8000618 <__aeabi_dmul>
 8003762:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003766:	9e01      	ldr	r6, [sp, #4]
 8003768:	f10b 37ff 	add.w	r7, fp, #4294967295
 800376c:	3501      	adds	r5, #1
 800376e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8003772:	4628      	mov	r0, r5
 8003774:	f7fc fee6 	bl	8000544 <__aeabi_i2d>
 8003778:	4642      	mov	r2, r8
 800377a:	464b      	mov	r3, r9
 800377c:	f7fc ff4c 	bl	8000618 <__aeabi_dmul>
 8003780:	4b86      	ldr	r3, [pc, #536]	; (800399c <_dtoa_r+0x64c>)
 8003782:	2200      	movs	r2, #0
 8003784:	f7fc fd92 	bl	80002ac <__adddf3>
 8003788:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800378c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003790:	9303      	str	r3, [sp, #12]
 8003792:	2e00      	cmp	r6, #0
 8003794:	d158      	bne.n	8003848 <_dtoa_r+0x4f8>
 8003796:	4b82      	ldr	r3, [pc, #520]	; (80039a0 <_dtoa_r+0x650>)
 8003798:	2200      	movs	r2, #0
 800379a:	4640      	mov	r0, r8
 800379c:	4649      	mov	r1, r9
 800379e:	f7fc fd83 	bl	80002a8 <__aeabi_dsub>
 80037a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80037a6:	4680      	mov	r8, r0
 80037a8:	4689      	mov	r9, r1
 80037aa:	f7fd f9c5 	bl	8000b38 <__aeabi_dcmpgt>
 80037ae:	2800      	cmp	r0, #0
 80037b0:	f040 8296 	bne.w	8003ce0 <_dtoa_r+0x990>
 80037b4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80037b8:	4640      	mov	r0, r8
 80037ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80037be:	4649      	mov	r1, r9
 80037c0:	f7fd f99c 	bl	8000afc <__aeabi_dcmplt>
 80037c4:	2800      	cmp	r0, #0
 80037c6:	f040 8289 	bne.w	8003cdc <_dtoa_r+0x98c>
 80037ca:	ed8d 8b02 	vstr	d8, [sp, #8]
 80037ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	f2c0 814e 	blt.w	8003a72 <_dtoa_r+0x722>
 80037d6:	f1bb 0f0e 	cmp.w	fp, #14
 80037da:	f300 814a 	bgt.w	8003a72 <_dtoa_r+0x722>
 80037de:	4b6b      	ldr	r3, [pc, #428]	; (800398c <_dtoa_r+0x63c>)
 80037e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80037e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80037e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f280 80dc 	bge.w	80039a8 <_dtoa_r+0x658>
 80037f0:	9b04      	ldr	r3, [sp, #16]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	f300 80d8 	bgt.w	80039a8 <_dtoa_r+0x658>
 80037f8:	f040 826f 	bne.w	8003cda <_dtoa_r+0x98a>
 80037fc:	4b68      	ldr	r3, [pc, #416]	; (80039a0 <_dtoa_r+0x650>)
 80037fe:	2200      	movs	r2, #0
 8003800:	4640      	mov	r0, r8
 8003802:	4649      	mov	r1, r9
 8003804:	f7fc ff08 	bl	8000618 <__aeabi_dmul>
 8003808:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800380c:	f7fd f98a 	bl	8000b24 <__aeabi_dcmpge>
 8003810:	9e04      	ldr	r6, [sp, #16]
 8003812:	4637      	mov	r7, r6
 8003814:	2800      	cmp	r0, #0
 8003816:	f040 8245 	bne.w	8003ca4 <_dtoa_r+0x954>
 800381a:	9d00      	ldr	r5, [sp, #0]
 800381c:	2331      	movs	r3, #49	; 0x31
 800381e:	f805 3b01 	strb.w	r3, [r5], #1
 8003822:	f10b 0b01 	add.w	fp, fp, #1
 8003826:	e241      	b.n	8003cac <_dtoa_r+0x95c>
 8003828:	07f2      	lsls	r2, r6, #31
 800382a:	d505      	bpl.n	8003838 <_dtoa_r+0x4e8>
 800382c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003830:	f7fc fef2 	bl	8000618 <__aeabi_dmul>
 8003834:	3501      	adds	r5, #1
 8003836:	2301      	movs	r3, #1
 8003838:	1076      	asrs	r6, r6, #1
 800383a:	3708      	adds	r7, #8
 800383c:	e773      	b.n	8003726 <_dtoa_r+0x3d6>
 800383e:	2502      	movs	r5, #2
 8003840:	e775      	b.n	800372e <_dtoa_r+0x3de>
 8003842:	9e04      	ldr	r6, [sp, #16]
 8003844:	465f      	mov	r7, fp
 8003846:	e792      	b.n	800376e <_dtoa_r+0x41e>
 8003848:	9900      	ldr	r1, [sp, #0]
 800384a:	4b50      	ldr	r3, [pc, #320]	; (800398c <_dtoa_r+0x63c>)
 800384c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003850:	4431      	add	r1, r6
 8003852:	9102      	str	r1, [sp, #8]
 8003854:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003856:	eeb0 9a47 	vmov.f32	s18, s14
 800385a:	eef0 9a67 	vmov.f32	s19, s15
 800385e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003862:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003866:	2900      	cmp	r1, #0
 8003868:	d044      	beq.n	80038f4 <_dtoa_r+0x5a4>
 800386a:	494e      	ldr	r1, [pc, #312]	; (80039a4 <_dtoa_r+0x654>)
 800386c:	2000      	movs	r0, #0
 800386e:	f7fc fffd 	bl	800086c <__aeabi_ddiv>
 8003872:	ec53 2b19 	vmov	r2, r3, d9
 8003876:	f7fc fd17 	bl	80002a8 <__aeabi_dsub>
 800387a:	9d00      	ldr	r5, [sp, #0]
 800387c:	ec41 0b19 	vmov	d9, r0, r1
 8003880:	4649      	mov	r1, r9
 8003882:	4640      	mov	r0, r8
 8003884:	f7fd f978 	bl	8000b78 <__aeabi_d2iz>
 8003888:	4606      	mov	r6, r0
 800388a:	f7fc fe5b 	bl	8000544 <__aeabi_i2d>
 800388e:	4602      	mov	r2, r0
 8003890:	460b      	mov	r3, r1
 8003892:	4640      	mov	r0, r8
 8003894:	4649      	mov	r1, r9
 8003896:	f7fc fd07 	bl	80002a8 <__aeabi_dsub>
 800389a:	3630      	adds	r6, #48	; 0x30
 800389c:	f805 6b01 	strb.w	r6, [r5], #1
 80038a0:	ec53 2b19 	vmov	r2, r3, d9
 80038a4:	4680      	mov	r8, r0
 80038a6:	4689      	mov	r9, r1
 80038a8:	f7fd f928 	bl	8000afc <__aeabi_dcmplt>
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d164      	bne.n	800397a <_dtoa_r+0x62a>
 80038b0:	4642      	mov	r2, r8
 80038b2:	464b      	mov	r3, r9
 80038b4:	4937      	ldr	r1, [pc, #220]	; (8003994 <_dtoa_r+0x644>)
 80038b6:	2000      	movs	r0, #0
 80038b8:	f7fc fcf6 	bl	80002a8 <__aeabi_dsub>
 80038bc:	ec53 2b19 	vmov	r2, r3, d9
 80038c0:	f7fd f91c 	bl	8000afc <__aeabi_dcmplt>
 80038c4:	2800      	cmp	r0, #0
 80038c6:	f040 80b6 	bne.w	8003a36 <_dtoa_r+0x6e6>
 80038ca:	9b02      	ldr	r3, [sp, #8]
 80038cc:	429d      	cmp	r5, r3
 80038ce:	f43f af7c 	beq.w	80037ca <_dtoa_r+0x47a>
 80038d2:	4b31      	ldr	r3, [pc, #196]	; (8003998 <_dtoa_r+0x648>)
 80038d4:	ec51 0b19 	vmov	r0, r1, d9
 80038d8:	2200      	movs	r2, #0
 80038da:	f7fc fe9d 	bl	8000618 <__aeabi_dmul>
 80038de:	4b2e      	ldr	r3, [pc, #184]	; (8003998 <_dtoa_r+0x648>)
 80038e0:	ec41 0b19 	vmov	d9, r0, r1
 80038e4:	2200      	movs	r2, #0
 80038e6:	4640      	mov	r0, r8
 80038e8:	4649      	mov	r1, r9
 80038ea:	f7fc fe95 	bl	8000618 <__aeabi_dmul>
 80038ee:	4680      	mov	r8, r0
 80038f0:	4689      	mov	r9, r1
 80038f2:	e7c5      	b.n	8003880 <_dtoa_r+0x530>
 80038f4:	ec51 0b17 	vmov	r0, r1, d7
 80038f8:	f7fc fe8e 	bl	8000618 <__aeabi_dmul>
 80038fc:	9b02      	ldr	r3, [sp, #8]
 80038fe:	9d00      	ldr	r5, [sp, #0]
 8003900:	930f      	str	r3, [sp, #60]	; 0x3c
 8003902:	ec41 0b19 	vmov	d9, r0, r1
 8003906:	4649      	mov	r1, r9
 8003908:	4640      	mov	r0, r8
 800390a:	f7fd f935 	bl	8000b78 <__aeabi_d2iz>
 800390e:	4606      	mov	r6, r0
 8003910:	f7fc fe18 	bl	8000544 <__aeabi_i2d>
 8003914:	3630      	adds	r6, #48	; 0x30
 8003916:	4602      	mov	r2, r0
 8003918:	460b      	mov	r3, r1
 800391a:	4640      	mov	r0, r8
 800391c:	4649      	mov	r1, r9
 800391e:	f7fc fcc3 	bl	80002a8 <__aeabi_dsub>
 8003922:	f805 6b01 	strb.w	r6, [r5], #1
 8003926:	9b02      	ldr	r3, [sp, #8]
 8003928:	429d      	cmp	r5, r3
 800392a:	4680      	mov	r8, r0
 800392c:	4689      	mov	r9, r1
 800392e:	f04f 0200 	mov.w	r2, #0
 8003932:	d124      	bne.n	800397e <_dtoa_r+0x62e>
 8003934:	4b1b      	ldr	r3, [pc, #108]	; (80039a4 <_dtoa_r+0x654>)
 8003936:	ec51 0b19 	vmov	r0, r1, d9
 800393a:	f7fc fcb7 	bl	80002ac <__adddf3>
 800393e:	4602      	mov	r2, r0
 8003940:	460b      	mov	r3, r1
 8003942:	4640      	mov	r0, r8
 8003944:	4649      	mov	r1, r9
 8003946:	f7fd f8f7 	bl	8000b38 <__aeabi_dcmpgt>
 800394a:	2800      	cmp	r0, #0
 800394c:	d173      	bne.n	8003a36 <_dtoa_r+0x6e6>
 800394e:	ec53 2b19 	vmov	r2, r3, d9
 8003952:	4914      	ldr	r1, [pc, #80]	; (80039a4 <_dtoa_r+0x654>)
 8003954:	2000      	movs	r0, #0
 8003956:	f7fc fca7 	bl	80002a8 <__aeabi_dsub>
 800395a:	4602      	mov	r2, r0
 800395c:	460b      	mov	r3, r1
 800395e:	4640      	mov	r0, r8
 8003960:	4649      	mov	r1, r9
 8003962:	f7fd f8cb 	bl	8000afc <__aeabi_dcmplt>
 8003966:	2800      	cmp	r0, #0
 8003968:	f43f af2f 	beq.w	80037ca <_dtoa_r+0x47a>
 800396c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800396e:	1e6b      	subs	r3, r5, #1
 8003970:	930f      	str	r3, [sp, #60]	; 0x3c
 8003972:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003976:	2b30      	cmp	r3, #48	; 0x30
 8003978:	d0f8      	beq.n	800396c <_dtoa_r+0x61c>
 800397a:	46bb      	mov	fp, r7
 800397c:	e04a      	b.n	8003a14 <_dtoa_r+0x6c4>
 800397e:	4b06      	ldr	r3, [pc, #24]	; (8003998 <_dtoa_r+0x648>)
 8003980:	f7fc fe4a 	bl	8000618 <__aeabi_dmul>
 8003984:	4680      	mov	r8, r0
 8003986:	4689      	mov	r9, r1
 8003988:	e7bd      	b.n	8003906 <_dtoa_r+0x5b6>
 800398a:	bf00      	nop
 800398c:	08005158 	.word	0x08005158
 8003990:	08005130 	.word	0x08005130
 8003994:	3ff00000 	.word	0x3ff00000
 8003998:	40240000 	.word	0x40240000
 800399c:	401c0000 	.word	0x401c0000
 80039a0:	40140000 	.word	0x40140000
 80039a4:	3fe00000 	.word	0x3fe00000
 80039a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80039ac:	9d00      	ldr	r5, [sp, #0]
 80039ae:	4642      	mov	r2, r8
 80039b0:	464b      	mov	r3, r9
 80039b2:	4630      	mov	r0, r6
 80039b4:	4639      	mov	r1, r7
 80039b6:	f7fc ff59 	bl	800086c <__aeabi_ddiv>
 80039ba:	f7fd f8dd 	bl	8000b78 <__aeabi_d2iz>
 80039be:	9001      	str	r0, [sp, #4]
 80039c0:	f7fc fdc0 	bl	8000544 <__aeabi_i2d>
 80039c4:	4642      	mov	r2, r8
 80039c6:	464b      	mov	r3, r9
 80039c8:	f7fc fe26 	bl	8000618 <__aeabi_dmul>
 80039cc:	4602      	mov	r2, r0
 80039ce:	460b      	mov	r3, r1
 80039d0:	4630      	mov	r0, r6
 80039d2:	4639      	mov	r1, r7
 80039d4:	f7fc fc68 	bl	80002a8 <__aeabi_dsub>
 80039d8:	9e01      	ldr	r6, [sp, #4]
 80039da:	9f04      	ldr	r7, [sp, #16]
 80039dc:	3630      	adds	r6, #48	; 0x30
 80039de:	f805 6b01 	strb.w	r6, [r5], #1
 80039e2:	9e00      	ldr	r6, [sp, #0]
 80039e4:	1bae      	subs	r6, r5, r6
 80039e6:	42b7      	cmp	r7, r6
 80039e8:	4602      	mov	r2, r0
 80039ea:	460b      	mov	r3, r1
 80039ec:	d134      	bne.n	8003a58 <_dtoa_r+0x708>
 80039ee:	f7fc fc5d 	bl	80002ac <__adddf3>
 80039f2:	4642      	mov	r2, r8
 80039f4:	464b      	mov	r3, r9
 80039f6:	4606      	mov	r6, r0
 80039f8:	460f      	mov	r7, r1
 80039fa:	f7fd f89d 	bl	8000b38 <__aeabi_dcmpgt>
 80039fe:	b9c8      	cbnz	r0, 8003a34 <_dtoa_r+0x6e4>
 8003a00:	4642      	mov	r2, r8
 8003a02:	464b      	mov	r3, r9
 8003a04:	4630      	mov	r0, r6
 8003a06:	4639      	mov	r1, r7
 8003a08:	f7fd f86e 	bl	8000ae8 <__aeabi_dcmpeq>
 8003a0c:	b110      	cbz	r0, 8003a14 <_dtoa_r+0x6c4>
 8003a0e:	9b01      	ldr	r3, [sp, #4]
 8003a10:	07db      	lsls	r3, r3, #31
 8003a12:	d40f      	bmi.n	8003a34 <_dtoa_r+0x6e4>
 8003a14:	4651      	mov	r1, sl
 8003a16:	4620      	mov	r0, r4
 8003a18:	f000 fbcc 	bl	80041b4 <_Bfree>
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003a20:	702b      	strb	r3, [r5, #0]
 8003a22:	f10b 0301 	add.w	r3, fp, #1
 8003a26:	6013      	str	r3, [r2, #0]
 8003a28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f43f ace2 	beq.w	80033f4 <_dtoa_r+0xa4>
 8003a30:	601d      	str	r5, [r3, #0]
 8003a32:	e4df      	b.n	80033f4 <_dtoa_r+0xa4>
 8003a34:	465f      	mov	r7, fp
 8003a36:	462b      	mov	r3, r5
 8003a38:	461d      	mov	r5, r3
 8003a3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003a3e:	2a39      	cmp	r2, #57	; 0x39
 8003a40:	d106      	bne.n	8003a50 <_dtoa_r+0x700>
 8003a42:	9a00      	ldr	r2, [sp, #0]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d1f7      	bne.n	8003a38 <_dtoa_r+0x6e8>
 8003a48:	9900      	ldr	r1, [sp, #0]
 8003a4a:	2230      	movs	r2, #48	; 0x30
 8003a4c:	3701      	adds	r7, #1
 8003a4e:	700a      	strb	r2, [r1, #0]
 8003a50:	781a      	ldrb	r2, [r3, #0]
 8003a52:	3201      	adds	r2, #1
 8003a54:	701a      	strb	r2, [r3, #0]
 8003a56:	e790      	b.n	800397a <_dtoa_r+0x62a>
 8003a58:	4ba3      	ldr	r3, [pc, #652]	; (8003ce8 <_dtoa_r+0x998>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f7fc fddc 	bl	8000618 <__aeabi_dmul>
 8003a60:	2200      	movs	r2, #0
 8003a62:	2300      	movs	r3, #0
 8003a64:	4606      	mov	r6, r0
 8003a66:	460f      	mov	r7, r1
 8003a68:	f7fd f83e 	bl	8000ae8 <__aeabi_dcmpeq>
 8003a6c:	2800      	cmp	r0, #0
 8003a6e:	d09e      	beq.n	80039ae <_dtoa_r+0x65e>
 8003a70:	e7d0      	b.n	8003a14 <_dtoa_r+0x6c4>
 8003a72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a74:	2a00      	cmp	r2, #0
 8003a76:	f000 80ca 	beq.w	8003c0e <_dtoa_r+0x8be>
 8003a7a:	9a07      	ldr	r2, [sp, #28]
 8003a7c:	2a01      	cmp	r2, #1
 8003a7e:	f300 80ad 	bgt.w	8003bdc <_dtoa_r+0x88c>
 8003a82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a84:	2a00      	cmp	r2, #0
 8003a86:	f000 80a5 	beq.w	8003bd4 <_dtoa_r+0x884>
 8003a8a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003a8e:	9e08      	ldr	r6, [sp, #32]
 8003a90:	9d05      	ldr	r5, [sp, #20]
 8003a92:	9a05      	ldr	r2, [sp, #20]
 8003a94:	441a      	add	r2, r3
 8003a96:	9205      	str	r2, [sp, #20]
 8003a98:	9a06      	ldr	r2, [sp, #24]
 8003a9a:	2101      	movs	r1, #1
 8003a9c:	441a      	add	r2, r3
 8003a9e:	4620      	mov	r0, r4
 8003aa0:	9206      	str	r2, [sp, #24]
 8003aa2:	f000 fc3d 	bl	8004320 <__i2b>
 8003aa6:	4607      	mov	r7, r0
 8003aa8:	b165      	cbz	r5, 8003ac4 <_dtoa_r+0x774>
 8003aaa:	9b06      	ldr	r3, [sp, #24]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	dd09      	ble.n	8003ac4 <_dtoa_r+0x774>
 8003ab0:	42ab      	cmp	r3, r5
 8003ab2:	9a05      	ldr	r2, [sp, #20]
 8003ab4:	bfa8      	it	ge
 8003ab6:	462b      	movge	r3, r5
 8003ab8:	1ad2      	subs	r2, r2, r3
 8003aba:	9205      	str	r2, [sp, #20]
 8003abc:	9a06      	ldr	r2, [sp, #24]
 8003abe:	1aed      	subs	r5, r5, r3
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	9306      	str	r3, [sp, #24]
 8003ac4:	9b08      	ldr	r3, [sp, #32]
 8003ac6:	b1f3      	cbz	r3, 8003b06 <_dtoa_r+0x7b6>
 8003ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f000 80a3 	beq.w	8003c16 <_dtoa_r+0x8c6>
 8003ad0:	2e00      	cmp	r6, #0
 8003ad2:	dd10      	ble.n	8003af6 <_dtoa_r+0x7a6>
 8003ad4:	4639      	mov	r1, r7
 8003ad6:	4632      	mov	r2, r6
 8003ad8:	4620      	mov	r0, r4
 8003ada:	f000 fce1 	bl	80044a0 <__pow5mult>
 8003ade:	4652      	mov	r2, sl
 8003ae0:	4601      	mov	r1, r0
 8003ae2:	4607      	mov	r7, r0
 8003ae4:	4620      	mov	r0, r4
 8003ae6:	f000 fc31 	bl	800434c <__multiply>
 8003aea:	4651      	mov	r1, sl
 8003aec:	4680      	mov	r8, r0
 8003aee:	4620      	mov	r0, r4
 8003af0:	f000 fb60 	bl	80041b4 <_Bfree>
 8003af4:	46c2      	mov	sl, r8
 8003af6:	9b08      	ldr	r3, [sp, #32]
 8003af8:	1b9a      	subs	r2, r3, r6
 8003afa:	d004      	beq.n	8003b06 <_dtoa_r+0x7b6>
 8003afc:	4651      	mov	r1, sl
 8003afe:	4620      	mov	r0, r4
 8003b00:	f000 fcce 	bl	80044a0 <__pow5mult>
 8003b04:	4682      	mov	sl, r0
 8003b06:	2101      	movs	r1, #1
 8003b08:	4620      	mov	r0, r4
 8003b0a:	f000 fc09 	bl	8004320 <__i2b>
 8003b0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	4606      	mov	r6, r0
 8003b14:	f340 8081 	ble.w	8003c1a <_dtoa_r+0x8ca>
 8003b18:	461a      	mov	r2, r3
 8003b1a:	4601      	mov	r1, r0
 8003b1c:	4620      	mov	r0, r4
 8003b1e:	f000 fcbf 	bl	80044a0 <__pow5mult>
 8003b22:	9b07      	ldr	r3, [sp, #28]
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	4606      	mov	r6, r0
 8003b28:	dd7a      	ble.n	8003c20 <_dtoa_r+0x8d0>
 8003b2a:	f04f 0800 	mov.w	r8, #0
 8003b2e:	6933      	ldr	r3, [r6, #16]
 8003b30:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003b34:	6918      	ldr	r0, [r3, #16]
 8003b36:	f000 fba5 	bl	8004284 <__hi0bits>
 8003b3a:	f1c0 0020 	rsb	r0, r0, #32
 8003b3e:	9b06      	ldr	r3, [sp, #24]
 8003b40:	4418      	add	r0, r3
 8003b42:	f010 001f 	ands.w	r0, r0, #31
 8003b46:	f000 8094 	beq.w	8003c72 <_dtoa_r+0x922>
 8003b4a:	f1c0 0320 	rsb	r3, r0, #32
 8003b4e:	2b04      	cmp	r3, #4
 8003b50:	f340 8085 	ble.w	8003c5e <_dtoa_r+0x90e>
 8003b54:	9b05      	ldr	r3, [sp, #20]
 8003b56:	f1c0 001c 	rsb	r0, r0, #28
 8003b5a:	4403      	add	r3, r0
 8003b5c:	9305      	str	r3, [sp, #20]
 8003b5e:	9b06      	ldr	r3, [sp, #24]
 8003b60:	4403      	add	r3, r0
 8003b62:	4405      	add	r5, r0
 8003b64:	9306      	str	r3, [sp, #24]
 8003b66:	9b05      	ldr	r3, [sp, #20]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	dd05      	ble.n	8003b78 <_dtoa_r+0x828>
 8003b6c:	4651      	mov	r1, sl
 8003b6e:	461a      	mov	r2, r3
 8003b70:	4620      	mov	r0, r4
 8003b72:	f000 fcef 	bl	8004554 <__lshift>
 8003b76:	4682      	mov	sl, r0
 8003b78:	9b06      	ldr	r3, [sp, #24]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	dd05      	ble.n	8003b8a <_dtoa_r+0x83a>
 8003b7e:	4631      	mov	r1, r6
 8003b80:	461a      	mov	r2, r3
 8003b82:	4620      	mov	r0, r4
 8003b84:	f000 fce6 	bl	8004554 <__lshift>
 8003b88:	4606      	mov	r6, r0
 8003b8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d072      	beq.n	8003c76 <_dtoa_r+0x926>
 8003b90:	4631      	mov	r1, r6
 8003b92:	4650      	mov	r0, sl
 8003b94:	f000 fd4a 	bl	800462c <__mcmp>
 8003b98:	2800      	cmp	r0, #0
 8003b9a:	da6c      	bge.n	8003c76 <_dtoa_r+0x926>
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	4651      	mov	r1, sl
 8003ba0:	220a      	movs	r2, #10
 8003ba2:	4620      	mov	r0, r4
 8003ba4:	f000 fb28 	bl	80041f8 <__multadd>
 8003ba8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003baa:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003bae:	4682      	mov	sl, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	f000 81b0 	beq.w	8003f16 <_dtoa_r+0xbc6>
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	4639      	mov	r1, r7
 8003bba:	220a      	movs	r2, #10
 8003bbc:	4620      	mov	r0, r4
 8003bbe:	f000 fb1b 	bl	80041f8 <__multadd>
 8003bc2:	9b01      	ldr	r3, [sp, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	4607      	mov	r7, r0
 8003bc8:	f300 8096 	bgt.w	8003cf8 <_dtoa_r+0x9a8>
 8003bcc:	9b07      	ldr	r3, [sp, #28]
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	dc59      	bgt.n	8003c86 <_dtoa_r+0x936>
 8003bd2:	e091      	b.n	8003cf8 <_dtoa_r+0x9a8>
 8003bd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003bd6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003bda:	e758      	b.n	8003a8e <_dtoa_r+0x73e>
 8003bdc:	9b04      	ldr	r3, [sp, #16]
 8003bde:	1e5e      	subs	r6, r3, #1
 8003be0:	9b08      	ldr	r3, [sp, #32]
 8003be2:	42b3      	cmp	r3, r6
 8003be4:	bfbf      	itttt	lt
 8003be6:	9b08      	ldrlt	r3, [sp, #32]
 8003be8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8003bea:	9608      	strlt	r6, [sp, #32]
 8003bec:	1af3      	sublt	r3, r6, r3
 8003bee:	bfb4      	ite	lt
 8003bf0:	18d2      	addlt	r2, r2, r3
 8003bf2:	1b9e      	subge	r6, r3, r6
 8003bf4:	9b04      	ldr	r3, [sp, #16]
 8003bf6:	bfbc      	itt	lt
 8003bf8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8003bfa:	2600      	movlt	r6, #0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	bfb7      	itett	lt
 8003c00:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8003c04:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8003c08:	1a9d      	sublt	r5, r3, r2
 8003c0a:	2300      	movlt	r3, #0
 8003c0c:	e741      	b.n	8003a92 <_dtoa_r+0x742>
 8003c0e:	9e08      	ldr	r6, [sp, #32]
 8003c10:	9d05      	ldr	r5, [sp, #20]
 8003c12:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003c14:	e748      	b.n	8003aa8 <_dtoa_r+0x758>
 8003c16:	9a08      	ldr	r2, [sp, #32]
 8003c18:	e770      	b.n	8003afc <_dtoa_r+0x7ac>
 8003c1a:	9b07      	ldr	r3, [sp, #28]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	dc19      	bgt.n	8003c54 <_dtoa_r+0x904>
 8003c20:	9b02      	ldr	r3, [sp, #8]
 8003c22:	b9bb      	cbnz	r3, 8003c54 <_dtoa_r+0x904>
 8003c24:	9b03      	ldr	r3, [sp, #12]
 8003c26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c2a:	b99b      	cbnz	r3, 8003c54 <_dtoa_r+0x904>
 8003c2c:	9b03      	ldr	r3, [sp, #12]
 8003c2e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c32:	0d1b      	lsrs	r3, r3, #20
 8003c34:	051b      	lsls	r3, r3, #20
 8003c36:	b183      	cbz	r3, 8003c5a <_dtoa_r+0x90a>
 8003c38:	9b05      	ldr	r3, [sp, #20]
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	9305      	str	r3, [sp, #20]
 8003c3e:	9b06      	ldr	r3, [sp, #24]
 8003c40:	3301      	adds	r3, #1
 8003c42:	9306      	str	r3, [sp, #24]
 8003c44:	f04f 0801 	mov.w	r8, #1
 8003c48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	f47f af6f 	bne.w	8003b2e <_dtoa_r+0x7de>
 8003c50:	2001      	movs	r0, #1
 8003c52:	e774      	b.n	8003b3e <_dtoa_r+0x7ee>
 8003c54:	f04f 0800 	mov.w	r8, #0
 8003c58:	e7f6      	b.n	8003c48 <_dtoa_r+0x8f8>
 8003c5a:	4698      	mov	r8, r3
 8003c5c:	e7f4      	b.n	8003c48 <_dtoa_r+0x8f8>
 8003c5e:	d082      	beq.n	8003b66 <_dtoa_r+0x816>
 8003c60:	9a05      	ldr	r2, [sp, #20]
 8003c62:	331c      	adds	r3, #28
 8003c64:	441a      	add	r2, r3
 8003c66:	9205      	str	r2, [sp, #20]
 8003c68:	9a06      	ldr	r2, [sp, #24]
 8003c6a:	441a      	add	r2, r3
 8003c6c:	441d      	add	r5, r3
 8003c6e:	9206      	str	r2, [sp, #24]
 8003c70:	e779      	b.n	8003b66 <_dtoa_r+0x816>
 8003c72:	4603      	mov	r3, r0
 8003c74:	e7f4      	b.n	8003c60 <_dtoa_r+0x910>
 8003c76:	9b04      	ldr	r3, [sp, #16]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	dc37      	bgt.n	8003cec <_dtoa_r+0x99c>
 8003c7c:	9b07      	ldr	r3, [sp, #28]
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	dd34      	ble.n	8003cec <_dtoa_r+0x99c>
 8003c82:	9b04      	ldr	r3, [sp, #16]
 8003c84:	9301      	str	r3, [sp, #4]
 8003c86:	9b01      	ldr	r3, [sp, #4]
 8003c88:	b963      	cbnz	r3, 8003ca4 <_dtoa_r+0x954>
 8003c8a:	4631      	mov	r1, r6
 8003c8c:	2205      	movs	r2, #5
 8003c8e:	4620      	mov	r0, r4
 8003c90:	f000 fab2 	bl	80041f8 <__multadd>
 8003c94:	4601      	mov	r1, r0
 8003c96:	4606      	mov	r6, r0
 8003c98:	4650      	mov	r0, sl
 8003c9a:	f000 fcc7 	bl	800462c <__mcmp>
 8003c9e:	2800      	cmp	r0, #0
 8003ca0:	f73f adbb 	bgt.w	800381a <_dtoa_r+0x4ca>
 8003ca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ca6:	9d00      	ldr	r5, [sp, #0]
 8003ca8:	ea6f 0b03 	mvn.w	fp, r3
 8003cac:	f04f 0800 	mov.w	r8, #0
 8003cb0:	4631      	mov	r1, r6
 8003cb2:	4620      	mov	r0, r4
 8003cb4:	f000 fa7e 	bl	80041b4 <_Bfree>
 8003cb8:	2f00      	cmp	r7, #0
 8003cba:	f43f aeab 	beq.w	8003a14 <_dtoa_r+0x6c4>
 8003cbe:	f1b8 0f00 	cmp.w	r8, #0
 8003cc2:	d005      	beq.n	8003cd0 <_dtoa_r+0x980>
 8003cc4:	45b8      	cmp	r8, r7
 8003cc6:	d003      	beq.n	8003cd0 <_dtoa_r+0x980>
 8003cc8:	4641      	mov	r1, r8
 8003cca:	4620      	mov	r0, r4
 8003ccc:	f000 fa72 	bl	80041b4 <_Bfree>
 8003cd0:	4639      	mov	r1, r7
 8003cd2:	4620      	mov	r0, r4
 8003cd4:	f000 fa6e 	bl	80041b4 <_Bfree>
 8003cd8:	e69c      	b.n	8003a14 <_dtoa_r+0x6c4>
 8003cda:	2600      	movs	r6, #0
 8003cdc:	4637      	mov	r7, r6
 8003cde:	e7e1      	b.n	8003ca4 <_dtoa_r+0x954>
 8003ce0:	46bb      	mov	fp, r7
 8003ce2:	4637      	mov	r7, r6
 8003ce4:	e599      	b.n	800381a <_dtoa_r+0x4ca>
 8003ce6:	bf00      	nop
 8003ce8:	40240000 	.word	0x40240000
 8003cec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	f000 80c8 	beq.w	8003e84 <_dtoa_r+0xb34>
 8003cf4:	9b04      	ldr	r3, [sp, #16]
 8003cf6:	9301      	str	r3, [sp, #4]
 8003cf8:	2d00      	cmp	r5, #0
 8003cfa:	dd05      	ble.n	8003d08 <_dtoa_r+0x9b8>
 8003cfc:	4639      	mov	r1, r7
 8003cfe:	462a      	mov	r2, r5
 8003d00:	4620      	mov	r0, r4
 8003d02:	f000 fc27 	bl	8004554 <__lshift>
 8003d06:	4607      	mov	r7, r0
 8003d08:	f1b8 0f00 	cmp.w	r8, #0
 8003d0c:	d05b      	beq.n	8003dc6 <_dtoa_r+0xa76>
 8003d0e:	6879      	ldr	r1, [r7, #4]
 8003d10:	4620      	mov	r0, r4
 8003d12:	f000 fa0f 	bl	8004134 <_Balloc>
 8003d16:	4605      	mov	r5, r0
 8003d18:	b928      	cbnz	r0, 8003d26 <_dtoa_r+0x9d6>
 8003d1a:	4b83      	ldr	r3, [pc, #524]	; (8003f28 <_dtoa_r+0xbd8>)
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8003d22:	f7ff bb2e 	b.w	8003382 <_dtoa_r+0x32>
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	3202      	adds	r2, #2
 8003d2a:	0092      	lsls	r2, r2, #2
 8003d2c:	f107 010c 	add.w	r1, r7, #12
 8003d30:	300c      	adds	r0, #12
 8003d32:	f000 fe39 	bl	80049a8 <memcpy>
 8003d36:	2201      	movs	r2, #1
 8003d38:	4629      	mov	r1, r5
 8003d3a:	4620      	mov	r0, r4
 8003d3c:	f000 fc0a 	bl	8004554 <__lshift>
 8003d40:	9b00      	ldr	r3, [sp, #0]
 8003d42:	3301      	adds	r3, #1
 8003d44:	9304      	str	r3, [sp, #16]
 8003d46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	9308      	str	r3, [sp, #32]
 8003d4e:	9b02      	ldr	r3, [sp, #8]
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	46b8      	mov	r8, r7
 8003d56:	9306      	str	r3, [sp, #24]
 8003d58:	4607      	mov	r7, r0
 8003d5a:	9b04      	ldr	r3, [sp, #16]
 8003d5c:	4631      	mov	r1, r6
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	4650      	mov	r0, sl
 8003d62:	9301      	str	r3, [sp, #4]
 8003d64:	f7ff fa69 	bl	800323a <quorem>
 8003d68:	4641      	mov	r1, r8
 8003d6a:	9002      	str	r0, [sp, #8]
 8003d6c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003d70:	4650      	mov	r0, sl
 8003d72:	f000 fc5b 	bl	800462c <__mcmp>
 8003d76:	463a      	mov	r2, r7
 8003d78:	9005      	str	r0, [sp, #20]
 8003d7a:	4631      	mov	r1, r6
 8003d7c:	4620      	mov	r0, r4
 8003d7e:	f000 fc71 	bl	8004664 <__mdiff>
 8003d82:	68c2      	ldr	r2, [r0, #12]
 8003d84:	4605      	mov	r5, r0
 8003d86:	bb02      	cbnz	r2, 8003dca <_dtoa_r+0xa7a>
 8003d88:	4601      	mov	r1, r0
 8003d8a:	4650      	mov	r0, sl
 8003d8c:	f000 fc4e 	bl	800462c <__mcmp>
 8003d90:	4602      	mov	r2, r0
 8003d92:	4629      	mov	r1, r5
 8003d94:	4620      	mov	r0, r4
 8003d96:	9209      	str	r2, [sp, #36]	; 0x24
 8003d98:	f000 fa0c 	bl	80041b4 <_Bfree>
 8003d9c:	9b07      	ldr	r3, [sp, #28]
 8003d9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003da0:	9d04      	ldr	r5, [sp, #16]
 8003da2:	ea43 0102 	orr.w	r1, r3, r2
 8003da6:	9b06      	ldr	r3, [sp, #24]
 8003da8:	4319      	orrs	r1, r3
 8003daa:	d110      	bne.n	8003dce <_dtoa_r+0xa7e>
 8003dac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003db0:	d029      	beq.n	8003e06 <_dtoa_r+0xab6>
 8003db2:	9b05      	ldr	r3, [sp, #20]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	dd02      	ble.n	8003dbe <_dtoa_r+0xa6e>
 8003db8:	9b02      	ldr	r3, [sp, #8]
 8003dba:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8003dbe:	9b01      	ldr	r3, [sp, #4]
 8003dc0:	f883 9000 	strb.w	r9, [r3]
 8003dc4:	e774      	b.n	8003cb0 <_dtoa_r+0x960>
 8003dc6:	4638      	mov	r0, r7
 8003dc8:	e7ba      	b.n	8003d40 <_dtoa_r+0x9f0>
 8003dca:	2201      	movs	r2, #1
 8003dcc:	e7e1      	b.n	8003d92 <_dtoa_r+0xa42>
 8003dce:	9b05      	ldr	r3, [sp, #20]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	db04      	blt.n	8003dde <_dtoa_r+0xa8e>
 8003dd4:	9907      	ldr	r1, [sp, #28]
 8003dd6:	430b      	orrs	r3, r1
 8003dd8:	9906      	ldr	r1, [sp, #24]
 8003dda:	430b      	orrs	r3, r1
 8003ddc:	d120      	bne.n	8003e20 <_dtoa_r+0xad0>
 8003dde:	2a00      	cmp	r2, #0
 8003de0:	dded      	ble.n	8003dbe <_dtoa_r+0xa6e>
 8003de2:	4651      	mov	r1, sl
 8003de4:	2201      	movs	r2, #1
 8003de6:	4620      	mov	r0, r4
 8003de8:	f000 fbb4 	bl	8004554 <__lshift>
 8003dec:	4631      	mov	r1, r6
 8003dee:	4682      	mov	sl, r0
 8003df0:	f000 fc1c 	bl	800462c <__mcmp>
 8003df4:	2800      	cmp	r0, #0
 8003df6:	dc03      	bgt.n	8003e00 <_dtoa_r+0xab0>
 8003df8:	d1e1      	bne.n	8003dbe <_dtoa_r+0xa6e>
 8003dfa:	f019 0f01 	tst.w	r9, #1
 8003dfe:	d0de      	beq.n	8003dbe <_dtoa_r+0xa6e>
 8003e00:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003e04:	d1d8      	bne.n	8003db8 <_dtoa_r+0xa68>
 8003e06:	9a01      	ldr	r2, [sp, #4]
 8003e08:	2339      	movs	r3, #57	; 0x39
 8003e0a:	7013      	strb	r3, [r2, #0]
 8003e0c:	462b      	mov	r3, r5
 8003e0e:	461d      	mov	r5, r3
 8003e10:	3b01      	subs	r3, #1
 8003e12:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003e16:	2a39      	cmp	r2, #57	; 0x39
 8003e18:	d06c      	beq.n	8003ef4 <_dtoa_r+0xba4>
 8003e1a:	3201      	adds	r2, #1
 8003e1c:	701a      	strb	r2, [r3, #0]
 8003e1e:	e747      	b.n	8003cb0 <_dtoa_r+0x960>
 8003e20:	2a00      	cmp	r2, #0
 8003e22:	dd07      	ble.n	8003e34 <_dtoa_r+0xae4>
 8003e24:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003e28:	d0ed      	beq.n	8003e06 <_dtoa_r+0xab6>
 8003e2a:	9a01      	ldr	r2, [sp, #4]
 8003e2c:	f109 0301 	add.w	r3, r9, #1
 8003e30:	7013      	strb	r3, [r2, #0]
 8003e32:	e73d      	b.n	8003cb0 <_dtoa_r+0x960>
 8003e34:	9b04      	ldr	r3, [sp, #16]
 8003e36:	9a08      	ldr	r2, [sp, #32]
 8003e38:	f803 9c01 	strb.w	r9, [r3, #-1]
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d043      	beq.n	8003ec8 <_dtoa_r+0xb78>
 8003e40:	4651      	mov	r1, sl
 8003e42:	2300      	movs	r3, #0
 8003e44:	220a      	movs	r2, #10
 8003e46:	4620      	mov	r0, r4
 8003e48:	f000 f9d6 	bl	80041f8 <__multadd>
 8003e4c:	45b8      	cmp	r8, r7
 8003e4e:	4682      	mov	sl, r0
 8003e50:	f04f 0300 	mov.w	r3, #0
 8003e54:	f04f 020a 	mov.w	r2, #10
 8003e58:	4641      	mov	r1, r8
 8003e5a:	4620      	mov	r0, r4
 8003e5c:	d107      	bne.n	8003e6e <_dtoa_r+0xb1e>
 8003e5e:	f000 f9cb 	bl	80041f8 <__multadd>
 8003e62:	4680      	mov	r8, r0
 8003e64:	4607      	mov	r7, r0
 8003e66:	9b04      	ldr	r3, [sp, #16]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	9304      	str	r3, [sp, #16]
 8003e6c:	e775      	b.n	8003d5a <_dtoa_r+0xa0a>
 8003e6e:	f000 f9c3 	bl	80041f8 <__multadd>
 8003e72:	4639      	mov	r1, r7
 8003e74:	4680      	mov	r8, r0
 8003e76:	2300      	movs	r3, #0
 8003e78:	220a      	movs	r2, #10
 8003e7a:	4620      	mov	r0, r4
 8003e7c:	f000 f9bc 	bl	80041f8 <__multadd>
 8003e80:	4607      	mov	r7, r0
 8003e82:	e7f0      	b.n	8003e66 <_dtoa_r+0xb16>
 8003e84:	9b04      	ldr	r3, [sp, #16]
 8003e86:	9301      	str	r3, [sp, #4]
 8003e88:	9d00      	ldr	r5, [sp, #0]
 8003e8a:	4631      	mov	r1, r6
 8003e8c:	4650      	mov	r0, sl
 8003e8e:	f7ff f9d4 	bl	800323a <quorem>
 8003e92:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003e96:	9b00      	ldr	r3, [sp, #0]
 8003e98:	f805 9b01 	strb.w	r9, [r5], #1
 8003e9c:	1aea      	subs	r2, r5, r3
 8003e9e:	9b01      	ldr	r3, [sp, #4]
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	dd07      	ble.n	8003eb4 <_dtoa_r+0xb64>
 8003ea4:	4651      	mov	r1, sl
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	220a      	movs	r2, #10
 8003eaa:	4620      	mov	r0, r4
 8003eac:	f000 f9a4 	bl	80041f8 <__multadd>
 8003eb0:	4682      	mov	sl, r0
 8003eb2:	e7ea      	b.n	8003e8a <_dtoa_r+0xb3a>
 8003eb4:	9b01      	ldr	r3, [sp, #4]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	bfc8      	it	gt
 8003eba:	461d      	movgt	r5, r3
 8003ebc:	9b00      	ldr	r3, [sp, #0]
 8003ebe:	bfd8      	it	le
 8003ec0:	2501      	movle	r5, #1
 8003ec2:	441d      	add	r5, r3
 8003ec4:	f04f 0800 	mov.w	r8, #0
 8003ec8:	4651      	mov	r1, sl
 8003eca:	2201      	movs	r2, #1
 8003ecc:	4620      	mov	r0, r4
 8003ece:	f000 fb41 	bl	8004554 <__lshift>
 8003ed2:	4631      	mov	r1, r6
 8003ed4:	4682      	mov	sl, r0
 8003ed6:	f000 fba9 	bl	800462c <__mcmp>
 8003eda:	2800      	cmp	r0, #0
 8003edc:	dc96      	bgt.n	8003e0c <_dtoa_r+0xabc>
 8003ede:	d102      	bne.n	8003ee6 <_dtoa_r+0xb96>
 8003ee0:	f019 0f01 	tst.w	r9, #1
 8003ee4:	d192      	bne.n	8003e0c <_dtoa_r+0xabc>
 8003ee6:	462b      	mov	r3, r5
 8003ee8:	461d      	mov	r5, r3
 8003eea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003eee:	2a30      	cmp	r2, #48	; 0x30
 8003ef0:	d0fa      	beq.n	8003ee8 <_dtoa_r+0xb98>
 8003ef2:	e6dd      	b.n	8003cb0 <_dtoa_r+0x960>
 8003ef4:	9a00      	ldr	r2, [sp, #0]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d189      	bne.n	8003e0e <_dtoa_r+0xabe>
 8003efa:	f10b 0b01 	add.w	fp, fp, #1
 8003efe:	2331      	movs	r3, #49	; 0x31
 8003f00:	e796      	b.n	8003e30 <_dtoa_r+0xae0>
 8003f02:	4b0a      	ldr	r3, [pc, #40]	; (8003f2c <_dtoa_r+0xbdc>)
 8003f04:	f7ff ba99 	b.w	800343a <_dtoa_r+0xea>
 8003f08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f47f aa6d 	bne.w	80033ea <_dtoa_r+0x9a>
 8003f10:	4b07      	ldr	r3, [pc, #28]	; (8003f30 <_dtoa_r+0xbe0>)
 8003f12:	f7ff ba92 	b.w	800343a <_dtoa_r+0xea>
 8003f16:	9b01      	ldr	r3, [sp, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	dcb5      	bgt.n	8003e88 <_dtoa_r+0xb38>
 8003f1c:	9b07      	ldr	r3, [sp, #28]
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	f73f aeb1 	bgt.w	8003c86 <_dtoa_r+0x936>
 8003f24:	e7b0      	b.n	8003e88 <_dtoa_r+0xb38>
 8003f26:	bf00      	nop
 8003f28:	080050c0 	.word	0x080050c0
 8003f2c:	08005020 	.word	0x08005020
 8003f30:	08005044 	.word	0x08005044

08003f34 <_free_r>:
 8003f34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003f36:	2900      	cmp	r1, #0
 8003f38:	d044      	beq.n	8003fc4 <_free_r+0x90>
 8003f3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f3e:	9001      	str	r0, [sp, #4]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f1a1 0404 	sub.w	r4, r1, #4
 8003f46:	bfb8      	it	lt
 8003f48:	18e4      	addlt	r4, r4, r3
 8003f4a:	f000 f8e7 	bl	800411c <__malloc_lock>
 8003f4e:	4a1e      	ldr	r2, [pc, #120]	; (8003fc8 <_free_r+0x94>)
 8003f50:	9801      	ldr	r0, [sp, #4]
 8003f52:	6813      	ldr	r3, [r2, #0]
 8003f54:	b933      	cbnz	r3, 8003f64 <_free_r+0x30>
 8003f56:	6063      	str	r3, [r4, #4]
 8003f58:	6014      	str	r4, [r2, #0]
 8003f5a:	b003      	add	sp, #12
 8003f5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003f60:	f000 b8e2 	b.w	8004128 <__malloc_unlock>
 8003f64:	42a3      	cmp	r3, r4
 8003f66:	d908      	bls.n	8003f7a <_free_r+0x46>
 8003f68:	6825      	ldr	r5, [r4, #0]
 8003f6a:	1961      	adds	r1, r4, r5
 8003f6c:	428b      	cmp	r3, r1
 8003f6e:	bf01      	itttt	eq
 8003f70:	6819      	ldreq	r1, [r3, #0]
 8003f72:	685b      	ldreq	r3, [r3, #4]
 8003f74:	1949      	addeq	r1, r1, r5
 8003f76:	6021      	streq	r1, [r4, #0]
 8003f78:	e7ed      	b.n	8003f56 <_free_r+0x22>
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	b10b      	cbz	r3, 8003f84 <_free_r+0x50>
 8003f80:	42a3      	cmp	r3, r4
 8003f82:	d9fa      	bls.n	8003f7a <_free_r+0x46>
 8003f84:	6811      	ldr	r1, [r2, #0]
 8003f86:	1855      	adds	r5, r2, r1
 8003f88:	42a5      	cmp	r5, r4
 8003f8a:	d10b      	bne.n	8003fa4 <_free_r+0x70>
 8003f8c:	6824      	ldr	r4, [r4, #0]
 8003f8e:	4421      	add	r1, r4
 8003f90:	1854      	adds	r4, r2, r1
 8003f92:	42a3      	cmp	r3, r4
 8003f94:	6011      	str	r1, [r2, #0]
 8003f96:	d1e0      	bne.n	8003f5a <_free_r+0x26>
 8003f98:	681c      	ldr	r4, [r3, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	6053      	str	r3, [r2, #4]
 8003f9e:	440c      	add	r4, r1
 8003fa0:	6014      	str	r4, [r2, #0]
 8003fa2:	e7da      	b.n	8003f5a <_free_r+0x26>
 8003fa4:	d902      	bls.n	8003fac <_free_r+0x78>
 8003fa6:	230c      	movs	r3, #12
 8003fa8:	6003      	str	r3, [r0, #0]
 8003faa:	e7d6      	b.n	8003f5a <_free_r+0x26>
 8003fac:	6825      	ldr	r5, [r4, #0]
 8003fae:	1961      	adds	r1, r4, r5
 8003fb0:	428b      	cmp	r3, r1
 8003fb2:	bf04      	itt	eq
 8003fb4:	6819      	ldreq	r1, [r3, #0]
 8003fb6:	685b      	ldreq	r3, [r3, #4]
 8003fb8:	6063      	str	r3, [r4, #4]
 8003fba:	bf04      	itt	eq
 8003fbc:	1949      	addeq	r1, r1, r5
 8003fbe:	6021      	streq	r1, [r4, #0]
 8003fc0:	6054      	str	r4, [r2, #4]
 8003fc2:	e7ca      	b.n	8003f5a <_free_r+0x26>
 8003fc4:	b003      	add	sp, #12
 8003fc6:	bd30      	pop	{r4, r5, pc}
 8003fc8:	20000390 	.word	0x20000390

08003fcc <malloc>:
 8003fcc:	4b02      	ldr	r3, [pc, #8]	; (8003fd8 <malloc+0xc>)
 8003fce:	4601      	mov	r1, r0
 8003fd0:	6818      	ldr	r0, [r3, #0]
 8003fd2:	f000 b823 	b.w	800401c <_malloc_r>
 8003fd6:	bf00      	nop
 8003fd8:	20000064 	.word	0x20000064

08003fdc <sbrk_aligned>:
 8003fdc:	b570      	push	{r4, r5, r6, lr}
 8003fde:	4e0e      	ldr	r6, [pc, #56]	; (8004018 <sbrk_aligned+0x3c>)
 8003fe0:	460c      	mov	r4, r1
 8003fe2:	6831      	ldr	r1, [r6, #0]
 8003fe4:	4605      	mov	r5, r0
 8003fe6:	b911      	cbnz	r1, 8003fee <sbrk_aligned+0x12>
 8003fe8:	f000 fcce 	bl	8004988 <_sbrk_r>
 8003fec:	6030      	str	r0, [r6, #0]
 8003fee:	4621      	mov	r1, r4
 8003ff0:	4628      	mov	r0, r5
 8003ff2:	f000 fcc9 	bl	8004988 <_sbrk_r>
 8003ff6:	1c43      	adds	r3, r0, #1
 8003ff8:	d00a      	beq.n	8004010 <sbrk_aligned+0x34>
 8003ffa:	1cc4      	adds	r4, r0, #3
 8003ffc:	f024 0403 	bic.w	r4, r4, #3
 8004000:	42a0      	cmp	r0, r4
 8004002:	d007      	beq.n	8004014 <sbrk_aligned+0x38>
 8004004:	1a21      	subs	r1, r4, r0
 8004006:	4628      	mov	r0, r5
 8004008:	f000 fcbe 	bl	8004988 <_sbrk_r>
 800400c:	3001      	adds	r0, #1
 800400e:	d101      	bne.n	8004014 <sbrk_aligned+0x38>
 8004010:	f04f 34ff 	mov.w	r4, #4294967295
 8004014:	4620      	mov	r0, r4
 8004016:	bd70      	pop	{r4, r5, r6, pc}
 8004018:	20000394 	.word	0x20000394

0800401c <_malloc_r>:
 800401c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004020:	1ccd      	adds	r5, r1, #3
 8004022:	f025 0503 	bic.w	r5, r5, #3
 8004026:	3508      	adds	r5, #8
 8004028:	2d0c      	cmp	r5, #12
 800402a:	bf38      	it	cc
 800402c:	250c      	movcc	r5, #12
 800402e:	2d00      	cmp	r5, #0
 8004030:	4607      	mov	r7, r0
 8004032:	db01      	blt.n	8004038 <_malloc_r+0x1c>
 8004034:	42a9      	cmp	r1, r5
 8004036:	d905      	bls.n	8004044 <_malloc_r+0x28>
 8004038:	230c      	movs	r3, #12
 800403a:	603b      	str	r3, [r7, #0]
 800403c:	2600      	movs	r6, #0
 800403e:	4630      	mov	r0, r6
 8004040:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004044:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004118 <_malloc_r+0xfc>
 8004048:	f000 f868 	bl	800411c <__malloc_lock>
 800404c:	f8d8 3000 	ldr.w	r3, [r8]
 8004050:	461c      	mov	r4, r3
 8004052:	bb5c      	cbnz	r4, 80040ac <_malloc_r+0x90>
 8004054:	4629      	mov	r1, r5
 8004056:	4638      	mov	r0, r7
 8004058:	f7ff ffc0 	bl	8003fdc <sbrk_aligned>
 800405c:	1c43      	adds	r3, r0, #1
 800405e:	4604      	mov	r4, r0
 8004060:	d155      	bne.n	800410e <_malloc_r+0xf2>
 8004062:	f8d8 4000 	ldr.w	r4, [r8]
 8004066:	4626      	mov	r6, r4
 8004068:	2e00      	cmp	r6, #0
 800406a:	d145      	bne.n	80040f8 <_malloc_r+0xdc>
 800406c:	2c00      	cmp	r4, #0
 800406e:	d048      	beq.n	8004102 <_malloc_r+0xe6>
 8004070:	6823      	ldr	r3, [r4, #0]
 8004072:	4631      	mov	r1, r6
 8004074:	4638      	mov	r0, r7
 8004076:	eb04 0903 	add.w	r9, r4, r3
 800407a:	f000 fc85 	bl	8004988 <_sbrk_r>
 800407e:	4581      	cmp	r9, r0
 8004080:	d13f      	bne.n	8004102 <_malloc_r+0xe6>
 8004082:	6821      	ldr	r1, [r4, #0]
 8004084:	1a6d      	subs	r5, r5, r1
 8004086:	4629      	mov	r1, r5
 8004088:	4638      	mov	r0, r7
 800408a:	f7ff ffa7 	bl	8003fdc <sbrk_aligned>
 800408e:	3001      	adds	r0, #1
 8004090:	d037      	beq.n	8004102 <_malloc_r+0xe6>
 8004092:	6823      	ldr	r3, [r4, #0]
 8004094:	442b      	add	r3, r5
 8004096:	6023      	str	r3, [r4, #0]
 8004098:	f8d8 3000 	ldr.w	r3, [r8]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d038      	beq.n	8004112 <_malloc_r+0xf6>
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	42a2      	cmp	r2, r4
 80040a4:	d12b      	bne.n	80040fe <_malloc_r+0xe2>
 80040a6:	2200      	movs	r2, #0
 80040a8:	605a      	str	r2, [r3, #4]
 80040aa:	e00f      	b.n	80040cc <_malloc_r+0xb0>
 80040ac:	6822      	ldr	r2, [r4, #0]
 80040ae:	1b52      	subs	r2, r2, r5
 80040b0:	d41f      	bmi.n	80040f2 <_malloc_r+0xd6>
 80040b2:	2a0b      	cmp	r2, #11
 80040b4:	d917      	bls.n	80040e6 <_malloc_r+0xca>
 80040b6:	1961      	adds	r1, r4, r5
 80040b8:	42a3      	cmp	r3, r4
 80040ba:	6025      	str	r5, [r4, #0]
 80040bc:	bf18      	it	ne
 80040be:	6059      	strne	r1, [r3, #4]
 80040c0:	6863      	ldr	r3, [r4, #4]
 80040c2:	bf08      	it	eq
 80040c4:	f8c8 1000 	streq.w	r1, [r8]
 80040c8:	5162      	str	r2, [r4, r5]
 80040ca:	604b      	str	r3, [r1, #4]
 80040cc:	4638      	mov	r0, r7
 80040ce:	f104 060b 	add.w	r6, r4, #11
 80040d2:	f000 f829 	bl	8004128 <__malloc_unlock>
 80040d6:	f026 0607 	bic.w	r6, r6, #7
 80040da:	1d23      	adds	r3, r4, #4
 80040dc:	1af2      	subs	r2, r6, r3
 80040de:	d0ae      	beq.n	800403e <_malloc_r+0x22>
 80040e0:	1b9b      	subs	r3, r3, r6
 80040e2:	50a3      	str	r3, [r4, r2]
 80040e4:	e7ab      	b.n	800403e <_malloc_r+0x22>
 80040e6:	42a3      	cmp	r3, r4
 80040e8:	6862      	ldr	r2, [r4, #4]
 80040ea:	d1dd      	bne.n	80040a8 <_malloc_r+0x8c>
 80040ec:	f8c8 2000 	str.w	r2, [r8]
 80040f0:	e7ec      	b.n	80040cc <_malloc_r+0xb0>
 80040f2:	4623      	mov	r3, r4
 80040f4:	6864      	ldr	r4, [r4, #4]
 80040f6:	e7ac      	b.n	8004052 <_malloc_r+0x36>
 80040f8:	4634      	mov	r4, r6
 80040fa:	6876      	ldr	r6, [r6, #4]
 80040fc:	e7b4      	b.n	8004068 <_malloc_r+0x4c>
 80040fe:	4613      	mov	r3, r2
 8004100:	e7cc      	b.n	800409c <_malloc_r+0x80>
 8004102:	230c      	movs	r3, #12
 8004104:	603b      	str	r3, [r7, #0]
 8004106:	4638      	mov	r0, r7
 8004108:	f000 f80e 	bl	8004128 <__malloc_unlock>
 800410c:	e797      	b.n	800403e <_malloc_r+0x22>
 800410e:	6025      	str	r5, [r4, #0]
 8004110:	e7dc      	b.n	80040cc <_malloc_r+0xb0>
 8004112:	605b      	str	r3, [r3, #4]
 8004114:	deff      	udf	#255	; 0xff
 8004116:	bf00      	nop
 8004118:	20000390 	.word	0x20000390

0800411c <__malloc_lock>:
 800411c:	4801      	ldr	r0, [pc, #4]	; (8004124 <__malloc_lock+0x8>)
 800411e:	f7ff b88a 	b.w	8003236 <__retarget_lock_acquire_recursive>
 8004122:	bf00      	nop
 8004124:	2000038c 	.word	0x2000038c

08004128 <__malloc_unlock>:
 8004128:	4801      	ldr	r0, [pc, #4]	; (8004130 <__malloc_unlock+0x8>)
 800412a:	f7ff b885 	b.w	8003238 <__retarget_lock_release_recursive>
 800412e:	bf00      	nop
 8004130:	2000038c 	.word	0x2000038c

08004134 <_Balloc>:
 8004134:	b570      	push	{r4, r5, r6, lr}
 8004136:	69c6      	ldr	r6, [r0, #28]
 8004138:	4604      	mov	r4, r0
 800413a:	460d      	mov	r5, r1
 800413c:	b976      	cbnz	r6, 800415c <_Balloc+0x28>
 800413e:	2010      	movs	r0, #16
 8004140:	f7ff ff44 	bl	8003fcc <malloc>
 8004144:	4602      	mov	r2, r0
 8004146:	61e0      	str	r0, [r4, #28]
 8004148:	b920      	cbnz	r0, 8004154 <_Balloc+0x20>
 800414a:	4b18      	ldr	r3, [pc, #96]	; (80041ac <_Balloc+0x78>)
 800414c:	4818      	ldr	r0, [pc, #96]	; (80041b0 <_Balloc+0x7c>)
 800414e:	216b      	movs	r1, #107	; 0x6b
 8004150:	f000 fc38 	bl	80049c4 <__assert_func>
 8004154:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004158:	6006      	str	r6, [r0, #0]
 800415a:	60c6      	str	r6, [r0, #12]
 800415c:	69e6      	ldr	r6, [r4, #28]
 800415e:	68f3      	ldr	r3, [r6, #12]
 8004160:	b183      	cbz	r3, 8004184 <_Balloc+0x50>
 8004162:	69e3      	ldr	r3, [r4, #28]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800416a:	b9b8      	cbnz	r0, 800419c <_Balloc+0x68>
 800416c:	2101      	movs	r1, #1
 800416e:	fa01 f605 	lsl.w	r6, r1, r5
 8004172:	1d72      	adds	r2, r6, #5
 8004174:	0092      	lsls	r2, r2, #2
 8004176:	4620      	mov	r0, r4
 8004178:	f000 fc42 	bl	8004a00 <_calloc_r>
 800417c:	b160      	cbz	r0, 8004198 <_Balloc+0x64>
 800417e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004182:	e00e      	b.n	80041a2 <_Balloc+0x6e>
 8004184:	2221      	movs	r2, #33	; 0x21
 8004186:	2104      	movs	r1, #4
 8004188:	4620      	mov	r0, r4
 800418a:	f000 fc39 	bl	8004a00 <_calloc_r>
 800418e:	69e3      	ldr	r3, [r4, #28]
 8004190:	60f0      	str	r0, [r6, #12]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1e4      	bne.n	8004162 <_Balloc+0x2e>
 8004198:	2000      	movs	r0, #0
 800419a:	bd70      	pop	{r4, r5, r6, pc}
 800419c:	6802      	ldr	r2, [r0, #0]
 800419e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80041a2:	2300      	movs	r3, #0
 80041a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80041a8:	e7f7      	b.n	800419a <_Balloc+0x66>
 80041aa:	bf00      	nop
 80041ac:	08005051 	.word	0x08005051
 80041b0:	080050d1 	.word	0x080050d1

080041b4 <_Bfree>:
 80041b4:	b570      	push	{r4, r5, r6, lr}
 80041b6:	69c6      	ldr	r6, [r0, #28]
 80041b8:	4605      	mov	r5, r0
 80041ba:	460c      	mov	r4, r1
 80041bc:	b976      	cbnz	r6, 80041dc <_Bfree+0x28>
 80041be:	2010      	movs	r0, #16
 80041c0:	f7ff ff04 	bl	8003fcc <malloc>
 80041c4:	4602      	mov	r2, r0
 80041c6:	61e8      	str	r0, [r5, #28]
 80041c8:	b920      	cbnz	r0, 80041d4 <_Bfree+0x20>
 80041ca:	4b09      	ldr	r3, [pc, #36]	; (80041f0 <_Bfree+0x3c>)
 80041cc:	4809      	ldr	r0, [pc, #36]	; (80041f4 <_Bfree+0x40>)
 80041ce:	218f      	movs	r1, #143	; 0x8f
 80041d0:	f000 fbf8 	bl	80049c4 <__assert_func>
 80041d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80041d8:	6006      	str	r6, [r0, #0]
 80041da:	60c6      	str	r6, [r0, #12]
 80041dc:	b13c      	cbz	r4, 80041ee <_Bfree+0x3a>
 80041de:	69eb      	ldr	r3, [r5, #28]
 80041e0:	6862      	ldr	r2, [r4, #4]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80041e8:	6021      	str	r1, [r4, #0]
 80041ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80041ee:	bd70      	pop	{r4, r5, r6, pc}
 80041f0:	08005051 	.word	0x08005051
 80041f4:	080050d1 	.word	0x080050d1

080041f8 <__multadd>:
 80041f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041fc:	690d      	ldr	r5, [r1, #16]
 80041fe:	4607      	mov	r7, r0
 8004200:	460c      	mov	r4, r1
 8004202:	461e      	mov	r6, r3
 8004204:	f101 0c14 	add.w	ip, r1, #20
 8004208:	2000      	movs	r0, #0
 800420a:	f8dc 3000 	ldr.w	r3, [ip]
 800420e:	b299      	uxth	r1, r3
 8004210:	fb02 6101 	mla	r1, r2, r1, r6
 8004214:	0c1e      	lsrs	r6, r3, #16
 8004216:	0c0b      	lsrs	r3, r1, #16
 8004218:	fb02 3306 	mla	r3, r2, r6, r3
 800421c:	b289      	uxth	r1, r1
 800421e:	3001      	adds	r0, #1
 8004220:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004224:	4285      	cmp	r5, r0
 8004226:	f84c 1b04 	str.w	r1, [ip], #4
 800422a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800422e:	dcec      	bgt.n	800420a <__multadd+0x12>
 8004230:	b30e      	cbz	r6, 8004276 <__multadd+0x7e>
 8004232:	68a3      	ldr	r3, [r4, #8]
 8004234:	42ab      	cmp	r3, r5
 8004236:	dc19      	bgt.n	800426c <__multadd+0x74>
 8004238:	6861      	ldr	r1, [r4, #4]
 800423a:	4638      	mov	r0, r7
 800423c:	3101      	adds	r1, #1
 800423e:	f7ff ff79 	bl	8004134 <_Balloc>
 8004242:	4680      	mov	r8, r0
 8004244:	b928      	cbnz	r0, 8004252 <__multadd+0x5a>
 8004246:	4602      	mov	r2, r0
 8004248:	4b0c      	ldr	r3, [pc, #48]	; (800427c <__multadd+0x84>)
 800424a:	480d      	ldr	r0, [pc, #52]	; (8004280 <__multadd+0x88>)
 800424c:	21ba      	movs	r1, #186	; 0xba
 800424e:	f000 fbb9 	bl	80049c4 <__assert_func>
 8004252:	6922      	ldr	r2, [r4, #16]
 8004254:	3202      	adds	r2, #2
 8004256:	f104 010c 	add.w	r1, r4, #12
 800425a:	0092      	lsls	r2, r2, #2
 800425c:	300c      	adds	r0, #12
 800425e:	f000 fba3 	bl	80049a8 <memcpy>
 8004262:	4621      	mov	r1, r4
 8004264:	4638      	mov	r0, r7
 8004266:	f7ff ffa5 	bl	80041b4 <_Bfree>
 800426a:	4644      	mov	r4, r8
 800426c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004270:	3501      	adds	r5, #1
 8004272:	615e      	str	r6, [r3, #20]
 8004274:	6125      	str	r5, [r4, #16]
 8004276:	4620      	mov	r0, r4
 8004278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800427c:	080050c0 	.word	0x080050c0
 8004280:	080050d1 	.word	0x080050d1

08004284 <__hi0bits>:
 8004284:	0c03      	lsrs	r3, r0, #16
 8004286:	041b      	lsls	r3, r3, #16
 8004288:	b9d3      	cbnz	r3, 80042c0 <__hi0bits+0x3c>
 800428a:	0400      	lsls	r0, r0, #16
 800428c:	2310      	movs	r3, #16
 800428e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004292:	bf04      	itt	eq
 8004294:	0200      	lsleq	r0, r0, #8
 8004296:	3308      	addeq	r3, #8
 8004298:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800429c:	bf04      	itt	eq
 800429e:	0100      	lsleq	r0, r0, #4
 80042a0:	3304      	addeq	r3, #4
 80042a2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80042a6:	bf04      	itt	eq
 80042a8:	0080      	lsleq	r0, r0, #2
 80042aa:	3302      	addeq	r3, #2
 80042ac:	2800      	cmp	r0, #0
 80042ae:	db05      	blt.n	80042bc <__hi0bits+0x38>
 80042b0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80042b4:	f103 0301 	add.w	r3, r3, #1
 80042b8:	bf08      	it	eq
 80042ba:	2320      	moveq	r3, #32
 80042bc:	4618      	mov	r0, r3
 80042be:	4770      	bx	lr
 80042c0:	2300      	movs	r3, #0
 80042c2:	e7e4      	b.n	800428e <__hi0bits+0xa>

080042c4 <__lo0bits>:
 80042c4:	6803      	ldr	r3, [r0, #0]
 80042c6:	f013 0207 	ands.w	r2, r3, #7
 80042ca:	d00c      	beq.n	80042e6 <__lo0bits+0x22>
 80042cc:	07d9      	lsls	r1, r3, #31
 80042ce:	d422      	bmi.n	8004316 <__lo0bits+0x52>
 80042d0:	079a      	lsls	r2, r3, #30
 80042d2:	bf49      	itett	mi
 80042d4:	085b      	lsrmi	r3, r3, #1
 80042d6:	089b      	lsrpl	r3, r3, #2
 80042d8:	6003      	strmi	r3, [r0, #0]
 80042da:	2201      	movmi	r2, #1
 80042dc:	bf5c      	itt	pl
 80042de:	6003      	strpl	r3, [r0, #0]
 80042e0:	2202      	movpl	r2, #2
 80042e2:	4610      	mov	r0, r2
 80042e4:	4770      	bx	lr
 80042e6:	b299      	uxth	r1, r3
 80042e8:	b909      	cbnz	r1, 80042ee <__lo0bits+0x2a>
 80042ea:	0c1b      	lsrs	r3, r3, #16
 80042ec:	2210      	movs	r2, #16
 80042ee:	b2d9      	uxtb	r1, r3
 80042f0:	b909      	cbnz	r1, 80042f6 <__lo0bits+0x32>
 80042f2:	3208      	adds	r2, #8
 80042f4:	0a1b      	lsrs	r3, r3, #8
 80042f6:	0719      	lsls	r1, r3, #28
 80042f8:	bf04      	itt	eq
 80042fa:	091b      	lsreq	r3, r3, #4
 80042fc:	3204      	addeq	r2, #4
 80042fe:	0799      	lsls	r1, r3, #30
 8004300:	bf04      	itt	eq
 8004302:	089b      	lsreq	r3, r3, #2
 8004304:	3202      	addeq	r2, #2
 8004306:	07d9      	lsls	r1, r3, #31
 8004308:	d403      	bmi.n	8004312 <__lo0bits+0x4e>
 800430a:	085b      	lsrs	r3, r3, #1
 800430c:	f102 0201 	add.w	r2, r2, #1
 8004310:	d003      	beq.n	800431a <__lo0bits+0x56>
 8004312:	6003      	str	r3, [r0, #0]
 8004314:	e7e5      	b.n	80042e2 <__lo0bits+0x1e>
 8004316:	2200      	movs	r2, #0
 8004318:	e7e3      	b.n	80042e2 <__lo0bits+0x1e>
 800431a:	2220      	movs	r2, #32
 800431c:	e7e1      	b.n	80042e2 <__lo0bits+0x1e>
	...

08004320 <__i2b>:
 8004320:	b510      	push	{r4, lr}
 8004322:	460c      	mov	r4, r1
 8004324:	2101      	movs	r1, #1
 8004326:	f7ff ff05 	bl	8004134 <_Balloc>
 800432a:	4602      	mov	r2, r0
 800432c:	b928      	cbnz	r0, 800433a <__i2b+0x1a>
 800432e:	4b05      	ldr	r3, [pc, #20]	; (8004344 <__i2b+0x24>)
 8004330:	4805      	ldr	r0, [pc, #20]	; (8004348 <__i2b+0x28>)
 8004332:	f240 1145 	movw	r1, #325	; 0x145
 8004336:	f000 fb45 	bl	80049c4 <__assert_func>
 800433a:	2301      	movs	r3, #1
 800433c:	6144      	str	r4, [r0, #20]
 800433e:	6103      	str	r3, [r0, #16]
 8004340:	bd10      	pop	{r4, pc}
 8004342:	bf00      	nop
 8004344:	080050c0 	.word	0x080050c0
 8004348:	080050d1 	.word	0x080050d1

0800434c <__multiply>:
 800434c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004350:	4691      	mov	r9, r2
 8004352:	690a      	ldr	r2, [r1, #16]
 8004354:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004358:	429a      	cmp	r2, r3
 800435a:	bfb8      	it	lt
 800435c:	460b      	movlt	r3, r1
 800435e:	460c      	mov	r4, r1
 8004360:	bfbc      	itt	lt
 8004362:	464c      	movlt	r4, r9
 8004364:	4699      	movlt	r9, r3
 8004366:	6927      	ldr	r7, [r4, #16]
 8004368:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800436c:	68a3      	ldr	r3, [r4, #8]
 800436e:	6861      	ldr	r1, [r4, #4]
 8004370:	eb07 060a 	add.w	r6, r7, sl
 8004374:	42b3      	cmp	r3, r6
 8004376:	b085      	sub	sp, #20
 8004378:	bfb8      	it	lt
 800437a:	3101      	addlt	r1, #1
 800437c:	f7ff feda 	bl	8004134 <_Balloc>
 8004380:	b930      	cbnz	r0, 8004390 <__multiply+0x44>
 8004382:	4602      	mov	r2, r0
 8004384:	4b44      	ldr	r3, [pc, #272]	; (8004498 <__multiply+0x14c>)
 8004386:	4845      	ldr	r0, [pc, #276]	; (800449c <__multiply+0x150>)
 8004388:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800438c:	f000 fb1a 	bl	80049c4 <__assert_func>
 8004390:	f100 0514 	add.w	r5, r0, #20
 8004394:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004398:	462b      	mov	r3, r5
 800439a:	2200      	movs	r2, #0
 800439c:	4543      	cmp	r3, r8
 800439e:	d321      	bcc.n	80043e4 <__multiply+0x98>
 80043a0:	f104 0314 	add.w	r3, r4, #20
 80043a4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80043a8:	f109 0314 	add.w	r3, r9, #20
 80043ac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80043b0:	9202      	str	r2, [sp, #8]
 80043b2:	1b3a      	subs	r2, r7, r4
 80043b4:	3a15      	subs	r2, #21
 80043b6:	f022 0203 	bic.w	r2, r2, #3
 80043ba:	3204      	adds	r2, #4
 80043bc:	f104 0115 	add.w	r1, r4, #21
 80043c0:	428f      	cmp	r7, r1
 80043c2:	bf38      	it	cc
 80043c4:	2204      	movcc	r2, #4
 80043c6:	9201      	str	r2, [sp, #4]
 80043c8:	9a02      	ldr	r2, [sp, #8]
 80043ca:	9303      	str	r3, [sp, #12]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d80c      	bhi.n	80043ea <__multiply+0x9e>
 80043d0:	2e00      	cmp	r6, #0
 80043d2:	dd03      	ble.n	80043dc <__multiply+0x90>
 80043d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d05b      	beq.n	8004494 <__multiply+0x148>
 80043dc:	6106      	str	r6, [r0, #16]
 80043de:	b005      	add	sp, #20
 80043e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043e4:	f843 2b04 	str.w	r2, [r3], #4
 80043e8:	e7d8      	b.n	800439c <__multiply+0x50>
 80043ea:	f8b3 a000 	ldrh.w	sl, [r3]
 80043ee:	f1ba 0f00 	cmp.w	sl, #0
 80043f2:	d024      	beq.n	800443e <__multiply+0xf2>
 80043f4:	f104 0e14 	add.w	lr, r4, #20
 80043f8:	46a9      	mov	r9, r5
 80043fa:	f04f 0c00 	mov.w	ip, #0
 80043fe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004402:	f8d9 1000 	ldr.w	r1, [r9]
 8004406:	fa1f fb82 	uxth.w	fp, r2
 800440a:	b289      	uxth	r1, r1
 800440c:	fb0a 110b 	mla	r1, sl, fp, r1
 8004410:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8004414:	f8d9 2000 	ldr.w	r2, [r9]
 8004418:	4461      	add	r1, ip
 800441a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800441e:	fb0a c20b 	mla	r2, sl, fp, ip
 8004422:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004426:	b289      	uxth	r1, r1
 8004428:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800442c:	4577      	cmp	r7, lr
 800442e:	f849 1b04 	str.w	r1, [r9], #4
 8004432:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004436:	d8e2      	bhi.n	80043fe <__multiply+0xb2>
 8004438:	9a01      	ldr	r2, [sp, #4]
 800443a:	f845 c002 	str.w	ip, [r5, r2]
 800443e:	9a03      	ldr	r2, [sp, #12]
 8004440:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004444:	3304      	adds	r3, #4
 8004446:	f1b9 0f00 	cmp.w	r9, #0
 800444a:	d021      	beq.n	8004490 <__multiply+0x144>
 800444c:	6829      	ldr	r1, [r5, #0]
 800444e:	f104 0c14 	add.w	ip, r4, #20
 8004452:	46ae      	mov	lr, r5
 8004454:	f04f 0a00 	mov.w	sl, #0
 8004458:	f8bc b000 	ldrh.w	fp, [ip]
 800445c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004460:	fb09 220b 	mla	r2, r9, fp, r2
 8004464:	4452      	add	r2, sl
 8004466:	b289      	uxth	r1, r1
 8004468:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800446c:	f84e 1b04 	str.w	r1, [lr], #4
 8004470:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004474:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004478:	f8be 1000 	ldrh.w	r1, [lr]
 800447c:	fb09 110a 	mla	r1, r9, sl, r1
 8004480:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8004484:	4567      	cmp	r7, ip
 8004486:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800448a:	d8e5      	bhi.n	8004458 <__multiply+0x10c>
 800448c:	9a01      	ldr	r2, [sp, #4]
 800448e:	50a9      	str	r1, [r5, r2]
 8004490:	3504      	adds	r5, #4
 8004492:	e799      	b.n	80043c8 <__multiply+0x7c>
 8004494:	3e01      	subs	r6, #1
 8004496:	e79b      	b.n	80043d0 <__multiply+0x84>
 8004498:	080050c0 	.word	0x080050c0
 800449c:	080050d1 	.word	0x080050d1

080044a0 <__pow5mult>:
 80044a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044a4:	4615      	mov	r5, r2
 80044a6:	f012 0203 	ands.w	r2, r2, #3
 80044aa:	4606      	mov	r6, r0
 80044ac:	460f      	mov	r7, r1
 80044ae:	d007      	beq.n	80044c0 <__pow5mult+0x20>
 80044b0:	4c25      	ldr	r4, [pc, #148]	; (8004548 <__pow5mult+0xa8>)
 80044b2:	3a01      	subs	r2, #1
 80044b4:	2300      	movs	r3, #0
 80044b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80044ba:	f7ff fe9d 	bl	80041f8 <__multadd>
 80044be:	4607      	mov	r7, r0
 80044c0:	10ad      	asrs	r5, r5, #2
 80044c2:	d03d      	beq.n	8004540 <__pow5mult+0xa0>
 80044c4:	69f4      	ldr	r4, [r6, #28]
 80044c6:	b97c      	cbnz	r4, 80044e8 <__pow5mult+0x48>
 80044c8:	2010      	movs	r0, #16
 80044ca:	f7ff fd7f 	bl	8003fcc <malloc>
 80044ce:	4602      	mov	r2, r0
 80044d0:	61f0      	str	r0, [r6, #28]
 80044d2:	b928      	cbnz	r0, 80044e0 <__pow5mult+0x40>
 80044d4:	4b1d      	ldr	r3, [pc, #116]	; (800454c <__pow5mult+0xac>)
 80044d6:	481e      	ldr	r0, [pc, #120]	; (8004550 <__pow5mult+0xb0>)
 80044d8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80044dc:	f000 fa72 	bl	80049c4 <__assert_func>
 80044e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80044e4:	6004      	str	r4, [r0, #0]
 80044e6:	60c4      	str	r4, [r0, #12]
 80044e8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80044ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80044f0:	b94c      	cbnz	r4, 8004506 <__pow5mult+0x66>
 80044f2:	f240 2171 	movw	r1, #625	; 0x271
 80044f6:	4630      	mov	r0, r6
 80044f8:	f7ff ff12 	bl	8004320 <__i2b>
 80044fc:	2300      	movs	r3, #0
 80044fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8004502:	4604      	mov	r4, r0
 8004504:	6003      	str	r3, [r0, #0]
 8004506:	f04f 0900 	mov.w	r9, #0
 800450a:	07eb      	lsls	r3, r5, #31
 800450c:	d50a      	bpl.n	8004524 <__pow5mult+0x84>
 800450e:	4639      	mov	r1, r7
 8004510:	4622      	mov	r2, r4
 8004512:	4630      	mov	r0, r6
 8004514:	f7ff ff1a 	bl	800434c <__multiply>
 8004518:	4639      	mov	r1, r7
 800451a:	4680      	mov	r8, r0
 800451c:	4630      	mov	r0, r6
 800451e:	f7ff fe49 	bl	80041b4 <_Bfree>
 8004522:	4647      	mov	r7, r8
 8004524:	106d      	asrs	r5, r5, #1
 8004526:	d00b      	beq.n	8004540 <__pow5mult+0xa0>
 8004528:	6820      	ldr	r0, [r4, #0]
 800452a:	b938      	cbnz	r0, 800453c <__pow5mult+0x9c>
 800452c:	4622      	mov	r2, r4
 800452e:	4621      	mov	r1, r4
 8004530:	4630      	mov	r0, r6
 8004532:	f7ff ff0b 	bl	800434c <__multiply>
 8004536:	6020      	str	r0, [r4, #0]
 8004538:	f8c0 9000 	str.w	r9, [r0]
 800453c:	4604      	mov	r4, r0
 800453e:	e7e4      	b.n	800450a <__pow5mult+0x6a>
 8004540:	4638      	mov	r0, r7
 8004542:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004546:	bf00      	nop
 8004548:	08005220 	.word	0x08005220
 800454c:	08005051 	.word	0x08005051
 8004550:	080050d1 	.word	0x080050d1

08004554 <__lshift>:
 8004554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004558:	460c      	mov	r4, r1
 800455a:	6849      	ldr	r1, [r1, #4]
 800455c:	6923      	ldr	r3, [r4, #16]
 800455e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004562:	68a3      	ldr	r3, [r4, #8]
 8004564:	4607      	mov	r7, r0
 8004566:	4691      	mov	r9, r2
 8004568:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800456c:	f108 0601 	add.w	r6, r8, #1
 8004570:	42b3      	cmp	r3, r6
 8004572:	db0b      	blt.n	800458c <__lshift+0x38>
 8004574:	4638      	mov	r0, r7
 8004576:	f7ff fddd 	bl	8004134 <_Balloc>
 800457a:	4605      	mov	r5, r0
 800457c:	b948      	cbnz	r0, 8004592 <__lshift+0x3e>
 800457e:	4602      	mov	r2, r0
 8004580:	4b28      	ldr	r3, [pc, #160]	; (8004624 <__lshift+0xd0>)
 8004582:	4829      	ldr	r0, [pc, #164]	; (8004628 <__lshift+0xd4>)
 8004584:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8004588:	f000 fa1c 	bl	80049c4 <__assert_func>
 800458c:	3101      	adds	r1, #1
 800458e:	005b      	lsls	r3, r3, #1
 8004590:	e7ee      	b.n	8004570 <__lshift+0x1c>
 8004592:	2300      	movs	r3, #0
 8004594:	f100 0114 	add.w	r1, r0, #20
 8004598:	f100 0210 	add.w	r2, r0, #16
 800459c:	4618      	mov	r0, r3
 800459e:	4553      	cmp	r3, sl
 80045a0:	db33      	blt.n	800460a <__lshift+0xb6>
 80045a2:	6920      	ldr	r0, [r4, #16]
 80045a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80045a8:	f104 0314 	add.w	r3, r4, #20
 80045ac:	f019 091f 	ands.w	r9, r9, #31
 80045b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80045b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80045b8:	d02b      	beq.n	8004612 <__lshift+0xbe>
 80045ba:	f1c9 0e20 	rsb	lr, r9, #32
 80045be:	468a      	mov	sl, r1
 80045c0:	2200      	movs	r2, #0
 80045c2:	6818      	ldr	r0, [r3, #0]
 80045c4:	fa00 f009 	lsl.w	r0, r0, r9
 80045c8:	4310      	orrs	r0, r2
 80045ca:	f84a 0b04 	str.w	r0, [sl], #4
 80045ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80045d2:	459c      	cmp	ip, r3
 80045d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80045d8:	d8f3      	bhi.n	80045c2 <__lshift+0x6e>
 80045da:	ebac 0304 	sub.w	r3, ip, r4
 80045de:	3b15      	subs	r3, #21
 80045e0:	f023 0303 	bic.w	r3, r3, #3
 80045e4:	3304      	adds	r3, #4
 80045e6:	f104 0015 	add.w	r0, r4, #21
 80045ea:	4584      	cmp	ip, r0
 80045ec:	bf38      	it	cc
 80045ee:	2304      	movcc	r3, #4
 80045f0:	50ca      	str	r2, [r1, r3]
 80045f2:	b10a      	cbz	r2, 80045f8 <__lshift+0xa4>
 80045f4:	f108 0602 	add.w	r6, r8, #2
 80045f8:	3e01      	subs	r6, #1
 80045fa:	4638      	mov	r0, r7
 80045fc:	612e      	str	r6, [r5, #16]
 80045fe:	4621      	mov	r1, r4
 8004600:	f7ff fdd8 	bl	80041b4 <_Bfree>
 8004604:	4628      	mov	r0, r5
 8004606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800460a:	f842 0f04 	str.w	r0, [r2, #4]!
 800460e:	3301      	adds	r3, #1
 8004610:	e7c5      	b.n	800459e <__lshift+0x4a>
 8004612:	3904      	subs	r1, #4
 8004614:	f853 2b04 	ldr.w	r2, [r3], #4
 8004618:	f841 2f04 	str.w	r2, [r1, #4]!
 800461c:	459c      	cmp	ip, r3
 800461e:	d8f9      	bhi.n	8004614 <__lshift+0xc0>
 8004620:	e7ea      	b.n	80045f8 <__lshift+0xa4>
 8004622:	bf00      	nop
 8004624:	080050c0 	.word	0x080050c0
 8004628:	080050d1 	.word	0x080050d1

0800462c <__mcmp>:
 800462c:	b530      	push	{r4, r5, lr}
 800462e:	6902      	ldr	r2, [r0, #16]
 8004630:	690c      	ldr	r4, [r1, #16]
 8004632:	1b12      	subs	r2, r2, r4
 8004634:	d10e      	bne.n	8004654 <__mcmp+0x28>
 8004636:	f100 0314 	add.w	r3, r0, #20
 800463a:	3114      	adds	r1, #20
 800463c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004640:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004644:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004648:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800464c:	42a5      	cmp	r5, r4
 800464e:	d003      	beq.n	8004658 <__mcmp+0x2c>
 8004650:	d305      	bcc.n	800465e <__mcmp+0x32>
 8004652:	2201      	movs	r2, #1
 8004654:	4610      	mov	r0, r2
 8004656:	bd30      	pop	{r4, r5, pc}
 8004658:	4283      	cmp	r3, r0
 800465a:	d3f3      	bcc.n	8004644 <__mcmp+0x18>
 800465c:	e7fa      	b.n	8004654 <__mcmp+0x28>
 800465e:	f04f 32ff 	mov.w	r2, #4294967295
 8004662:	e7f7      	b.n	8004654 <__mcmp+0x28>

08004664 <__mdiff>:
 8004664:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004668:	460c      	mov	r4, r1
 800466a:	4606      	mov	r6, r0
 800466c:	4611      	mov	r1, r2
 800466e:	4620      	mov	r0, r4
 8004670:	4690      	mov	r8, r2
 8004672:	f7ff ffdb 	bl	800462c <__mcmp>
 8004676:	1e05      	subs	r5, r0, #0
 8004678:	d110      	bne.n	800469c <__mdiff+0x38>
 800467a:	4629      	mov	r1, r5
 800467c:	4630      	mov	r0, r6
 800467e:	f7ff fd59 	bl	8004134 <_Balloc>
 8004682:	b930      	cbnz	r0, 8004692 <__mdiff+0x2e>
 8004684:	4b3a      	ldr	r3, [pc, #232]	; (8004770 <__mdiff+0x10c>)
 8004686:	4602      	mov	r2, r0
 8004688:	f240 2137 	movw	r1, #567	; 0x237
 800468c:	4839      	ldr	r0, [pc, #228]	; (8004774 <__mdiff+0x110>)
 800468e:	f000 f999 	bl	80049c4 <__assert_func>
 8004692:	2301      	movs	r3, #1
 8004694:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004698:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800469c:	bfa4      	itt	ge
 800469e:	4643      	movge	r3, r8
 80046a0:	46a0      	movge	r8, r4
 80046a2:	4630      	mov	r0, r6
 80046a4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80046a8:	bfa6      	itte	ge
 80046aa:	461c      	movge	r4, r3
 80046ac:	2500      	movge	r5, #0
 80046ae:	2501      	movlt	r5, #1
 80046b0:	f7ff fd40 	bl	8004134 <_Balloc>
 80046b4:	b920      	cbnz	r0, 80046c0 <__mdiff+0x5c>
 80046b6:	4b2e      	ldr	r3, [pc, #184]	; (8004770 <__mdiff+0x10c>)
 80046b8:	4602      	mov	r2, r0
 80046ba:	f240 2145 	movw	r1, #581	; 0x245
 80046be:	e7e5      	b.n	800468c <__mdiff+0x28>
 80046c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80046c4:	6926      	ldr	r6, [r4, #16]
 80046c6:	60c5      	str	r5, [r0, #12]
 80046c8:	f104 0914 	add.w	r9, r4, #20
 80046cc:	f108 0514 	add.w	r5, r8, #20
 80046d0:	f100 0e14 	add.w	lr, r0, #20
 80046d4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80046d8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80046dc:	f108 0210 	add.w	r2, r8, #16
 80046e0:	46f2      	mov	sl, lr
 80046e2:	2100      	movs	r1, #0
 80046e4:	f859 3b04 	ldr.w	r3, [r9], #4
 80046e8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80046ec:	fa11 f88b 	uxtah	r8, r1, fp
 80046f0:	b299      	uxth	r1, r3
 80046f2:	0c1b      	lsrs	r3, r3, #16
 80046f4:	eba8 0801 	sub.w	r8, r8, r1
 80046f8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80046fc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8004700:	fa1f f888 	uxth.w	r8, r8
 8004704:	1419      	asrs	r1, r3, #16
 8004706:	454e      	cmp	r6, r9
 8004708:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800470c:	f84a 3b04 	str.w	r3, [sl], #4
 8004710:	d8e8      	bhi.n	80046e4 <__mdiff+0x80>
 8004712:	1b33      	subs	r3, r6, r4
 8004714:	3b15      	subs	r3, #21
 8004716:	f023 0303 	bic.w	r3, r3, #3
 800471a:	3304      	adds	r3, #4
 800471c:	3415      	adds	r4, #21
 800471e:	42a6      	cmp	r6, r4
 8004720:	bf38      	it	cc
 8004722:	2304      	movcc	r3, #4
 8004724:	441d      	add	r5, r3
 8004726:	4473      	add	r3, lr
 8004728:	469e      	mov	lr, r3
 800472a:	462e      	mov	r6, r5
 800472c:	4566      	cmp	r6, ip
 800472e:	d30e      	bcc.n	800474e <__mdiff+0xea>
 8004730:	f10c 0203 	add.w	r2, ip, #3
 8004734:	1b52      	subs	r2, r2, r5
 8004736:	f022 0203 	bic.w	r2, r2, #3
 800473a:	3d03      	subs	r5, #3
 800473c:	45ac      	cmp	ip, r5
 800473e:	bf38      	it	cc
 8004740:	2200      	movcc	r2, #0
 8004742:	4413      	add	r3, r2
 8004744:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8004748:	b17a      	cbz	r2, 800476a <__mdiff+0x106>
 800474a:	6107      	str	r7, [r0, #16]
 800474c:	e7a4      	b.n	8004698 <__mdiff+0x34>
 800474e:	f856 8b04 	ldr.w	r8, [r6], #4
 8004752:	fa11 f288 	uxtah	r2, r1, r8
 8004756:	1414      	asrs	r4, r2, #16
 8004758:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800475c:	b292      	uxth	r2, r2
 800475e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8004762:	f84e 2b04 	str.w	r2, [lr], #4
 8004766:	1421      	asrs	r1, r4, #16
 8004768:	e7e0      	b.n	800472c <__mdiff+0xc8>
 800476a:	3f01      	subs	r7, #1
 800476c:	e7ea      	b.n	8004744 <__mdiff+0xe0>
 800476e:	bf00      	nop
 8004770:	080050c0 	.word	0x080050c0
 8004774:	080050d1 	.word	0x080050d1

08004778 <__d2b>:
 8004778:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800477c:	460f      	mov	r7, r1
 800477e:	2101      	movs	r1, #1
 8004780:	ec59 8b10 	vmov	r8, r9, d0
 8004784:	4616      	mov	r6, r2
 8004786:	f7ff fcd5 	bl	8004134 <_Balloc>
 800478a:	4604      	mov	r4, r0
 800478c:	b930      	cbnz	r0, 800479c <__d2b+0x24>
 800478e:	4602      	mov	r2, r0
 8004790:	4b24      	ldr	r3, [pc, #144]	; (8004824 <__d2b+0xac>)
 8004792:	4825      	ldr	r0, [pc, #148]	; (8004828 <__d2b+0xb0>)
 8004794:	f240 310f 	movw	r1, #783	; 0x30f
 8004798:	f000 f914 	bl	80049c4 <__assert_func>
 800479c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80047a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80047a4:	bb2d      	cbnz	r5, 80047f2 <__d2b+0x7a>
 80047a6:	9301      	str	r3, [sp, #4]
 80047a8:	f1b8 0300 	subs.w	r3, r8, #0
 80047ac:	d026      	beq.n	80047fc <__d2b+0x84>
 80047ae:	4668      	mov	r0, sp
 80047b0:	9300      	str	r3, [sp, #0]
 80047b2:	f7ff fd87 	bl	80042c4 <__lo0bits>
 80047b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80047ba:	b1e8      	cbz	r0, 80047f8 <__d2b+0x80>
 80047bc:	f1c0 0320 	rsb	r3, r0, #32
 80047c0:	fa02 f303 	lsl.w	r3, r2, r3
 80047c4:	430b      	orrs	r3, r1
 80047c6:	40c2      	lsrs	r2, r0
 80047c8:	6163      	str	r3, [r4, #20]
 80047ca:	9201      	str	r2, [sp, #4]
 80047cc:	9b01      	ldr	r3, [sp, #4]
 80047ce:	61a3      	str	r3, [r4, #24]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	bf14      	ite	ne
 80047d4:	2202      	movne	r2, #2
 80047d6:	2201      	moveq	r2, #1
 80047d8:	6122      	str	r2, [r4, #16]
 80047da:	b1bd      	cbz	r5, 800480c <__d2b+0x94>
 80047dc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80047e0:	4405      	add	r5, r0
 80047e2:	603d      	str	r5, [r7, #0]
 80047e4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80047e8:	6030      	str	r0, [r6, #0]
 80047ea:	4620      	mov	r0, r4
 80047ec:	b003      	add	sp, #12
 80047ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80047f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047f6:	e7d6      	b.n	80047a6 <__d2b+0x2e>
 80047f8:	6161      	str	r1, [r4, #20]
 80047fa:	e7e7      	b.n	80047cc <__d2b+0x54>
 80047fc:	a801      	add	r0, sp, #4
 80047fe:	f7ff fd61 	bl	80042c4 <__lo0bits>
 8004802:	9b01      	ldr	r3, [sp, #4]
 8004804:	6163      	str	r3, [r4, #20]
 8004806:	3020      	adds	r0, #32
 8004808:	2201      	movs	r2, #1
 800480a:	e7e5      	b.n	80047d8 <__d2b+0x60>
 800480c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004810:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004814:	6038      	str	r0, [r7, #0]
 8004816:	6918      	ldr	r0, [r3, #16]
 8004818:	f7ff fd34 	bl	8004284 <__hi0bits>
 800481c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004820:	e7e2      	b.n	80047e8 <__d2b+0x70>
 8004822:	bf00      	nop
 8004824:	080050c0 	.word	0x080050c0
 8004828:	080050d1 	.word	0x080050d1

0800482c <__sflush_r>:
 800482c:	898a      	ldrh	r2, [r1, #12]
 800482e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004832:	4605      	mov	r5, r0
 8004834:	0710      	lsls	r0, r2, #28
 8004836:	460c      	mov	r4, r1
 8004838:	d458      	bmi.n	80048ec <__sflush_r+0xc0>
 800483a:	684b      	ldr	r3, [r1, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	dc05      	bgt.n	800484c <__sflush_r+0x20>
 8004840:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004842:	2b00      	cmp	r3, #0
 8004844:	dc02      	bgt.n	800484c <__sflush_r+0x20>
 8004846:	2000      	movs	r0, #0
 8004848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800484c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800484e:	2e00      	cmp	r6, #0
 8004850:	d0f9      	beq.n	8004846 <__sflush_r+0x1a>
 8004852:	2300      	movs	r3, #0
 8004854:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004858:	682f      	ldr	r7, [r5, #0]
 800485a:	6a21      	ldr	r1, [r4, #32]
 800485c:	602b      	str	r3, [r5, #0]
 800485e:	d032      	beq.n	80048c6 <__sflush_r+0x9a>
 8004860:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004862:	89a3      	ldrh	r3, [r4, #12]
 8004864:	075a      	lsls	r2, r3, #29
 8004866:	d505      	bpl.n	8004874 <__sflush_r+0x48>
 8004868:	6863      	ldr	r3, [r4, #4]
 800486a:	1ac0      	subs	r0, r0, r3
 800486c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800486e:	b10b      	cbz	r3, 8004874 <__sflush_r+0x48>
 8004870:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004872:	1ac0      	subs	r0, r0, r3
 8004874:	2300      	movs	r3, #0
 8004876:	4602      	mov	r2, r0
 8004878:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800487a:	6a21      	ldr	r1, [r4, #32]
 800487c:	4628      	mov	r0, r5
 800487e:	47b0      	blx	r6
 8004880:	1c43      	adds	r3, r0, #1
 8004882:	89a3      	ldrh	r3, [r4, #12]
 8004884:	d106      	bne.n	8004894 <__sflush_r+0x68>
 8004886:	6829      	ldr	r1, [r5, #0]
 8004888:	291d      	cmp	r1, #29
 800488a:	d82b      	bhi.n	80048e4 <__sflush_r+0xb8>
 800488c:	4a29      	ldr	r2, [pc, #164]	; (8004934 <__sflush_r+0x108>)
 800488e:	410a      	asrs	r2, r1
 8004890:	07d6      	lsls	r6, r2, #31
 8004892:	d427      	bmi.n	80048e4 <__sflush_r+0xb8>
 8004894:	2200      	movs	r2, #0
 8004896:	6062      	str	r2, [r4, #4]
 8004898:	04d9      	lsls	r1, r3, #19
 800489a:	6922      	ldr	r2, [r4, #16]
 800489c:	6022      	str	r2, [r4, #0]
 800489e:	d504      	bpl.n	80048aa <__sflush_r+0x7e>
 80048a0:	1c42      	adds	r2, r0, #1
 80048a2:	d101      	bne.n	80048a8 <__sflush_r+0x7c>
 80048a4:	682b      	ldr	r3, [r5, #0]
 80048a6:	b903      	cbnz	r3, 80048aa <__sflush_r+0x7e>
 80048a8:	6560      	str	r0, [r4, #84]	; 0x54
 80048aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80048ac:	602f      	str	r7, [r5, #0]
 80048ae:	2900      	cmp	r1, #0
 80048b0:	d0c9      	beq.n	8004846 <__sflush_r+0x1a>
 80048b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80048b6:	4299      	cmp	r1, r3
 80048b8:	d002      	beq.n	80048c0 <__sflush_r+0x94>
 80048ba:	4628      	mov	r0, r5
 80048bc:	f7ff fb3a 	bl	8003f34 <_free_r>
 80048c0:	2000      	movs	r0, #0
 80048c2:	6360      	str	r0, [r4, #52]	; 0x34
 80048c4:	e7c0      	b.n	8004848 <__sflush_r+0x1c>
 80048c6:	2301      	movs	r3, #1
 80048c8:	4628      	mov	r0, r5
 80048ca:	47b0      	blx	r6
 80048cc:	1c41      	adds	r1, r0, #1
 80048ce:	d1c8      	bne.n	8004862 <__sflush_r+0x36>
 80048d0:	682b      	ldr	r3, [r5, #0]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d0c5      	beq.n	8004862 <__sflush_r+0x36>
 80048d6:	2b1d      	cmp	r3, #29
 80048d8:	d001      	beq.n	80048de <__sflush_r+0xb2>
 80048da:	2b16      	cmp	r3, #22
 80048dc:	d101      	bne.n	80048e2 <__sflush_r+0xb6>
 80048de:	602f      	str	r7, [r5, #0]
 80048e0:	e7b1      	b.n	8004846 <__sflush_r+0x1a>
 80048e2:	89a3      	ldrh	r3, [r4, #12]
 80048e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048e8:	81a3      	strh	r3, [r4, #12]
 80048ea:	e7ad      	b.n	8004848 <__sflush_r+0x1c>
 80048ec:	690f      	ldr	r7, [r1, #16]
 80048ee:	2f00      	cmp	r7, #0
 80048f0:	d0a9      	beq.n	8004846 <__sflush_r+0x1a>
 80048f2:	0793      	lsls	r3, r2, #30
 80048f4:	680e      	ldr	r6, [r1, #0]
 80048f6:	bf08      	it	eq
 80048f8:	694b      	ldreq	r3, [r1, #20]
 80048fa:	600f      	str	r7, [r1, #0]
 80048fc:	bf18      	it	ne
 80048fe:	2300      	movne	r3, #0
 8004900:	eba6 0807 	sub.w	r8, r6, r7
 8004904:	608b      	str	r3, [r1, #8]
 8004906:	f1b8 0f00 	cmp.w	r8, #0
 800490a:	dd9c      	ble.n	8004846 <__sflush_r+0x1a>
 800490c:	6a21      	ldr	r1, [r4, #32]
 800490e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004910:	4643      	mov	r3, r8
 8004912:	463a      	mov	r2, r7
 8004914:	4628      	mov	r0, r5
 8004916:	47b0      	blx	r6
 8004918:	2800      	cmp	r0, #0
 800491a:	dc06      	bgt.n	800492a <__sflush_r+0xfe>
 800491c:	89a3      	ldrh	r3, [r4, #12]
 800491e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004922:	81a3      	strh	r3, [r4, #12]
 8004924:	f04f 30ff 	mov.w	r0, #4294967295
 8004928:	e78e      	b.n	8004848 <__sflush_r+0x1c>
 800492a:	4407      	add	r7, r0
 800492c:	eba8 0800 	sub.w	r8, r8, r0
 8004930:	e7e9      	b.n	8004906 <__sflush_r+0xda>
 8004932:	bf00      	nop
 8004934:	dfbffffe 	.word	0xdfbffffe

08004938 <_fflush_r>:
 8004938:	b538      	push	{r3, r4, r5, lr}
 800493a:	690b      	ldr	r3, [r1, #16]
 800493c:	4605      	mov	r5, r0
 800493e:	460c      	mov	r4, r1
 8004940:	b913      	cbnz	r3, 8004948 <_fflush_r+0x10>
 8004942:	2500      	movs	r5, #0
 8004944:	4628      	mov	r0, r5
 8004946:	bd38      	pop	{r3, r4, r5, pc}
 8004948:	b118      	cbz	r0, 8004952 <_fflush_r+0x1a>
 800494a:	6a03      	ldr	r3, [r0, #32]
 800494c:	b90b      	cbnz	r3, 8004952 <_fflush_r+0x1a>
 800494e:	f7fe fb7b 	bl	8003048 <__sinit>
 8004952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d0f3      	beq.n	8004942 <_fflush_r+0xa>
 800495a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800495c:	07d0      	lsls	r0, r2, #31
 800495e:	d404      	bmi.n	800496a <_fflush_r+0x32>
 8004960:	0599      	lsls	r1, r3, #22
 8004962:	d402      	bmi.n	800496a <_fflush_r+0x32>
 8004964:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004966:	f7fe fc66 	bl	8003236 <__retarget_lock_acquire_recursive>
 800496a:	4628      	mov	r0, r5
 800496c:	4621      	mov	r1, r4
 800496e:	f7ff ff5d 	bl	800482c <__sflush_r>
 8004972:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004974:	07da      	lsls	r2, r3, #31
 8004976:	4605      	mov	r5, r0
 8004978:	d4e4      	bmi.n	8004944 <_fflush_r+0xc>
 800497a:	89a3      	ldrh	r3, [r4, #12]
 800497c:	059b      	lsls	r3, r3, #22
 800497e:	d4e1      	bmi.n	8004944 <_fflush_r+0xc>
 8004980:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004982:	f7fe fc59 	bl	8003238 <__retarget_lock_release_recursive>
 8004986:	e7dd      	b.n	8004944 <_fflush_r+0xc>

08004988 <_sbrk_r>:
 8004988:	b538      	push	{r3, r4, r5, lr}
 800498a:	4d06      	ldr	r5, [pc, #24]	; (80049a4 <_sbrk_r+0x1c>)
 800498c:	2300      	movs	r3, #0
 800498e:	4604      	mov	r4, r0
 8004990:	4608      	mov	r0, r1
 8004992:	602b      	str	r3, [r5, #0]
 8004994:	f7fc fc9c 	bl	80012d0 <_sbrk>
 8004998:	1c43      	adds	r3, r0, #1
 800499a:	d102      	bne.n	80049a2 <_sbrk_r+0x1a>
 800499c:	682b      	ldr	r3, [r5, #0]
 800499e:	b103      	cbz	r3, 80049a2 <_sbrk_r+0x1a>
 80049a0:	6023      	str	r3, [r4, #0]
 80049a2:	bd38      	pop	{r3, r4, r5, pc}
 80049a4:	20000388 	.word	0x20000388

080049a8 <memcpy>:
 80049a8:	440a      	add	r2, r1
 80049aa:	4291      	cmp	r1, r2
 80049ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80049b0:	d100      	bne.n	80049b4 <memcpy+0xc>
 80049b2:	4770      	bx	lr
 80049b4:	b510      	push	{r4, lr}
 80049b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049be:	4291      	cmp	r1, r2
 80049c0:	d1f9      	bne.n	80049b6 <memcpy+0xe>
 80049c2:	bd10      	pop	{r4, pc}

080049c4 <__assert_func>:
 80049c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80049c6:	4614      	mov	r4, r2
 80049c8:	461a      	mov	r2, r3
 80049ca:	4b09      	ldr	r3, [pc, #36]	; (80049f0 <__assert_func+0x2c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4605      	mov	r5, r0
 80049d0:	68d8      	ldr	r0, [r3, #12]
 80049d2:	b14c      	cbz	r4, 80049e8 <__assert_func+0x24>
 80049d4:	4b07      	ldr	r3, [pc, #28]	; (80049f4 <__assert_func+0x30>)
 80049d6:	9100      	str	r1, [sp, #0]
 80049d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80049dc:	4906      	ldr	r1, [pc, #24]	; (80049f8 <__assert_func+0x34>)
 80049de:	462b      	mov	r3, r5
 80049e0:	f000 f844 	bl	8004a6c <fiprintf>
 80049e4:	f000 f854 	bl	8004a90 <abort>
 80049e8:	4b04      	ldr	r3, [pc, #16]	; (80049fc <__assert_func+0x38>)
 80049ea:	461c      	mov	r4, r3
 80049ec:	e7f3      	b.n	80049d6 <__assert_func+0x12>
 80049ee:	bf00      	nop
 80049f0:	20000064 	.word	0x20000064
 80049f4:	08005236 	.word	0x08005236
 80049f8:	08005243 	.word	0x08005243
 80049fc:	08005271 	.word	0x08005271

08004a00 <_calloc_r>:
 8004a00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004a02:	fba1 2402 	umull	r2, r4, r1, r2
 8004a06:	b94c      	cbnz	r4, 8004a1c <_calloc_r+0x1c>
 8004a08:	4611      	mov	r1, r2
 8004a0a:	9201      	str	r2, [sp, #4]
 8004a0c:	f7ff fb06 	bl	800401c <_malloc_r>
 8004a10:	9a01      	ldr	r2, [sp, #4]
 8004a12:	4605      	mov	r5, r0
 8004a14:	b930      	cbnz	r0, 8004a24 <_calloc_r+0x24>
 8004a16:	4628      	mov	r0, r5
 8004a18:	b003      	add	sp, #12
 8004a1a:	bd30      	pop	{r4, r5, pc}
 8004a1c:	220c      	movs	r2, #12
 8004a1e:	6002      	str	r2, [r0, #0]
 8004a20:	2500      	movs	r5, #0
 8004a22:	e7f8      	b.n	8004a16 <_calloc_r+0x16>
 8004a24:	4621      	mov	r1, r4
 8004a26:	f7fe fb88 	bl	800313a <memset>
 8004a2a:	e7f4      	b.n	8004a16 <_calloc_r+0x16>

08004a2c <__ascii_mbtowc>:
 8004a2c:	b082      	sub	sp, #8
 8004a2e:	b901      	cbnz	r1, 8004a32 <__ascii_mbtowc+0x6>
 8004a30:	a901      	add	r1, sp, #4
 8004a32:	b142      	cbz	r2, 8004a46 <__ascii_mbtowc+0x1a>
 8004a34:	b14b      	cbz	r3, 8004a4a <__ascii_mbtowc+0x1e>
 8004a36:	7813      	ldrb	r3, [r2, #0]
 8004a38:	600b      	str	r3, [r1, #0]
 8004a3a:	7812      	ldrb	r2, [r2, #0]
 8004a3c:	1e10      	subs	r0, r2, #0
 8004a3e:	bf18      	it	ne
 8004a40:	2001      	movne	r0, #1
 8004a42:	b002      	add	sp, #8
 8004a44:	4770      	bx	lr
 8004a46:	4610      	mov	r0, r2
 8004a48:	e7fb      	b.n	8004a42 <__ascii_mbtowc+0x16>
 8004a4a:	f06f 0001 	mvn.w	r0, #1
 8004a4e:	e7f8      	b.n	8004a42 <__ascii_mbtowc+0x16>

08004a50 <__ascii_wctomb>:
 8004a50:	b149      	cbz	r1, 8004a66 <__ascii_wctomb+0x16>
 8004a52:	2aff      	cmp	r2, #255	; 0xff
 8004a54:	bf85      	ittet	hi
 8004a56:	238a      	movhi	r3, #138	; 0x8a
 8004a58:	6003      	strhi	r3, [r0, #0]
 8004a5a:	700a      	strbls	r2, [r1, #0]
 8004a5c:	f04f 30ff 	movhi.w	r0, #4294967295
 8004a60:	bf98      	it	ls
 8004a62:	2001      	movls	r0, #1
 8004a64:	4770      	bx	lr
 8004a66:	4608      	mov	r0, r1
 8004a68:	4770      	bx	lr
	...

08004a6c <fiprintf>:
 8004a6c:	b40e      	push	{r1, r2, r3}
 8004a6e:	b503      	push	{r0, r1, lr}
 8004a70:	4601      	mov	r1, r0
 8004a72:	ab03      	add	r3, sp, #12
 8004a74:	4805      	ldr	r0, [pc, #20]	; (8004a8c <fiprintf+0x20>)
 8004a76:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a7a:	6800      	ldr	r0, [r0, #0]
 8004a7c:	9301      	str	r3, [sp, #4]
 8004a7e:	f000 f837 	bl	8004af0 <_vfiprintf_r>
 8004a82:	b002      	add	sp, #8
 8004a84:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a88:	b003      	add	sp, #12
 8004a8a:	4770      	bx	lr
 8004a8c:	20000064 	.word	0x20000064

08004a90 <abort>:
 8004a90:	b508      	push	{r3, lr}
 8004a92:	2006      	movs	r0, #6
 8004a94:	f000 fa04 	bl	8004ea0 <raise>
 8004a98:	2001      	movs	r0, #1
 8004a9a:	f7fc fba1 	bl	80011e0 <_exit>

08004a9e <__sfputc_r>:
 8004a9e:	6893      	ldr	r3, [r2, #8]
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	b410      	push	{r4}
 8004aa6:	6093      	str	r3, [r2, #8]
 8004aa8:	da08      	bge.n	8004abc <__sfputc_r+0x1e>
 8004aaa:	6994      	ldr	r4, [r2, #24]
 8004aac:	42a3      	cmp	r3, r4
 8004aae:	db01      	blt.n	8004ab4 <__sfputc_r+0x16>
 8004ab0:	290a      	cmp	r1, #10
 8004ab2:	d103      	bne.n	8004abc <__sfputc_r+0x1e>
 8004ab4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ab8:	f000 b934 	b.w	8004d24 <__swbuf_r>
 8004abc:	6813      	ldr	r3, [r2, #0]
 8004abe:	1c58      	adds	r0, r3, #1
 8004ac0:	6010      	str	r0, [r2, #0]
 8004ac2:	7019      	strb	r1, [r3, #0]
 8004ac4:	4608      	mov	r0, r1
 8004ac6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <__sfputs_r>:
 8004acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ace:	4606      	mov	r6, r0
 8004ad0:	460f      	mov	r7, r1
 8004ad2:	4614      	mov	r4, r2
 8004ad4:	18d5      	adds	r5, r2, r3
 8004ad6:	42ac      	cmp	r4, r5
 8004ad8:	d101      	bne.n	8004ade <__sfputs_r+0x12>
 8004ada:	2000      	movs	r0, #0
 8004adc:	e007      	b.n	8004aee <__sfputs_r+0x22>
 8004ade:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ae2:	463a      	mov	r2, r7
 8004ae4:	4630      	mov	r0, r6
 8004ae6:	f7ff ffda 	bl	8004a9e <__sfputc_r>
 8004aea:	1c43      	adds	r3, r0, #1
 8004aec:	d1f3      	bne.n	8004ad6 <__sfputs_r+0xa>
 8004aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004af0 <_vfiprintf_r>:
 8004af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004af4:	460d      	mov	r5, r1
 8004af6:	b09d      	sub	sp, #116	; 0x74
 8004af8:	4614      	mov	r4, r2
 8004afa:	4698      	mov	r8, r3
 8004afc:	4606      	mov	r6, r0
 8004afe:	b118      	cbz	r0, 8004b08 <_vfiprintf_r+0x18>
 8004b00:	6a03      	ldr	r3, [r0, #32]
 8004b02:	b90b      	cbnz	r3, 8004b08 <_vfiprintf_r+0x18>
 8004b04:	f7fe faa0 	bl	8003048 <__sinit>
 8004b08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b0a:	07d9      	lsls	r1, r3, #31
 8004b0c:	d405      	bmi.n	8004b1a <_vfiprintf_r+0x2a>
 8004b0e:	89ab      	ldrh	r3, [r5, #12]
 8004b10:	059a      	lsls	r2, r3, #22
 8004b12:	d402      	bmi.n	8004b1a <_vfiprintf_r+0x2a>
 8004b14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b16:	f7fe fb8e 	bl	8003236 <__retarget_lock_acquire_recursive>
 8004b1a:	89ab      	ldrh	r3, [r5, #12]
 8004b1c:	071b      	lsls	r3, r3, #28
 8004b1e:	d501      	bpl.n	8004b24 <_vfiprintf_r+0x34>
 8004b20:	692b      	ldr	r3, [r5, #16]
 8004b22:	b99b      	cbnz	r3, 8004b4c <_vfiprintf_r+0x5c>
 8004b24:	4629      	mov	r1, r5
 8004b26:	4630      	mov	r0, r6
 8004b28:	f000 f93a 	bl	8004da0 <__swsetup_r>
 8004b2c:	b170      	cbz	r0, 8004b4c <_vfiprintf_r+0x5c>
 8004b2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b30:	07dc      	lsls	r4, r3, #31
 8004b32:	d504      	bpl.n	8004b3e <_vfiprintf_r+0x4e>
 8004b34:	f04f 30ff 	mov.w	r0, #4294967295
 8004b38:	b01d      	add	sp, #116	; 0x74
 8004b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b3e:	89ab      	ldrh	r3, [r5, #12]
 8004b40:	0598      	lsls	r0, r3, #22
 8004b42:	d4f7      	bmi.n	8004b34 <_vfiprintf_r+0x44>
 8004b44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b46:	f7fe fb77 	bl	8003238 <__retarget_lock_release_recursive>
 8004b4a:	e7f3      	b.n	8004b34 <_vfiprintf_r+0x44>
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	9309      	str	r3, [sp, #36]	; 0x24
 8004b50:	2320      	movs	r3, #32
 8004b52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b56:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b5a:	2330      	movs	r3, #48	; 0x30
 8004b5c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004d10 <_vfiprintf_r+0x220>
 8004b60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b64:	f04f 0901 	mov.w	r9, #1
 8004b68:	4623      	mov	r3, r4
 8004b6a:	469a      	mov	sl, r3
 8004b6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b70:	b10a      	cbz	r2, 8004b76 <_vfiprintf_r+0x86>
 8004b72:	2a25      	cmp	r2, #37	; 0x25
 8004b74:	d1f9      	bne.n	8004b6a <_vfiprintf_r+0x7a>
 8004b76:	ebba 0b04 	subs.w	fp, sl, r4
 8004b7a:	d00b      	beq.n	8004b94 <_vfiprintf_r+0xa4>
 8004b7c:	465b      	mov	r3, fp
 8004b7e:	4622      	mov	r2, r4
 8004b80:	4629      	mov	r1, r5
 8004b82:	4630      	mov	r0, r6
 8004b84:	f7ff ffa2 	bl	8004acc <__sfputs_r>
 8004b88:	3001      	adds	r0, #1
 8004b8a:	f000 80a9 	beq.w	8004ce0 <_vfiprintf_r+0x1f0>
 8004b8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b90:	445a      	add	r2, fp
 8004b92:	9209      	str	r2, [sp, #36]	; 0x24
 8004b94:	f89a 3000 	ldrb.w	r3, [sl]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	f000 80a1 	beq.w	8004ce0 <_vfiprintf_r+0x1f0>
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ba4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ba8:	f10a 0a01 	add.w	sl, sl, #1
 8004bac:	9304      	str	r3, [sp, #16]
 8004bae:	9307      	str	r3, [sp, #28]
 8004bb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004bb4:	931a      	str	r3, [sp, #104]	; 0x68
 8004bb6:	4654      	mov	r4, sl
 8004bb8:	2205      	movs	r2, #5
 8004bba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bbe:	4854      	ldr	r0, [pc, #336]	; (8004d10 <_vfiprintf_r+0x220>)
 8004bc0:	f7fb fb16 	bl	80001f0 <memchr>
 8004bc4:	9a04      	ldr	r2, [sp, #16]
 8004bc6:	b9d8      	cbnz	r0, 8004c00 <_vfiprintf_r+0x110>
 8004bc8:	06d1      	lsls	r1, r2, #27
 8004bca:	bf44      	itt	mi
 8004bcc:	2320      	movmi	r3, #32
 8004bce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004bd2:	0713      	lsls	r3, r2, #28
 8004bd4:	bf44      	itt	mi
 8004bd6:	232b      	movmi	r3, #43	; 0x2b
 8004bd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004bdc:	f89a 3000 	ldrb.w	r3, [sl]
 8004be0:	2b2a      	cmp	r3, #42	; 0x2a
 8004be2:	d015      	beq.n	8004c10 <_vfiprintf_r+0x120>
 8004be4:	9a07      	ldr	r2, [sp, #28]
 8004be6:	4654      	mov	r4, sl
 8004be8:	2000      	movs	r0, #0
 8004bea:	f04f 0c0a 	mov.w	ip, #10
 8004bee:	4621      	mov	r1, r4
 8004bf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004bf4:	3b30      	subs	r3, #48	; 0x30
 8004bf6:	2b09      	cmp	r3, #9
 8004bf8:	d94d      	bls.n	8004c96 <_vfiprintf_r+0x1a6>
 8004bfa:	b1b0      	cbz	r0, 8004c2a <_vfiprintf_r+0x13a>
 8004bfc:	9207      	str	r2, [sp, #28]
 8004bfe:	e014      	b.n	8004c2a <_vfiprintf_r+0x13a>
 8004c00:	eba0 0308 	sub.w	r3, r0, r8
 8004c04:	fa09 f303 	lsl.w	r3, r9, r3
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	9304      	str	r3, [sp, #16]
 8004c0c:	46a2      	mov	sl, r4
 8004c0e:	e7d2      	b.n	8004bb6 <_vfiprintf_r+0xc6>
 8004c10:	9b03      	ldr	r3, [sp, #12]
 8004c12:	1d19      	adds	r1, r3, #4
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	9103      	str	r1, [sp, #12]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	bfbb      	ittet	lt
 8004c1c:	425b      	neglt	r3, r3
 8004c1e:	f042 0202 	orrlt.w	r2, r2, #2
 8004c22:	9307      	strge	r3, [sp, #28]
 8004c24:	9307      	strlt	r3, [sp, #28]
 8004c26:	bfb8      	it	lt
 8004c28:	9204      	strlt	r2, [sp, #16]
 8004c2a:	7823      	ldrb	r3, [r4, #0]
 8004c2c:	2b2e      	cmp	r3, #46	; 0x2e
 8004c2e:	d10c      	bne.n	8004c4a <_vfiprintf_r+0x15a>
 8004c30:	7863      	ldrb	r3, [r4, #1]
 8004c32:	2b2a      	cmp	r3, #42	; 0x2a
 8004c34:	d134      	bne.n	8004ca0 <_vfiprintf_r+0x1b0>
 8004c36:	9b03      	ldr	r3, [sp, #12]
 8004c38:	1d1a      	adds	r2, r3, #4
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	9203      	str	r2, [sp, #12]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	bfb8      	it	lt
 8004c42:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c46:	3402      	adds	r4, #2
 8004c48:	9305      	str	r3, [sp, #20]
 8004c4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004d20 <_vfiprintf_r+0x230>
 8004c4e:	7821      	ldrb	r1, [r4, #0]
 8004c50:	2203      	movs	r2, #3
 8004c52:	4650      	mov	r0, sl
 8004c54:	f7fb facc 	bl	80001f0 <memchr>
 8004c58:	b138      	cbz	r0, 8004c6a <_vfiprintf_r+0x17a>
 8004c5a:	9b04      	ldr	r3, [sp, #16]
 8004c5c:	eba0 000a 	sub.w	r0, r0, sl
 8004c60:	2240      	movs	r2, #64	; 0x40
 8004c62:	4082      	lsls	r2, r0
 8004c64:	4313      	orrs	r3, r2
 8004c66:	3401      	adds	r4, #1
 8004c68:	9304      	str	r3, [sp, #16]
 8004c6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c6e:	4829      	ldr	r0, [pc, #164]	; (8004d14 <_vfiprintf_r+0x224>)
 8004c70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c74:	2206      	movs	r2, #6
 8004c76:	f7fb fabb 	bl	80001f0 <memchr>
 8004c7a:	2800      	cmp	r0, #0
 8004c7c:	d03f      	beq.n	8004cfe <_vfiprintf_r+0x20e>
 8004c7e:	4b26      	ldr	r3, [pc, #152]	; (8004d18 <_vfiprintf_r+0x228>)
 8004c80:	bb1b      	cbnz	r3, 8004cca <_vfiprintf_r+0x1da>
 8004c82:	9b03      	ldr	r3, [sp, #12]
 8004c84:	3307      	adds	r3, #7
 8004c86:	f023 0307 	bic.w	r3, r3, #7
 8004c8a:	3308      	adds	r3, #8
 8004c8c:	9303      	str	r3, [sp, #12]
 8004c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c90:	443b      	add	r3, r7
 8004c92:	9309      	str	r3, [sp, #36]	; 0x24
 8004c94:	e768      	b.n	8004b68 <_vfiprintf_r+0x78>
 8004c96:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c9a:	460c      	mov	r4, r1
 8004c9c:	2001      	movs	r0, #1
 8004c9e:	e7a6      	b.n	8004bee <_vfiprintf_r+0xfe>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	3401      	adds	r4, #1
 8004ca4:	9305      	str	r3, [sp, #20]
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	f04f 0c0a 	mov.w	ip, #10
 8004cac:	4620      	mov	r0, r4
 8004cae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cb2:	3a30      	subs	r2, #48	; 0x30
 8004cb4:	2a09      	cmp	r2, #9
 8004cb6:	d903      	bls.n	8004cc0 <_vfiprintf_r+0x1d0>
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0c6      	beq.n	8004c4a <_vfiprintf_r+0x15a>
 8004cbc:	9105      	str	r1, [sp, #20]
 8004cbe:	e7c4      	b.n	8004c4a <_vfiprintf_r+0x15a>
 8004cc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8004cc4:	4604      	mov	r4, r0
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e7f0      	b.n	8004cac <_vfiprintf_r+0x1bc>
 8004cca:	ab03      	add	r3, sp, #12
 8004ccc:	9300      	str	r3, [sp, #0]
 8004cce:	462a      	mov	r2, r5
 8004cd0:	4b12      	ldr	r3, [pc, #72]	; (8004d1c <_vfiprintf_r+0x22c>)
 8004cd2:	a904      	add	r1, sp, #16
 8004cd4:	4630      	mov	r0, r6
 8004cd6:	f7fd fd65 	bl	80027a4 <_printf_float>
 8004cda:	4607      	mov	r7, r0
 8004cdc:	1c78      	adds	r0, r7, #1
 8004cde:	d1d6      	bne.n	8004c8e <_vfiprintf_r+0x19e>
 8004ce0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ce2:	07d9      	lsls	r1, r3, #31
 8004ce4:	d405      	bmi.n	8004cf2 <_vfiprintf_r+0x202>
 8004ce6:	89ab      	ldrh	r3, [r5, #12]
 8004ce8:	059a      	lsls	r2, r3, #22
 8004cea:	d402      	bmi.n	8004cf2 <_vfiprintf_r+0x202>
 8004cec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004cee:	f7fe faa3 	bl	8003238 <__retarget_lock_release_recursive>
 8004cf2:	89ab      	ldrh	r3, [r5, #12]
 8004cf4:	065b      	lsls	r3, r3, #25
 8004cf6:	f53f af1d 	bmi.w	8004b34 <_vfiprintf_r+0x44>
 8004cfa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cfc:	e71c      	b.n	8004b38 <_vfiprintf_r+0x48>
 8004cfe:	ab03      	add	r3, sp, #12
 8004d00:	9300      	str	r3, [sp, #0]
 8004d02:	462a      	mov	r2, r5
 8004d04:	4b05      	ldr	r3, [pc, #20]	; (8004d1c <_vfiprintf_r+0x22c>)
 8004d06:	a904      	add	r1, sp, #16
 8004d08:	4630      	mov	r0, r6
 8004d0a:	f7fd ffef 	bl	8002cec <_printf_i>
 8004d0e:	e7e4      	b.n	8004cda <_vfiprintf_r+0x1ea>
 8004d10:	08005373 	.word	0x08005373
 8004d14:	0800537d 	.word	0x0800537d
 8004d18:	080027a5 	.word	0x080027a5
 8004d1c:	08004acd 	.word	0x08004acd
 8004d20:	08005379 	.word	0x08005379

08004d24 <__swbuf_r>:
 8004d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d26:	460e      	mov	r6, r1
 8004d28:	4614      	mov	r4, r2
 8004d2a:	4605      	mov	r5, r0
 8004d2c:	b118      	cbz	r0, 8004d36 <__swbuf_r+0x12>
 8004d2e:	6a03      	ldr	r3, [r0, #32]
 8004d30:	b90b      	cbnz	r3, 8004d36 <__swbuf_r+0x12>
 8004d32:	f7fe f989 	bl	8003048 <__sinit>
 8004d36:	69a3      	ldr	r3, [r4, #24]
 8004d38:	60a3      	str	r3, [r4, #8]
 8004d3a:	89a3      	ldrh	r3, [r4, #12]
 8004d3c:	071a      	lsls	r2, r3, #28
 8004d3e:	d525      	bpl.n	8004d8c <__swbuf_r+0x68>
 8004d40:	6923      	ldr	r3, [r4, #16]
 8004d42:	b31b      	cbz	r3, 8004d8c <__swbuf_r+0x68>
 8004d44:	6823      	ldr	r3, [r4, #0]
 8004d46:	6922      	ldr	r2, [r4, #16]
 8004d48:	1a98      	subs	r0, r3, r2
 8004d4a:	6963      	ldr	r3, [r4, #20]
 8004d4c:	b2f6      	uxtb	r6, r6
 8004d4e:	4283      	cmp	r3, r0
 8004d50:	4637      	mov	r7, r6
 8004d52:	dc04      	bgt.n	8004d5e <__swbuf_r+0x3a>
 8004d54:	4621      	mov	r1, r4
 8004d56:	4628      	mov	r0, r5
 8004d58:	f7ff fdee 	bl	8004938 <_fflush_r>
 8004d5c:	b9e0      	cbnz	r0, 8004d98 <__swbuf_r+0x74>
 8004d5e:	68a3      	ldr	r3, [r4, #8]
 8004d60:	3b01      	subs	r3, #1
 8004d62:	60a3      	str	r3, [r4, #8]
 8004d64:	6823      	ldr	r3, [r4, #0]
 8004d66:	1c5a      	adds	r2, r3, #1
 8004d68:	6022      	str	r2, [r4, #0]
 8004d6a:	701e      	strb	r6, [r3, #0]
 8004d6c:	6962      	ldr	r2, [r4, #20]
 8004d6e:	1c43      	adds	r3, r0, #1
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d004      	beq.n	8004d7e <__swbuf_r+0x5a>
 8004d74:	89a3      	ldrh	r3, [r4, #12]
 8004d76:	07db      	lsls	r3, r3, #31
 8004d78:	d506      	bpl.n	8004d88 <__swbuf_r+0x64>
 8004d7a:	2e0a      	cmp	r6, #10
 8004d7c:	d104      	bne.n	8004d88 <__swbuf_r+0x64>
 8004d7e:	4621      	mov	r1, r4
 8004d80:	4628      	mov	r0, r5
 8004d82:	f7ff fdd9 	bl	8004938 <_fflush_r>
 8004d86:	b938      	cbnz	r0, 8004d98 <__swbuf_r+0x74>
 8004d88:	4638      	mov	r0, r7
 8004d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d8c:	4621      	mov	r1, r4
 8004d8e:	4628      	mov	r0, r5
 8004d90:	f000 f806 	bl	8004da0 <__swsetup_r>
 8004d94:	2800      	cmp	r0, #0
 8004d96:	d0d5      	beq.n	8004d44 <__swbuf_r+0x20>
 8004d98:	f04f 37ff 	mov.w	r7, #4294967295
 8004d9c:	e7f4      	b.n	8004d88 <__swbuf_r+0x64>
	...

08004da0 <__swsetup_r>:
 8004da0:	b538      	push	{r3, r4, r5, lr}
 8004da2:	4b2a      	ldr	r3, [pc, #168]	; (8004e4c <__swsetup_r+0xac>)
 8004da4:	4605      	mov	r5, r0
 8004da6:	6818      	ldr	r0, [r3, #0]
 8004da8:	460c      	mov	r4, r1
 8004daa:	b118      	cbz	r0, 8004db4 <__swsetup_r+0x14>
 8004dac:	6a03      	ldr	r3, [r0, #32]
 8004dae:	b90b      	cbnz	r3, 8004db4 <__swsetup_r+0x14>
 8004db0:	f7fe f94a 	bl	8003048 <__sinit>
 8004db4:	89a3      	ldrh	r3, [r4, #12]
 8004db6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004dba:	0718      	lsls	r0, r3, #28
 8004dbc:	d422      	bmi.n	8004e04 <__swsetup_r+0x64>
 8004dbe:	06d9      	lsls	r1, r3, #27
 8004dc0:	d407      	bmi.n	8004dd2 <__swsetup_r+0x32>
 8004dc2:	2309      	movs	r3, #9
 8004dc4:	602b      	str	r3, [r5, #0]
 8004dc6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004dca:	81a3      	strh	r3, [r4, #12]
 8004dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8004dd0:	e034      	b.n	8004e3c <__swsetup_r+0x9c>
 8004dd2:	0758      	lsls	r0, r3, #29
 8004dd4:	d512      	bpl.n	8004dfc <__swsetup_r+0x5c>
 8004dd6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004dd8:	b141      	cbz	r1, 8004dec <__swsetup_r+0x4c>
 8004dda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004dde:	4299      	cmp	r1, r3
 8004de0:	d002      	beq.n	8004de8 <__swsetup_r+0x48>
 8004de2:	4628      	mov	r0, r5
 8004de4:	f7ff f8a6 	bl	8003f34 <_free_r>
 8004de8:	2300      	movs	r3, #0
 8004dea:	6363      	str	r3, [r4, #52]	; 0x34
 8004dec:	89a3      	ldrh	r3, [r4, #12]
 8004dee:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004df2:	81a3      	strh	r3, [r4, #12]
 8004df4:	2300      	movs	r3, #0
 8004df6:	6063      	str	r3, [r4, #4]
 8004df8:	6923      	ldr	r3, [r4, #16]
 8004dfa:	6023      	str	r3, [r4, #0]
 8004dfc:	89a3      	ldrh	r3, [r4, #12]
 8004dfe:	f043 0308 	orr.w	r3, r3, #8
 8004e02:	81a3      	strh	r3, [r4, #12]
 8004e04:	6923      	ldr	r3, [r4, #16]
 8004e06:	b94b      	cbnz	r3, 8004e1c <__swsetup_r+0x7c>
 8004e08:	89a3      	ldrh	r3, [r4, #12]
 8004e0a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004e0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e12:	d003      	beq.n	8004e1c <__swsetup_r+0x7c>
 8004e14:	4621      	mov	r1, r4
 8004e16:	4628      	mov	r0, r5
 8004e18:	f000 f884 	bl	8004f24 <__smakebuf_r>
 8004e1c:	89a0      	ldrh	r0, [r4, #12]
 8004e1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e22:	f010 0301 	ands.w	r3, r0, #1
 8004e26:	d00a      	beq.n	8004e3e <__swsetup_r+0x9e>
 8004e28:	2300      	movs	r3, #0
 8004e2a:	60a3      	str	r3, [r4, #8]
 8004e2c:	6963      	ldr	r3, [r4, #20]
 8004e2e:	425b      	negs	r3, r3
 8004e30:	61a3      	str	r3, [r4, #24]
 8004e32:	6923      	ldr	r3, [r4, #16]
 8004e34:	b943      	cbnz	r3, 8004e48 <__swsetup_r+0xa8>
 8004e36:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004e3a:	d1c4      	bne.n	8004dc6 <__swsetup_r+0x26>
 8004e3c:	bd38      	pop	{r3, r4, r5, pc}
 8004e3e:	0781      	lsls	r1, r0, #30
 8004e40:	bf58      	it	pl
 8004e42:	6963      	ldrpl	r3, [r4, #20]
 8004e44:	60a3      	str	r3, [r4, #8]
 8004e46:	e7f4      	b.n	8004e32 <__swsetup_r+0x92>
 8004e48:	2000      	movs	r0, #0
 8004e4a:	e7f7      	b.n	8004e3c <__swsetup_r+0x9c>
 8004e4c:	20000064 	.word	0x20000064

08004e50 <_raise_r>:
 8004e50:	291f      	cmp	r1, #31
 8004e52:	b538      	push	{r3, r4, r5, lr}
 8004e54:	4604      	mov	r4, r0
 8004e56:	460d      	mov	r5, r1
 8004e58:	d904      	bls.n	8004e64 <_raise_r+0x14>
 8004e5a:	2316      	movs	r3, #22
 8004e5c:	6003      	str	r3, [r0, #0]
 8004e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e62:	bd38      	pop	{r3, r4, r5, pc}
 8004e64:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8004e66:	b112      	cbz	r2, 8004e6e <_raise_r+0x1e>
 8004e68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004e6c:	b94b      	cbnz	r3, 8004e82 <_raise_r+0x32>
 8004e6e:	4620      	mov	r0, r4
 8004e70:	f000 f830 	bl	8004ed4 <_getpid_r>
 8004e74:	462a      	mov	r2, r5
 8004e76:	4601      	mov	r1, r0
 8004e78:	4620      	mov	r0, r4
 8004e7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e7e:	f000 b817 	b.w	8004eb0 <_kill_r>
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d00a      	beq.n	8004e9c <_raise_r+0x4c>
 8004e86:	1c59      	adds	r1, r3, #1
 8004e88:	d103      	bne.n	8004e92 <_raise_r+0x42>
 8004e8a:	2316      	movs	r3, #22
 8004e8c:	6003      	str	r3, [r0, #0]
 8004e8e:	2001      	movs	r0, #1
 8004e90:	e7e7      	b.n	8004e62 <_raise_r+0x12>
 8004e92:	2400      	movs	r4, #0
 8004e94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004e98:	4628      	mov	r0, r5
 8004e9a:	4798      	blx	r3
 8004e9c:	2000      	movs	r0, #0
 8004e9e:	e7e0      	b.n	8004e62 <_raise_r+0x12>

08004ea0 <raise>:
 8004ea0:	4b02      	ldr	r3, [pc, #8]	; (8004eac <raise+0xc>)
 8004ea2:	4601      	mov	r1, r0
 8004ea4:	6818      	ldr	r0, [r3, #0]
 8004ea6:	f7ff bfd3 	b.w	8004e50 <_raise_r>
 8004eaa:	bf00      	nop
 8004eac:	20000064 	.word	0x20000064

08004eb0 <_kill_r>:
 8004eb0:	b538      	push	{r3, r4, r5, lr}
 8004eb2:	4d07      	ldr	r5, [pc, #28]	; (8004ed0 <_kill_r+0x20>)
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	4604      	mov	r4, r0
 8004eb8:	4608      	mov	r0, r1
 8004eba:	4611      	mov	r1, r2
 8004ebc:	602b      	str	r3, [r5, #0]
 8004ebe:	f7fc f97f 	bl	80011c0 <_kill>
 8004ec2:	1c43      	adds	r3, r0, #1
 8004ec4:	d102      	bne.n	8004ecc <_kill_r+0x1c>
 8004ec6:	682b      	ldr	r3, [r5, #0]
 8004ec8:	b103      	cbz	r3, 8004ecc <_kill_r+0x1c>
 8004eca:	6023      	str	r3, [r4, #0]
 8004ecc:	bd38      	pop	{r3, r4, r5, pc}
 8004ece:	bf00      	nop
 8004ed0:	20000388 	.word	0x20000388

08004ed4 <_getpid_r>:
 8004ed4:	f7fc b96c 	b.w	80011b0 <_getpid>

08004ed8 <__swhatbuf_r>:
 8004ed8:	b570      	push	{r4, r5, r6, lr}
 8004eda:	460c      	mov	r4, r1
 8004edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ee0:	2900      	cmp	r1, #0
 8004ee2:	b096      	sub	sp, #88	; 0x58
 8004ee4:	4615      	mov	r5, r2
 8004ee6:	461e      	mov	r6, r3
 8004ee8:	da0d      	bge.n	8004f06 <__swhatbuf_r+0x2e>
 8004eea:	89a3      	ldrh	r3, [r4, #12]
 8004eec:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004ef0:	f04f 0100 	mov.w	r1, #0
 8004ef4:	bf0c      	ite	eq
 8004ef6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004efa:	2340      	movne	r3, #64	; 0x40
 8004efc:	2000      	movs	r0, #0
 8004efe:	6031      	str	r1, [r6, #0]
 8004f00:	602b      	str	r3, [r5, #0]
 8004f02:	b016      	add	sp, #88	; 0x58
 8004f04:	bd70      	pop	{r4, r5, r6, pc}
 8004f06:	466a      	mov	r2, sp
 8004f08:	f000 f848 	bl	8004f9c <_fstat_r>
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	dbec      	blt.n	8004eea <__swhatbuf_r+0x12>
 8004f10:	9901      	ldr	r1, [sp, #4]
 8004f12:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004f16:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004f1a:	4259      	negs	r1, r3
 8004f1c:	4159      	adcs	r1, r3
 8004f1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f22:	e7eb      	b.n	8004efc <__swhatbuf_r+0x24>

08004f24 <__smakebuf_r>:
 8004f24:	898b      	ldrh	r3, [r1, #12]
 8004f26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004f28:	079d      	lsls	r5, r3, #30
 8004f2a:	4606      	mov	r6, r0
 8004f2c:	460c      	mov	r4, r1
 8004f2e:	d507      	bpl.n	8004f40 <__smakebuf_r+0x1c>
 8004f30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004f34:	6023      	str	r3, [r4, #0]
 8004f36:	6123      	str	r3, [r4, #16]
 8004f38:	2301      	movs	r3, #1
 8004f3a:	6163      	str	r3, [r4, #20]
 8004f3c:	b002      	add	sp, #8
 8004f3e:	bd70      	pop	{r4, r5, r6, pc}
 8004f40:	ab01      	add	r3, sp, #4
 8004f42:	466a      	mov	r2, sp
 8004f44:	f7ff ffc8 	bl	8004ed8 <__swhatbuf_r>
 8004f48:	9900      	ldr	r1, [sp, #0]
 8004f4a:	4605      	mov	r5, r0
 8004f4c:	4630      	mov	r0, r6
 8004f4e:	f7ff f865 	bl	800401c <_malloc_r>
 8004f52:	b948      	cbnz	r0, 8004f68 <__smakebuf_r+0x44>
 8004f54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f58:	059a      	lsls	r2, r3, #22
 8004f5a:	d4ef      	bmi.n	8004f3c <__smakebuf_r+0x18>
 8004f5c:	f023 0303 	bic.w	r3, r3, #3
 8004f60:	f043 0302 	orr.w	r3, r3, #2
 8004f64:	81a3      	strh	r3, [r4, #12]
 8004f66:	e7e3      	b.n	8004f30 <__smakebuf_r+0xc>
 8004f68:	89a3      	ldrh	r3, [r4, #12]
 8004f6a:	6020      	str	r0, [r4, #0]
 8004f6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f70:	81a3      	strh	r3, [r4, #12]
 8004f72:	9b00      	ldr	r3, [sp, #0]
 8004f74:	6163      	str	r3, [r4, #20]
 8004f76:	9b01      	ldr	r3, [sp, #4]
 8004f78:	6120      	str	r0, [r4, #16]
 8004f7a:	b15b      	cbz	r3, 8004f94 <__smakebuf_r+0x70>
 8004f7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f80:	4630      	mov	r0, r6
 8004f82:	f000 f81d 	bl	8004fc0 <_isatty_r>
 8004f86:	b128      	cbz	r0, 8004f94 <__smakebuf_r+0x70>
 8004f88:	89a3      	ldrh	r3, [r4, #12]
 8004f8a:	f023 0303 	bic.w	r3, r3, #3
 8004f8e:	f043 0301 	orr.w	r3, r3, #1
 8004f92:	81a3      	strh	r3, [r4, #12]
 8004f94:	89a3      	ldrh	r3, [r4, #12]
 8004f96:	431d      	orrs	r5, r3
 8004f98:	81a5      	strh	r5, [r4, #12]
 8004f9a:	e7cf      	b.n	8004f3c <__smakebuf_r+0x18>

08004f9c <_fstat_r>:
 8004f9c:	b538      	push	{r3, r4, r5, lr}
 8004f9e:	4d07      	ldr	r5, [pc, #28]	; (8004fbc <_fstat_r+0x20>)
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	4604      	mov	r4, r0
 8004fa4:	4608      	mov	r0, r1
 8004fa6:	4611      	mov	r1, r2
 8004fa8:	602b      	str	r3, [r5, #0]
 8004faa:	f7fc f968 	bl	800127e <_fstat>
 8004fae:	1c43      	adds	r3, r0, #1
 8004fb0:	d102      	bne.n	8004fb8 <_fstat_r+0x1c>
 8004fb2:	682b      	ldr	r3, [r5, #0]
 8004fb4:	b103      	cbz	r3, 8004fb8 <_fstat_r+0x1c>
 8004fb6:	6023      	str	r3, [r4, #0]
 8004fb8:	bd38      	pop	{r3, r4, r5, pc}
 8004fba:	bf00      	nop
 8004fbc:	20000388 	.word	0x20000388

08004fc0 <_isatty_r>:
 8004fc0:	b538      	push	{r3, r4, r5, lr}
 8004fc2:	4d06      	ldr	r5, [pc, #24]	; (8004fdc <_isatty_r+0x1c>)
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	4604      	mov	r4, r0
 8004fc8:	4608      	mov	r0, r1
 8004fca:	602b      	str	r3, [r5, #0]
 8004fcc:	f7fc f967 	bl	800129e <_isatty>
 8004fd0:	1c43      	adds	r3, r0, #1
 8004fd2:	d102      	bne.n	8004fda <_isatty_r+0x1a>
 8004fd4:	682b      	ldr	r3, [r5, #0]
 8004fd6:	b103      	cbz	r3, 8004fda <_isatty_r+0x1a>
 8004fd8:	6023      	str	r3, [r4, #0]
 8004fda:	bd38      	pop	{r3, r4, r5, pc}
 8004fdc:	20000388 	.word	0x20000388

08004fe0 <_init>:
 8004fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fe2:	bf00      	nop
 8004fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fe6:	bc08      	pop	{r3}
 8004fe8:	469e      	mov	lr, r3
 8004fea:	4770      	bx	lr

08004fec <_fini>:
 8004fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fee:	bf00      	nop
 8004ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ff2:	bc08      	pop	{r3}
 8004ff4:	469e      	mov	lr, r3
 8004ff6:	4770      	bx	lr
