<ENTRY>
{
 "thisFile": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/vadd_hw.xo.compile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Dec  1 10:14:26 2020",
 "timestampMillis": "1606846466766",
 "buildStep": {
  "cmdId": "18c2a6b3-bf0f-4e63-92fd-cdebcdae3b0b",
  "name": "v++",
  "logFile": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/vadd_hw/vadd_hw.steps.log",
  "commandLine": "/proj/xbuilds/SWIP/2020.2_1120_2158/installs/lin64/Vitis/2020.2/bin/unwrapped/lnx64.o/v++  --xp \"vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp \"param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -c -g -t hw -R 1 -k vadd --platform xilinx_u50_gen3x16_xdma_201920_3 --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --save-temps --temp_dir ././../build/HBM_banks2_overlap/temp_dir --report_dir ././../build/HBM_banks2_overlap/report_dir --log_dir ././../build/HBM_banks2_overlap/log_dir -I./../reference_files -DNDDR_BANKS=2 ./../reference_files/kernel.cpp -o ././../build/HBM_banks2_overlap/vadd_hw.xo ",
  "args": [
   "-c",
   "-g",
   "-t",
   "hw",
   "-R",
   "1",
   "-k",
   "vadd",
   "--platform",
   "xilinx_u50_gen3x16_xdma_201920_3",
   "--profile_kernel",
   "data:all:all:all",
   "--profile_kernel",
   "stall:all:all:all",
   "--save-temps",
   "--temp_dir",
   "././../build/HBM_banks2_overlap/temp_dir",
   "--report_dir",
   "././../build/HBM_banks2_overlap/report_dir",
   "--log_dir",
   "././../build/HBM_banks2_overlap/log_dir",
   "-I./../reference_files",
   "-DNDDR_BANKS=2",
   "./../reference_files/kernel.cpp",
   "-o",
   "././../build/HBM_banks2_overlap/vadd_hw.xo"
  ],
  "iniFiles": [],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:14:26 2020",
 "timestampMillis": "1606846466768",
 "status": {
  "cmdId": "18c2a6b3-bf0f-4e63-92fd-cdebcdae3b0b",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Tue Dec  1 10:14:31 2020",
 "timestampMillis": "1606846471817",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u50_gen3x16_xdma_201920_3.xpfm",
  "hardwareDsa": "hw.xsa",
  "platformDirectory": "/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u50_gen3x16_xdma_201920_3",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "vadd",
     "file": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/vadd_hw.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/reference_files/kernel.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2020.2. SW Build (by xbuild) on 2020-11-18-05:13:29"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  1 10:14:31 2020",
 "timestampMillis": "1606846471825",
 "buildStep": {
  "cmdId": "d9b00a26-651f-45aa-abe8-cb4820691a69",
  "name": "vitis_hls",
  "logFile": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/vadd_hw/vadd/vitis_hls.log",
  "commandLine": "vitis_hls -f /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/vadd_hw/vadd/vadd.tcl -messageDb vitis_hls.pb",
  "args": [
   "vitis_hls",
   "-f",
   "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/vadd_hw/vadd/vadd.tcl",
   "-messageDb",
   "vitis_hls.pb"
  ],
  "iniFiles": [],
  "cwd": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:14:31 2020",
 "timestampMillis": "1606846471826",
 "status": {
  "cmdId": "d9b00a26-651f-45aa-abe8-cb4820691a69",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:15:16 2020",
 "timestampMillis": "1606846516012",
 "status": {
  "cmdId": "d9b00a26-651f-45aa-abe8-cb4820691a69",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 10:15:16 2020",
 "timestampMillis": "1606846516114",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/vadd_hw/vadd/vadd/solution/.autopilot/db/vadd.design.xml",
  "name": "vadd",
  "fileType": "XML",
  "reportType": "KERNEL_HLS_REPORT"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 10:15:16 2020",
 "timestampMillis": "1606846516115",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/vadd_hw/vadd/vadd/solution/.autopilot/db/.message_syn.xml",
  "name": "vadd",
  "fileType": "XML",
  "reportType": "KERNEL_HLS_DRC_SYNTHESIS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 10:15:16 2020",
 "timestampMillis": "1606846516121",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/vadd_hw/hls_reports/vadd_csynth.rpt",
  "name": "vadd",
  "fileType": "TEXT",
  "reportType": "KERNEL_HLS_CSYNTH"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 10:15:16 2020",
 "timestampMillis": "1606846516122",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/vadd_hw/vadd/vadd/solution/syn/report/vadd_csynth.xml",
  "name": "vadd",
  "fileType": "XML",
  "reportType": "KERNEL_HLS_CSYNTH"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 10:15:16 2020",
 "timestampMillis": "1606846516127",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/vadd_hw/system_estimate_vadd_hw.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 10:15:16 2020",
 "timestampMillis": "1606846516330",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/report_dir/vadd_hw/v++_compile_vadd_hw_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  1 10:15:16 2020",
 "timestampMillis": "1606846516331",
 "report": {
  "path": "/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/HBM_banks2_overlap/temp_dir/v++_compile_vadd_hw_guidance.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  1 10:15:16 2020",
 "timestampMillis": "1606846516334",
 "status": {
  "cmdId": "18c2a6b3-bf0f-4e63-92fd-cdebcdae3b0b",
  "state": "CS_PASSED"
 }
}
</ENTRY>
