;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <332
	SUB @237, @106
	SUB @237, @106
	SPL @72, #200
	SPL <127, 106
	SUB -0, 96
	SUB -0, 96
	SUB #72, @200
	SPL 2, #10
	SPL 0, <332
	SPL <0, #2
	JMZ 0, 300
	JMZ 0, 300
	ADD <-30, 9
	ADD 10, 20
	SUB 10, 20
	SUB <-30, 9
	SUB #12, 0
	SPL 12, <10
	MOV #0, 300
	MOV #0, 300
	SUB 2, @10
	SPL 2, #10
	MOV -7, <-20
	SUB 2, @10
	SLT 120, 0
	ADD #270, 2
	DAT #120, #2
	SUB 300, 0
	MOV -1, <-20
	MOV -7, <-20
	SUB 2, @10
	SUB -0, 96
	ADD 1, 20
	DJN 0, <332
	MOV -17, 20
	ADD <-30, 9
	JMZ 0, 300
	SPL 0, <331
	ADD 10, 20
	JMZ 0, 300
	JMZ 0, 300
	MOV -7, <-20
	ADD 10, 20
	CMP -277, <-127
	MOV #277, <1
