<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="final_imageCompression.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main_TestBench.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main_TestBench.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_TestBench.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main_TestBench.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main_TestBench.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_TestBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="main_TestBench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_TestBench_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_TestBench_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_TestBench_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1595116956" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1595116956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595117228" xil_pn:in_ck="-2836292165277100290" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1595117228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../ilkhani/main_TestBench.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Counter.vhd"/>
      <outfile xil_pn:name="DCT.vhd"/>
      <outfile xil_pn:name="FileReader.vhd"/>
      <outfile xil_pn:name="FileWriter.vhd"/>
      <outfile xil_pn:name="Pack.vhd"/>
      <outfile xil_pn:name="Quantization.vhd"/>
      <outfile xil_pn:name="RLC.vhd"/>
      <outfile xil_pn:name="Reg.vhd"/>
      <outfile xil_pn:name="ZigZag.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="test_DCT.vhd"/>
      <outfile xil_pn:name="test_counter.vhd"/>
      <outfile xil_pn:name="test_file_reader.vhd"/>
      <outfile xil_pn:name="test_quantization.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1595116974" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6224613630364211300" xil_pn:start_ts="1595116974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595116974" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6138750639406522340" xil_pn:start_ts="1595116974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595117232" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7845565111530626644" xil_pn:start_ts="1595117232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595117232" xil_pn:in_ck="-2836292165277100290" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1595117232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../ilkhani/main_TestBench.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Counter.vhd"/>
      <outfile xil_pn:name="DCT.vhd"/>
      <outfile xil_pn:name="FileReader.vhd"/>
      <outfile xil_pn:name="FileWriter.vhd"/>
      <outfile xil_pn:name="Pack.vhd"/>
      <outfile xil_pn:name="Quantization.vhd"/>
      <outfile xil_pn:name="RLC.vhd"/>
      <outfile xil_pn:name="Reg.vhd"/>
      <outfile xil_pn:name="ZigZag.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
      <outfile xil_pn:name="test_DCT.vhd"/>
      <outfile xil_pn:name="test_counter.vhd"/>
      <outfile xil_pn:name="test_file_reader.vhd"/>
      <outfile xil_pn:name="test_quantization.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1595118350" xil_pn:in_ck="-2836292165277100290" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4289015184778280389" xil_pn:start_ts="1595118340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="main_TestBench_beh.prj"/>
      <outfile xil_pn:name="main_TestBench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1595118351" xil_pn:in_ck="-5358825923700753069" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8747339072299433474" xil_pn:start_ts="1595118350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="main_TestBench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1595117268" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1595117268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595117268" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5479576156623823332" xil_pn:start_ts="1595117268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595117268" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7845565111530626644" xil_pn:start_ts="1595117268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595117268" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1595117268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595117268" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6224613630364211300" xil_pn:start_ts="1595117268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595117268" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1595117268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595117268" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3039050932636336842" xil_pn:start_ts="1595117268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1595117275" xil_pn:in_ck="-1284718594492435538" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="5016984230724108492" xil_pn:start_ts="1595117268">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main_TestBench.lso"/>
      <outfile xil_pn:name="main_TestBench.prj"/>
      <outfile xil_pn:name="main_TestBench.syr"/>
      <outfile xil_pn:name="main_TestBench.xst"/>
      <outfile xil_pn:name="main_TestBench_beh.prj"/>
      <outfile xil_pn:name="main_TestBench_stx_beh.prj"/>
      <outfile xil_pn:name="main_TestBench_vhdl.prj"/>
      <outfile xil_pn:name="main_TestBench_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
