/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [3:0] _02_;
  wire [19:0] _03_;
  reg [7:0] _04_;
  wire [9:0] _05_;
  wire [3:0] _06_;
  wire [5:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [20:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [17:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [3:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [19:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_59z = ~(celloutsig_0_38z & celloutsig_0_9z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z & celloutsig_1_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_4z & celloutsig_0_6z[2]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[36]);
  assign celloutsig_0_4z = ~((in_data[61] | celloutsig_0_2z[3]) & (celloutsig_0_1z | celloutsig_0_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_2z | celloutsig_1_6z[5]) & (_00_ | in_data[176]));
  assign celloutsig_0_37z = celloutsig_0_0z | celloutsig_0_36z[1];
  assign celloutsig_0_38z = celloutsig_0_14z[1] | celloutsig_0_30z[0];
  assign celloutsig_0_43z = celloutsig_0_32z[9] | celloutsig_0_13z[1];
  assign celloutsig_1_0z = in_data[139] | in_data[129];
  assign celloutsig_1_14z = celloutsig_1_6z[0] | celloutsig_1_4z;
  assign celloutsig_0_3z = { in_data[9:6], celloutsig_0_0z } + in_data[44:40];
  assign celloutsig_0_36z = { _01_[3:1], celloutsig_0_1z } + { celloutsig_0_35z[3:1], celloutsig_0_18z };
  assign celloutsig_1_5z = in_data[161:153] + in_data[129:121];
  assign celloutsig_1_10z = { celloutsig_1_6z[13:9], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z } + { celloutsig_1_5z[7:2], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_17z = { celloutsig_1_5z[5:3], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_2z } + { _03_[19:18], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_6z[11:3] + { celloutsig_1_5z[7:1], celloutsig_1_0z, celloutsig_1_14z };
  assign celloutsig_0_13z = { celloutsig_0_6z[2:0], celloutsig_0_0z } + celloutsig_0_11z[5:2];
  assign celloutsig_0_15z = { in_data[69:60], celloutsig_0_11z, celloutsig_0_8z } + { celloutsig_0_14z[7:3], celloutsig_0_14z[3], celloutsig_0_14z[1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[33:29] + { in_data[93:90], celloutsig_0_1z };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 8'h00;
    else _04_ <= { celloutsig_0_16z, celloutsig_0_37z, celloutsig_0_20z };
  reg [3:0] _29_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 4'h0;
    else _29_ <= { celloutsig_0_2z[3:1], celloutsig_0_4z };
  assign { _02_[3], _06_[2:0] } = _29_;
  reg [9:0] _30_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _30_ <= 10'h000;
    else _30_ <= in_data[149:140];
  assign { _05_[9], _03_[19:18], _05_[6], _00_, _05_[4:0] } = _30_;
  reg [5:0] _31_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _31_ <= 6'h00;
    else _31_ <= { celloutsig_0_7z[11:8], celloutsig_0_26z, celloutsig_0_0z };
  assign { _07_[5:3], _01_[3:1] } = _31_;
  assign celloutsig_0_26z = { in_data[89:80], celloutsig_0_20z } === { celloutsig_0_15z[12:11], celloutsig_0_13z, celloutsig_0_10z, _02_[3], _06_[2:0] };
  assign celloutsig_1_18z = celloutsig_1_17z[16:3] > { celloutsig_1_10z[4:1], _05_[9], _03_[19:18], _05_[6], _00_, _05_[4:0] };
  assign celloutsig_0_9z = celloutsig_0_2z > celloutsig_0_7z[17:13];
  assign celloutsig_0_18z = celloutsig_0_12z > { celloutsig_0_7z[14:1], celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[87:82] || in_data[10:5];
  assign celloutsig_0_20z = { celloutsig_0_14z[5:3], celloutsig_0_14z[3], celloutsig_0_14z[1] } || { celloutsig_0_14z[6:3], celloutsig_0_14z[3] };
  assign celloutsig_1_2z = _05_[3] & ~(in_data[144]);
  assign celloutsig_1_12z = celloutsig_1_6z[12] & ~(celloutsig_1_11z);
  assign celloutsig_1_15z = celloutsig_1_4z & ~(celloutsig_1_6z[3]);
  assign celloutsig_0_58z = ~ { _04_, celloutsig_0_43z };
  assign celloutsig_0_11z = ~ { celloutsig_0_7z[12:9], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_16z = ~ { celloutsig_0_3z[1], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_30z = ~ celloutsig_0_7z[4:1];
  assign celloutsig_1_6z = in_data[128:112] | { in_data[184:182], _05_[9], _03_[19:18], _05_[6], _00_, _05_[4:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_7z = { _02_[3], _06_[2:0], celloutsig_0_3z, celloutsig_0_2z, _02_[3], _06_[2:0] } | { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, _02_[3], _06_[2:0], celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_0z } | { _02_[3], _06_[2:1], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_7z[13:9], celloutsig_0_10z } | celloutsig_0_12z[13:8];
  assign celloutsig_1_4z = | { _03_[18], _05_[6], _00_, _05_[4], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_8z = | { in_data[171:167], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_11z = | { in_data[117:110], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_35z = celloutsig_0_16z[4:1] << celloutsig_0_17z[4:1];
  assign celloutsig_1_16z = _05_[4:2] << { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_12z = { in_data[30:26], celloutsig_0_11z, _02_[3], _06_[2:0] } << { in_data[22:14], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_32z = { celloutsig_0_22z[13:7], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_20z } << { celloutsig_0_17z[2:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_6z = { celloutsig_0_2z[4:2], celloutsig_0_0z } >>> { celloutsig_0_3z[2:0], celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_7z[11:0], celloutsig_0_13z } ~^ { celloutsig_0_2z[1:0], celloutsig_0_14z[7:3], celloutsig_0_14z[3], celloutsig_0_14z[1], celloutsig_0_14z[3], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_10z };
  assign { celloutsig_0_14z[3], celloutsig_0_14z[7:4], celloutsig_0_14z[1] } = ~ { celloutsig_0_4z, in_data[33:30], celloutsig_0_0z };
  assign _01_[0] = celloutsig_0_1z;
  assign _03_[17:0] = { celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z };
  assign { _05_[8:7], _05_[5] } = { _03_[19:18], _00_ };
  assign _06_[3] = _02_[3];
  assign _07_[2:0] = _01_[3:1];
  assign { celloutsig_0_14z[2], celloutsig_0_14z[0] } = { celloutsig_0_14z[3], celloutsig_0_14z[3] };
  assign { out_data[128], out_data[104:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
