-- -------------------------------------------------------------
-- 
-- File Name: hdl_32bits_hmm\hdlsrc\fec_ber_hw_V2\soft_demodulation_src_mux1.vhd
-- Created: 2022-10-27 17:56:31
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: soft_demodulation_src_mux1
-- Source Path: fec_ber_hw_V2/Soft Demodulation/Soft Demodulation/symmetric saturation/mux1
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.soft_demodulation_src_Soft_Demodulation_pkg.ALL;

ENTITY soft_demodulation_src_mux1 IS
  PORT( In1                               :   IN    std_logic_vector(5 DOWNTO 0);  -- sfix6_En2
        Out1                              :   OUT   vector_of_std_logic_vector6(0 TO 15)  -- sfix6_En2 [16]
        );
END soft_demodulation_src_mux1;


ARCHITECTURE rtl OF soft_demodulation_src_mux1 IS

  -- Signals
  SIGNAL Mux_out1                         : vector_of_std_logic_vector6(0 TO 15);  -- ufix6 [16]

BEGIN
  Mux_out1(0) <= In1;
  Mux_out1(1) <= In1;
  Mux_out1(2) <= In1;
  Mux_out1(3) <= In1;
  Mux_out1(4) <= In1;
  Mux_out1(5) <= In1;
  Mux_out1(6) <= In1;
  Mux_out1(7) <= In1;
  Mux_out1(8) <= In1;
  Mux_out1(9) <= In1;
  Mux_out1(10) <= In1;
  Mux_out1(11) <= In1;
  Mux_out1(12) <= In1;
  Mux_out1(13) <= In1;
  Mux_out1(14) <= In1;
  Mux_out1(15) <= In1;

  Out1 <= Mux_out1;

END rtl;

