{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417845474765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417845474765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 00:57:54 2014 " "Processing started: Sat Dec 06 00:57:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417845474765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417845474765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417845474765 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1417845475180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_irm/terasic_irm.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_irm/terasic_irm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_IRM " "Found entity 1: TERASIC_IRM" {  } { { "ip/TERASIC_IRM/TERASIC_IRM.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/TERASIC_IRM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845475226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb.v 1 1 " "Found 1 design units, including 1 entities, in source file usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb " "Found entity 1: usb" {  } { { "usb.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/usb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845475228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/seg7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845475230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_irda_0.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_irda_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Terasic_IrDA_0 " "Found entity 1: Terasic_IrDA_0" {  } { { "Terasic_IrDA_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/Terasic_IrDA_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845475232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_irm/irda_receive_terasic.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_irm/irda_receive_terasic.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRDA_RECEIVE_Terasic " "Found entity 1: IRDA_RECEIVE_Terasic" {  } { { "ip/TERASIC_IRM/irda_receive_terasic.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/irda_receive_terasic.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845475234 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll altpll.v " "Entity \"altpll\" obtained from \"altpll.v\" instead of from Quartus II megafunction library" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 225 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1417845475237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dffpipe_l2c " "Found entity 1: altpll_dffpipe_l2c" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475238 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpll_stdsync_sv6 " "Found entity 2: altpll_stdsync_sv6" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475238 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpll_altpll_ktn2 " "Found entity 3: altpll_altpll_ktn2" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475238 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpll " "Found entity 4: altpll" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845475238 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417845475244 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417845475244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_audio/audio_if.v 4 4 " "Found 4 design units, including 4 entities, in source file ip/terasic_audio/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475244 ""} { "Info" "ISGN_ENTITY_NAME" "2 AUDIO_DAC " "Found entity 2: AUDIO_DAC" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475244 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_fifo " "Found entity 3: audio_fifo" {  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475244 ""} { "Info" "ISGN_ENTITY_NAME" "4 AUDIO_IF " "Found entity 4: AUDIO_IF" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845475244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_audio.v 4 4 " "Found 4 design units, including 4 entities, in source file altpll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_audio_dffpipe_l2c " "Found entity 1: altpll_audio_dffpipe_l2c" {  } { { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475248 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpll_audio_stdsync_sv6 " "Found entity 2: altpll_audio_stdsync_sv6" {  } { { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475248 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpll_audio_altpll_lo32 " "Found entity 3: altpll_audio_altpll_lo32" {  } { { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475248 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpll_audio " "Found entity 4: altpll_audio" {  } { { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845475248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845475250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_seg7/seg7_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_seg7/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845475252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_isp1362/isp1362_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_isp1362/isp1362_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362_IF " "Found entity 1: ISP1362_IF" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845475255 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de2_115_sd_card_audio_player.v(563) " "Verilog HDL warning at de2_115_sd_card_audio_player.v(563): extended using \"x\" or \"z\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 563 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417845475380 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de2_115_sd_card_audio_player.v(564) " "Verilog HDL warning at de2_115_sd_card_audio_player.v(564): extended using \"x\" or \"z\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 564 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417845475380 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sd_card_audio_player.v 1 1 " "Using design file de2_115_sd_card_audio_player.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_Card_Audio_Player " "Found entity 1: DE2_115_SD_Card_Audio_Player" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475381 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845475381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_SD_Card_Audio_Player " "Elaborating entity \"DE2_115_SD_Card_Audio_Player\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417845475385 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de2_115_sd_card_audio_player.v(299) " "Output port \"VGA_B\" at de2_115_sd_card_audio_player.v(299) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475388 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de2_115_sd_card_audio_player.v(302) " "Output port \"VGA_G\" at de2_115_sd_card_audio_player.v(302) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475388 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de2_115_sd_card_audio_player.v(304) " "Output port \"VGA_R\" at de2_115_sd_card_audio_player.v(304) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475389 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de2_115_sd_card_audio_player.v(384) " "Output port \"DRAM_ADDR\" at de2_115_sd_card_audio_player.v(384) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475389 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de2_115_sd_card_audio_player.v(385) " "Output port \"DRAM_BA\" at de2_115_sd_card_audio_player.v(385) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 385 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475389 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de2_115_sd_card_audio_player.v(391) " "Output port \"DRAM_DQM\" at de2_115_sd_card_audio_player.v(391) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 391 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475389 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR de2_115_sd_card_audio_player.v(396) " "Output port \"SRAM_ADDR\" at de2_115_sd_card_audio_player.v(396) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475389 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N de2_115_sd_card_audio_player.v(300) " "Output port \"VGA_BLANK_N\" at de2_115_sd_card_audio_player.v(300) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475389 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK de2_115_sd_card_audio_player.v(301) " "Output port \"VGA_CLK\" at de2_115_sd_card_audio_player.v(301) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475389 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de2_115_sd_card_audio_player.v(303) " "Output port \"VGA_HS\" at de2_115_sd_card_audio_player.v(303) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 303 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475389 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N de2_115_sd_card_audio_player.v(305) " "Output port \"VGA_SYNC_N\" at de2_115_sd_card_audio_player.v(305) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475389 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de2_115_sd_card_audio_player.v(306) " "Output port \"VGA_VS\" at de2_115_sd_card_audio_player.v(306) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475389 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de2_115_sd_card_audio_player.v(386) " "Output port \"DRAM_CAS_N\" at de2_115_sd_card_audio_player.v(386) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475390 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de2_115_sd_card_audio_player.v(387) " "Output port \"DRAM_CKE\" at de2_115_sd_card_audio_player.v(387) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 387 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475390 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de2_115_sd_card_audio_player.v(388) " "Output port \"DRAM_CLK\" at de2_115_sd_card_audio_player.v(388) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 388 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475390 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de2_115_sd_card_audio_player.v(389) " "Output port \"DRAM_CS_N\" at de2_115_sd_card_audio_player.v(389) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 389 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475390 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de2_115_sd_card_audio_player.v(392) " "Output port \"DRAM_RAS_N\" at de2_115_sd_card_audio_player.v(392) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 392 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475390 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de2_115_sd_card_audio_player.v(393) " "Output port \"DRAM_WE_N\" at de2_115_sd_card_audio_player.v(393) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 393 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475390 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N de2_115_sd_card_audio_player.v(397) " "Output port \"SRAM_CE_N\" at de2_115_sd_card_audio_player.v(397) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475390 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N de2_115_sd_card_audio_player.v(399) " "Output port \"SRAM_LB_N\" at de2_115_sd_card_audio_player.v(399) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475390 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N de2_115_sd_card_audio_player.v(400) " "Output port \"SRAM_OE_N\" at de2_115_sd_card_audio_player.v(400) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475390 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N de2_115_sd_card_audio_player.v(401) " "Output port \"SRAM_UB_N\" at de2_115_sd_card_audio_player.v(401) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475390 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N de2_115_sd_card_audio_player.v(402) " "Output port \"SRAM_WE_N\" at de2_115_sd_card_audio_player.v(402) has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417845475390 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK PS2_DAT de2_115_sd_card_audio_player.v(288) " "Bidirectional port \"PS2_DAT\" at de2_115_sd_card_audio_player.v(288) has a one-way connection to bidirectional port \"PS2_CLK\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 288 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845475392 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK2 PS2_DAT2 de2_115_sd_card_audio_player.v(290) " "Bidirectional port \"PS2_DAT2\" at de2_115_sd_card_audio_player.v(290) has a one-way connection to bidirectional port \"PS2_CLK2\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 290 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845475392 "|DE2_115_SD_Card_Audio_Player"}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc.v 52 52 " "Using design file de2_115_sopc.v, which is not specified as a design file for the current project, but contains definitions for 52 design units and 52 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_0_in_arbitrator " "Found entity 1: DE2_115_SOPC_clock_0_in_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_0_out_arbitrator " "Found entity 2: DE2_115_SOPC_clock_0_out_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_1_in_arbitrator " "Found entity 3: DE2_115_SOPC_clock_1_in_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_1_out_arbitrator " "Found entity 4: DE2_115_SOPC_clock_1_out_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_2_in_arbitrator " "Found entity 5: DE2_115_SOPC_clock_2_in_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 1042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_clock_2_out_arbitrator " "Found entity 6: DE2_115_SOPC_clock_2_out_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 1346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SOPC_clock_3_in_arbitrator " "Found entity 7: DE2_115_SOPC_clock_3_in_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 1549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_115_SOPC_clock_3_out_arbitrator " "Found entity 8: DE2_115_SOPC_clock_3_out_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "9 Terasic_IrDA_0_avalon_slave_arbitrator " "Found entity 9: Terasic_IrDA_0_avalon_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 2060 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "10 altpll_pll_slave_arbitrator " "Found entity 10: altpll_pll_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 2351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "11 altpll_audio_pll_slave_arbitrator " "Found entity 11: altpll_audio_pll_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 2619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_avalon_slave_arbitrator " "Found entity 12: audio_avalon_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 2887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "13 rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module " "Found entity 13: rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 3155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "14 rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module " "Found entity 14: rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 5669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "15 clock_crossing_io_s1_arbitrator " "Found entity 15: clock_crossing_io_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "16 clock_crossing_io_m1_arbitrator " "Found entity 16: clock_crossing_io_m1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "17 clock_crossing_io_bridge_arbitrator " "Found entity 17: clock_crossing_io_bridge_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_jtag_debug_module_arbitrator " "Found entity 18: cpu_jtag_debug_module_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "19 Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module " "Found entity 19: Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_data_master_arbitrator " "Found entity 20: cpu_data_master_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9720 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_instruction_master_arbitrator " "Found entity 21: cpu_instruction_master_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 10396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "22 eep_i2c_scl_s1_arbitrator " "Found entity 22: eep_i2c_scl_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 10749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "23 eep_i2c_sda_s1_arbitrator " "Found entity 23: eep_i2c_sda_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 11020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "24 i2c_scl_s1_arbitrator " "Found entity 24: i2c_scl_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 11291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "25 i2c_sda_s1_arbitrator " "Found entity 25: i2c_sda_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 11562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "26 jtag_uart_avalon_jtag_slave_arbitrator " "Found entity 26: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 11833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "27 key_s1_arbitrator " "Found entity 27: key_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 12144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "28 lcd_control_slave_arbitrator " "Found entity 28: lcd_control_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 12423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "29 ledg_s1_arbitrator " "Found entity 29: ledg_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 12721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "30 ledr_s1_arbitrator " "Found entity 30: ledr_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 12992 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "31 onchip_memory2_s1_arbitrator " "Found entity 31: onchip_memory2_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 13263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "32 rs232_s1_arbitrator " "Found entity 32: rs232_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 13723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "33 sd_clk_s1_arbitrator " "Found entity 33: sd_clk_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 14028 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "34 sd_cmd_s1_arbitrator " "Found entity 34: sd_cmd_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 14299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "35 sd_dat_s1_arbitrator " "Found entity 35: sd_dat_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 14570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "36 sd_wp_n_s1_arbitrator " "Found entity 36: sd_wp_n_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 14841 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "37 seg7_avalon_slave_arbitrator " "Found entity 37: seg7_avalon_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 15094 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "38 sma_in_s1_arbitrator " "Found entity 38: sma_in_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 15374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "39 sma_out_s1_arbitrator " "Found entity 39: sma_out_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 15629 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "40 sw_s1_arbitrator " "Found entity 40: sw_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 15902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "41 sysid_control_slave_arbitrator " "Found entity 41: sysid_control_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "42 timer_s1_arbitrator " "Found entity 42: timer_s1_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "43 tri_state_bridge_flash_avalon_slave_arbitrator " "Found entity 43: tri_state_bridge_flash_avalon_slave_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "44 tri_state_bridge_flash_bridge_arbitrator " "Found entity 44: tri_state_bridge_flash_bridge_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "45 usb_dc_arbitrator " "Found entity 45: usb_dc_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "46 usb_hc_arbitrator " "Found entity 46: usb_hc_arbitrator" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "47 DE2_115_SOPC_reset_altpll_sys_domain_synch_module " "Found entity 47: DE2_115_SOPC_reset_altpll_sys_domain_synch_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "48 DE2_115_SOPC_reset_clk_50_domain_synch_module " "Found entity 48: DE2_115_SOPC_reset_clk_50_domain_synch_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "49 DE2_115_SOPC_reset_altpll_audio_domain_synch_module " "Found entity 49: DE2_115_SOPC_reset_altpll_audio_domain_synch_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "50 DE2_115_SOPC " "Found entity 50: DE2_115_SOPC" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "51 cfi_flash_lane0_module " "Found entity 51: cfi_flash_lane0_module" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""} { "Info" "ISGN_ENTITY_NAME" "52 cfi_flash " "Found entity 52: cfi_flash" {  } { { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845475470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC DE2_115_SOPC:DE2_115_SOPC_inst " "Elaborating entity \"DE2_115_SOPC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\"" {  } { { "de2_115_sd_card_audio_player.v" "DE2_115_SOPC_inst" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_in_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in " "Elaborating entity \"DE2_115_SOPC_clock_0_in_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_0_in" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_out_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0_out_arbitrator:the_DE2_115_SOPC_clock_0_out " "Elaborating entity \"DE2_115_SOPC_clock_0_out_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0_out_arbitrator:the_DE2_115_SOPC_clock_0_out\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_0_out" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475533 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc_clock_0.v 5 5 " "Using design file de2_115_sopc_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_0_edge_to_pulse " "Found entity 1: DE2_115_SOPC_clock_0_edge_to_pulse" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475544 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_0_slave_FSM " "Found entity 2: DE2_115_SOPC_clock_0_slave_FSM" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475544 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_0_master_FSM " "Found entity 3: DE2_115_SOPC_clock_0_master_FSM" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475544 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_0_bit_pipe " "Found entity 4: DE2_115_SOPC_clock_0_bit_pipe" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475544 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_0 " "Found entity 5: DE2_115_SOPC_clock_0" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475544 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845475544 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(95) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(95): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475544 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(104) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(104): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475544 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(113) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(113): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475544 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(239) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(239): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475545 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(248) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(248): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475545 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(257) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(257): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475545 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(266) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(266): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475545 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_0.v(275) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_0.v(275): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0 " "Elaborating entity \"DE2_115_SOPC_clock_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_0" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de2_115_sopc_clock_0.v" "the_altera_std_synchronizer" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 503 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845475560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475560 ""}  } { { "de2_115_sopc_clock_0.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 503 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845475560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_edge_to_pulse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"DE2_115_SOPC_clock_0_edge_to_pulse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de2_115_sopc_clock_0.v" "read_done_edge_to_pulse" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_slave_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM " "Elaborating entity \"DE2_115_SOPC_clock_0_slave_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM\"" {  } { { "de2_115_sopc_clock_0.v" "slave_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_master_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_master_FSM:master_FSM " "Elaborating entity \"DE2_115_SOPC_clock_0_master_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_master_FSM:master_FSM\"" {  } { { "de2_115_sopc_clock_0.v" "master_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_0_bit_pipe DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"DE2_115_SOPC_clock_0_bit_pipe\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0\|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de2_115_sopc_clock_0.v" "endofpacket_bit_pipe" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_in_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1_in_arbitrator:the_DE2_115_SOPC_clock_1_in " "Elaborating entity \"DE2_115_SOPC_clock_1_in_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1_in_arbitrator:the_DE2_115_SOPC_clock_1_in\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_1_in" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_out_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1_out_arbitrator:the_DE2_115_SOPC_clock_1_out " "Elaborating entity \"DE2_115_SOPC_clock_1_out_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1_out_arbitrator:the_DE2_115_SOPC_clock_1_out\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_1_out" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475584 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc_clock_1.v 5 5 " "Using design file de2_115_sopc_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_1_edge_to_pulse " "Found entity 1: DE2_115_SOPC_clock_1_edge_to_pulse" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475594 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_1_slave_FSM " "Found entity 2: DE2_115_SOPC_clock_1_slave_FSM" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475594 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_1_master_FSM " "Found entity 3: DE2_115_SOPC_clock_1_master_FSM" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475594 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_1_bit_pipe " "Found entity 4: DE2_115_SOPC_clock_1_bit_pipe" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475594 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_1 " "Found entity 5: DE2_115_SOPC_clock_1" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845475594 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(95) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(95): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475595 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(104) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(104): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475595 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(113) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(113): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475595 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(239) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(239): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475595 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(248) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(248): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475595 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(257) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(257): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475595 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(266) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(266): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475595 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_1.v(275) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_1.v(275): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_1.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1 " "Elaborating entity \"DE2_115_SOPC_clock_1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_edge_to_pulse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"DE2_115_SOPC_clock_1_edge_to_pulse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de2_115_sopc_clock_1.v" "read_done_edge_to_pulse" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_slave_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_slave_FSM:slave_FSM " "Elaborating entity \"DE2_115_SOPC_clock_1_slave_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_slave_FSM:slave_FSM\"" {  } { { "de2_115_sopc_clock_1.v" "slave_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_master_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_master_FSM:master_FSM " "Elaborating entity \"DE2_115_SOPC_clock_1_master_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_master_FSM:master_FSM\"" {  } { { "de2_115_sopc_clock_1.v" "master_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_1_bit_pipe DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"DE2_115_SOPC_clock_1_bit_pipe\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1\|DE2_115_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de2_115_sopc_clock_1.v" "endofpacket_bit_pipe" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_in_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2_in_arbitrator:the_DE2_115_SOPC_clock_2_in " "Elaborating entity \"DE2_115_SOPC_clock_2_in_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2_in_arbitrator:the_DE2_115_SOPC_clock_2_in\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_2_in" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_out_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2_out_arbitrator:the_DE2_115_SOPC_clock_2_out " "Elaborating entity \"DE2_115_SOPC_clock_2_out_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2_out_arbitrator:the_DE2_115_SOPC_clock_2_out\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_2_out" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc_clock_2.v 5 5 " "Using design file de2_115_sopc_clock_2.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_2_edge_to_pulse " "Found entity 1: DE2_115_SOPC_clock_2_edge_to_pulse" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475636 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_2_slave_FSM " "Found entity 2: DE2_115_SOPC_clock_2_slave_FSM" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475636 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_2_master_FSM " "Found entity 3: DE2_115_SOPC_clock_2_master_FSM" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475636 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_2_bit_pipe " "Found entity 4: DE2_115_SOPC_clock_2_bit_pipe" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475636 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_2 " "Found entity 5: DE2_115_SOPC_clock_2" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845475636 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(95) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(95): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(104) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(104): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(113) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(113): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(239) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(239): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(248) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(248): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(257) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(257): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(266) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(266): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_2.v(275) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_2.v(275): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2 " "Elaborating entity \"DE2_115_SOPC_clock_2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_2" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_edge_to_pulse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"DE2_115_SOPC_clock_2_edge_to_pulse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de2_115_sopc_clock_2.v" "read_done_edge_to_pulse" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_slave_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_slave_FSM:slave_FSM " "Elaborating entity \"DE2_115_SOPC_clock_2_slave_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_slave_FSM:slave_FSM\"" {  } { { "de2_115_sopc_clock_2.v" "slave_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_master_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_master_FSM:master_FSM " "Elaborating entity \"DE2_115_SOPC_clock_2_master_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_master_FSM:master_FSM\"" {  } { { "de2_115_sopc_clock_2.v" "master_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_2_bit_pipe DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"DE2_115_SOPC_clock_2_bit_pipe\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2\|DE2_115_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de2_115_sopc_clock_2.v" "endofpacket_bit_pipe" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_in_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3_in_arbitrator:the_DE2_115_SOPC_clock_3_in " "Elaborating entity \"DE2_115_SOPC_clock_3_in_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3_in_arbitrator:the_DE2_115_SOPC_clock_3_in\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_3_in" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_out_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3_out_arbitrator:the_DE2_115_SOPC_clock_3_out " "Elaborating entity \"DE2_115_SOPC_clock_3_out_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3_out_arbitrator:the_DE2_115_SOPC_clock_3_out\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_3_out" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475667 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115_sopc_clock_3.v 5 5 " "Using design file de2_115_sopc_clock_3.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_clock_3_edge_to_pulse " "Found entity 1: DE2_115_SOPC_clock_3_edge_to_pulse" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475678 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_clock_3_slave_FSM " "Found entity 2: DE2_115_SOPC_clock_3_slave_FSM" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475678 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_clock_3_master_FSM " "Found entity 3: DE2_115_SOPC_clock_3_master_FSM" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475678 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_clock_3_bit_pipe " "Found entity 4: DE2_115_SOPC_clock_3_bit_pipe" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475678 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_clock_3 " "Found entity 5: DE2_115_SOPC_clock_3" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475678 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845475678 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(95) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(95): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(104) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(104): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(113) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(113): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(239) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(239): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(248) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(248): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(257) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(257): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(266) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(266): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_115_sopc_clock_3.v(275) " "Verilog HDL or VHDL warning at de2_115_sopc_clock_3.v(275): conditional expression evaluates to a constant" {  } { { "de2_115_sopc_clock_3.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845475679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3 " "Elaborating entity \"DE2_115_SOPC_clock_3\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\"" {  } { { "de2_115_sopc.v" "the_DE2_115_SOPC_clock_3" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_edge_to_pulse DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse " "Elaborating entity \"DE2_115_SOPC_clock_3_edge_to_pulse\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "de2_115_sopc_clock_3.v" "read_done_edge_to_pulse" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_slave_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_slave_FSM:slave_FSM " "Elaborating entity \"DE2_115_SOPC_clock_3_slave_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_slave_FSM:slave_FSM\"" {  } { { "de2_115_sopc_clock_3.v" "slave_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_master_FSM DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_master_FSM:master_FSM " "Elaborating entity \"DE2_115_SOPC_clock_3_master_FSM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_master_FSM:master_FSM\"" {  } { { "de2_115_sopc_clock_3.v" "master_FSM" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_clock_3_bit_pipe DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe " "Elaborating entity \"DE2_115_SOPC_clock_3_bit_pipe\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3\|DE2_115_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe\"" {  } { { "de2_115_sopc_clock_3.v" "endofpacket_bit_pipe" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terasic_IrDA_0_avalon_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0_avalon_slave_arbitrator:the_Terasic_IrDA_0_avalon_slave " "Elaborating entity \"Terasic_IrDA_0_avalon_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0_avalon_slave_arbitrator:the_Terasic_IrDA_0_avalon_slave\"" {  } { { "de2_115_sopc.v" "the_Terasic_IrDA_0_avalon_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terasic_IrDA_0 DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0 " "Elaborating entity \"Terasic_IrDA_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\"" {  } { { "de2_115_sopc.v" "the_Terasic_IrDA_0" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_IRM DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0 " "Elaborating entity \"TERASIC_IRM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\"" {  } { { "Terasic_IrDA_0.v" "terasic_irda_0" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/Terasic_IrDA_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRDA_RECEIVE_Terasic DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst " "Elaborating entity \"IRDA_RECEIVE_Terasic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\"" {  } { { "ip/TERASIC_IRM/TERASIC_IRM.v" "IRDA_RECEIVE_Terasic_inst" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/TERASIC_IRM.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_pll_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_pll_slave_arbitrator:the_altpll_pll_slave " "Elaborating entity \"altpll_pll_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_pll_slave_arbitrator:the_altpll_pll_slave\"" {  } { { "de2_115_sopc.v" "the_altpll_pll_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll " "Elaborating entity \"altpll\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\"" {  } { { "de2_115_sopc.v" "the_altpll" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_stdsync_sv6 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"altpll_stdsync_sv6\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2\"" {  } { { "altpll.v" "stdsync2" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dffpipe_l2c DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2\|altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"altpll_dffpipe_l2c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2\|altpll_dffpipe_l2c:dffpipe3\"" {  } { { "altpll.v" "dffpipe3" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_altpll_ktn2 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1 " "Elaborating entity \"altpll_altpll_ktn2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\"" {  } { { "altpll.v" "sd1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_pll_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio_pll_slave_arbitrator:the_altpll_audio_pll_slave " "Elaborating entity \"altpll_audio_pll_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio_pll_slave_arbitrator:the_altpll_audio_pll_slave\"" {  } { { "de2_115_sopc.v" "the_altpll_audio_pll_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio " "Elaborating entity \"altpll_audio\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\"" {  } { { "de2_115_sopc.v" "the_altpll_audio" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_stdsync_sv6 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_stdsync_sv6:stdsync2 " "Elaborating entity \"altpll_audio_stdsync_sv6\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_stdsync_sv6:stdsync2\"" {  } { { "altpll_audio.v" "stdsync2" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_dffpipe_l2c DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_stdsync_sv6:stdsync2\|altpll_audio_dffpipe_l2c:dffpipe3 " "Elaborating entity \"altpll_audio_dffpipe_l2c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_stdsync_sv6:stdsync2\|altpll_audio_dffpipe_l2c:dffpipe3\"" {  } { { "altpll_audio.v" "dffpipe3" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_audio_altpll_lo32 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1 " "Elaborating entity \"altpll_audio_altpll_lo32\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\"" {  } { { "altpll_audio.v" "sd1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_avalon_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|audio_avalon_slave_arbitrator:the_audio_avalon_slave " "Elaborating entity \"audio_avalon_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio_avalon_slave_arbitrator:the_audio_avalon_slave\"" {  } { { "de2_115_sopc.v" "the_audio_avalon_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio " "Elaborating entity \"audio\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\"" {  } { { "de2_115_sopc.v" "the_audio" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_IF DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio " "Elaborating entity \"AUDIO_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\"" {  } { { "audio.v" "audio" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/audio.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\"" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "DAC_Instance" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_DAC.v(99) " "Verilog HDL assignment warning at AUDIO_DAC.v(99): truncated value with size 32 to match size of target (5)" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417845475754 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo " "Elaborating entity \"audio_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\"" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "dac_fifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "dcfifo_component" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475861 ""}  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845475861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_u4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_u4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_u4i1 " "Found entity 1: dcfifo_u4i1" {  } { { "db/dcfifo_u4i1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845475931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845475931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_u4i1 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated " "Elaborating entity \"dcfifo_u4i1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845475933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_u4i1.tdf" "rdptr_g1p" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_u4i1.tdf" "wrptr_g1p" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oj31 " "Found entity 1: altsyncram_oj31" {  } { { "db/altsyncram_oj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_oj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oj31 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|altsyncram_oj31:fifo_ram " "Elaborating entity \"altsyncram_oj31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|altsyncram_oj31:fifo_ram\"" {  } { { "db/dcfifo_u4i1.tdf" "fifo_ram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_u4i1.tdf" "rs_dgwp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe12" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_u4i1.tdf" "wraclr" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_u4i1.tdf" "ws_dgrp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe17" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_u4i1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_a66\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_u4i1.tdf" "rdempty_eq_comp1_msb" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_u4i1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_ADC DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance " "Elaborating entity \"AUDIO_ADC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\"" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "ADC_Instance" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(73) " "Verilog HDL assignment warning at AUDIO_ADC.v(73): truncated value with size 32 to match size of target (5)" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417845476463 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(89) " "Verilog HDL assignment warning at AUDIO_ADC.v(89): truncated value with size 32 to match size of target (5)" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417845476464 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1 " "Elaborating entity \"clock_crossing_io_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\"" {  } { { "de2_115_sopc.v" "the_clock_crossing_io_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1 " "Elaborating entity \"rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1\"" {  } { { "de2_115_sopc.v" "rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1 " "Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1\"" {  } { { "de2_115_sopc.v" "rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_m1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1 " "Elaborating entity \"clock_crossing_io_m1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1\"" {  } { { "de2_115_sopc.v" "the_clock_crossing_io_m1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476626 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_crossing_io.v 3 3 " "Using design file clock_crossing_io.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_crossing_io_downstream_fifo " "Found entity 1: clock_crossing_io_downstream_fifo" {  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476637 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_crossing_io_upstream_fifo " "Found entity 2: clock_crossing_io_upstream_fifo" {  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476637 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_crossing_io " "Found entity 3: clock_crossing_io" {  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845476637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io " "Elaborating entity \"clock_crossing_io\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\"" {  } { { "de2_115_sopc.v" "the_clock_crossing_io" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_downstream_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo " "Elaborating entity \"clock_crossing_io_downstream_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\"" {  } { { "clock_crossing_io.v" "the_downstream_fifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_io.v" "downstream_fifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845476700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 52 " "Parameter \"lpm_width\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476700 ""}  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845476700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mvf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mvf1 " "Found entity 1: dcfifo_mvf1" {  } { { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mvf1 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated " "Elaborating entity \"dcfifo_mvf1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q57 " "Found entity 1: a_graycounter_q57" {  } { { "db/a_graycounter_q57.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_q57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q57 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|a_graycounter_q57:rdptr_g1p " "Elaborating entity \"a_graycounter_q57\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|a_graycounter_q57:rdptr_g1p\"" {  } { { "db/dcfifo_mvf1.tdf" "rdptr_g1p" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mjc " "Found entity 1: a_graycounter_mjc" {  } { { "db/a_graycounter_mjc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_mjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mjc DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|a_graycounter_mjc:wrptr_g1p " "Elaborating entity \"a_graycounter_mjc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|a_graycounter_mjc:wrptr_g1p\"" {  } { { "db/dcfifo_mvf1.tdf" "wrptr_g1p" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845476916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mj31 " "Found entity 1: altsyncram_mj31" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845476998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845476998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mj31 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram " "Elaborating entity \"altsyncram_mj31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\"" {  } { { "db/dcfifo_mvf1.tdf" "fifo_ram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\"" {  } { { "db/dcfifo_mvf1.tdf" "rs_dgwp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe12 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe12\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe12" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\"" {  } { { "db/dcfifo_mvf1.tdf" "ws_dgrp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe15 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe15" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/cmpr_966.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_966\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_mvf1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_upstream_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo " "Elaborating entity \"clock_crossing_io_upstream_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\"" {  } { { "clock_crossing_io.v" "the_upstream_fifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_io.v" "upstream_fifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845477207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477207 ""}  } { { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845477207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_75g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_75g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_75g1 " "Found entity 1: dcfifo_75g1" {  } { { "db/dcfifo_75g1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_75g1 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated " "Elaborating entity \"dcfifo_75g1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_75g1.tdf" "wrptr_g_gray2bin" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qj31 " "Found entity 1: altsyncram_qj31" {  } { { "db/altsyncram_qj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_qj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qj31 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_qj31:fifo_ram " "Elaborating entity \"altsyncram_qj31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_qj31:fifo_ram\"" {  } { { "db/dcfifo_75g1.tdf" "fifo_ram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\"" {  } { { "db/dcfifo_75g1.tdf" "rs_dgwp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe6 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe6" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|dffpipe_gd9:ws_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_75g1.tdf" "ws_brp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_lkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\"" {  } { { "db/dcfifo_75g1.tdf" "ws_dgrp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845477440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845477440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe10 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe10" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_lkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "de2_115_sopc.v" "the_cpu_jtag_debug_module" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "de2_115_sopc.v" "the_cpu_data_master" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master " "Elaborating entity \"Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "de2_115_sopc.v" "Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 10134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "de2_115_sopc.v" "the_cpu_instruction_master" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845477491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 28 28 " "Found 28 design units, including 28 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Found entity 1: cpu_ic_data_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Found entity 2: cpu_ic_tag_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_bht_module " "Found entity 3: cpu_bht_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_a_module " "Found entity 4: cpu_register_bank_a_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_register_bank_b_module " "Found entity 5: cpu_register_bank_b_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_dc_tag_module " "Found entity 6: cpu_dc_tag_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_dc_data_module " "Found entity 7: cpu_dc_data_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_dc_victim_module " "Found entity 8: cpu_dc_victim_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_debug " "Found entity 9: cpu_nios2_oci_debug" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_ociram_lpm_dram_bdp_component_module " "Found entity 10: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_ocimem " "Found entity 11: cpu_nios2_ocimem" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_avalon_reg " "Found entity 12: cpu_nios2_avalon_reg" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_break " "Found entity 13: cpu_nios2_oci_break" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_xbrk " "Found entity 14: cpu_nios2_oci_xbrk" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 1254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_dbrk " "Found entity 15: cpu_nios2_oci_dbrk" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 1511 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_itrace " "Found entity 16: cpu_nios2_oci_itrace" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_td_mode " "Found entity 17: cpu_nios2_oci_td_mode" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 1992 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_dtrace " "Found entity 18: cpu_nios2_oci_dtrace" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2056 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_compute_tm_count " "Found entity 19: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_fifowp_inc " "Found entity 20: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_fifocount_inc " "Found entity 21: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci_fifo " "Found entity 22: cpu_nios2_oci_fifo" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_pib " "Found entity 23: cpu_nios2_oci_pib" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2799 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_traceram_lpm_dram_bdp_component_module " "Found entity 24: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2864 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "25 cpu_nios2_oci_im " "Found entity 25: cpu_nios2_oci_im" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "26 cpu_nios2_performance_monitors " "Found entity 26: cpu_nios2_performance_monitors" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu_nios2_oci " "Found entity 27: cpu_nios2_oci" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3097 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""} { "Info" "ISGN_ENTITY_NAME" "28 cpu " "Found entity 28: cpu" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845478380 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1963) " "Verilog HDL or VHDL warning at cpu.v(1963): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 1963 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845478387 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1965) " "Verilog HDL or VHDL warning at cpu.v(1965): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 1965 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845478387 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2115) " "Verilog HDL or VHDL warning at cpu.v(2115): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2115 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845478388 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(3013) " "Verilog HDL or VHDL warning at cpu.v(3013): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3013 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1417845478392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu " "Elaborating entity \"cpu\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\"" {  } { { "de2_115_sopc.v" "the_cpu" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478424 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.v 1 1 " "Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_test_bench.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478467 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845478467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Elaborating entity \"cpu_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.v" "the_cpu_test_bench" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 5932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Elaborating entity \"cpu_ic_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.v" "cpu_ic_data" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 6957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478504 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845478504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845478582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.v" "cpu_ic_tag" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478603 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845478603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5g1 " "Found entity 1: altsyncram_i5g1" {  } { { "db/altsyncram_i5g1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_i5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845478679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i5g1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i5g1:auto_generated " "Elaborating entity \"altsyncram_i5g1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_bht_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht " "Elaborating entity \"cpu_bht_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\"" {  } { { "cpu.v" "cpu_bht" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 183 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_bht_ram.mif " "Parameter \"init_file\" = \"cpu_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478695 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 183 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845478695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpf1 " "Found entity 1: altsyncram_bpf1" {  } { { "db/altsyncram_bpf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_bpf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845478765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bpf1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated " "Elaborating entity \"altsyncram_bpf1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.v" "cpu_register_bank_a" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478779 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845478779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7f1 " "Found entity 1: altsyncram_b7f1" {  } { { "db/altsyncram_b7f1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_b7f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845478857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7f1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated " "Elaborating entity \"altsyncram_b7f1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.v" "cpu_register_bank_b" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 303 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478876 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 303 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845478876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7f1 " "Found entity 1: altsyncram_c7f1" {  } { { "db/altsyncram_c7f1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_c7f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845478954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845478954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7f1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated " "Elaborating entity \"altsyncram_c7f1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag " "Elaborating entity \"cpu_dc_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\"" {  } { { "cpu.v" "cpu_dc_tag" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_dc_tag_ram.mif " "Parameter \"init_file\" = \"cpu_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845478972 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845478972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ef1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ef1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ef1 " "Found entity 1: altsyncram_7ef1" {  } { { "db/altsyncram_7ef1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_7ef1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845479045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ef1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7ef1:auto_generated " "Elaborating entity \"altsyncram_7ef1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7ef1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data " "Elaborating entity \"cpu_dc_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\"" {  } { { "cpu.v" "cpu_dc_data" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 426 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479063 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 426 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845479063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845479141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_victim_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim " "Elaborating entity \"cpu_dc_victim_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\"" {  } { { "cpu.v" "cpu_dc_victim" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 7897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 489 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479156 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 489 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845479156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845479233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479235 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_mult_cell.v 1 1 " "Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479246 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845479246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Elaborating entity \"cpu_mult_cell\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.v" "the_cpu_mult_cell" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 9825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborating entity \"altmult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479292 ""}  } { { "cpu_mult_cell.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845479292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_mgr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_mgr2 " "Found entity 1: mult_add_mgr2" {  } { { "db/mult_add_mgr2.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/mult_add_mgr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845479369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_mgr2 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated " "Elaborating entity \"mult_add_mgr2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/ded_mult_ks81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845479382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1 " "Elaborating entity \"ded_mult_ks81\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_mgr2.tdf" "ded_mult1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/mult_add_mgr2.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845479394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/ded_mult_ks81.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborating entity \"altmult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_2" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845479431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479432 ""}  } { { "cpu_mult_cell.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845479432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ogr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ogr2 " "Found entity 1: mult_add_ogr2" {  } { { "db/mult_add_ogr2.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/mult_add_ogr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845479508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ogr2 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated " "Elaborating entity \"mult_add_ogr2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Elaborating entity \"cpu_nios2_oci\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.v" "the_cpu_nios2_oci" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.v" "the_cpu_nios2_oci_debug" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.v" "the_cpu_nios2_ocimem" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_ociram_lpm_dram_bdp_component" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 693 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479537 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 693 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845479537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f572 " "Found entity 1: altsyncram_f572" {  } { { "db/altsyncram_f572.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_f572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845479617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f572 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated " "Elaborating entity \"altsyncram_f572\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.v" "the_cpu_nios2_avalon_reg" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.v" "the_cpu_nios2_oci_break" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_xbrk" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dbrk" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dtrace" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.v" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.v" "the_cpu_nios2_oci_fifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.v" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.v" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.v" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.v 1 1 " "Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_oci_test_bench.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479657 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845479657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.v" "the_cpu_nios2_oci_pib" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.v" "the_cpu_nios2_oci_im" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845479675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479676 ""}  } { { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845479676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845479756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479758 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.v 1 1 " "Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845479772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.v" "the_cpu_jtag_debug_module_wrapper" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479774 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.v 1 1 " "Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_tck.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479784 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845479784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_tck" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.v 1 1 " "Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_sysclk.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845479801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_sysclk" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "cpu_jtag_debug_module_phy" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845479822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479823 ""}  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845479823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479825 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eep_i2c_scl_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_scl_s1_arbitrator:the_eep_i2c_scl_s1 " "Elaborating entity \"eep_i2c_scl_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_scl_s1_arbitrator:the_eep_i2c_scl_s1\"" {  } { { "de2_115_sopc.v" "the_eep_i2c_scl_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479830 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eep_i2c_scl.v 1 1 " "Using design file eep_i2c_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eep_i2c_scl " "Found entity 1: eep_i2c_scl" {  } { { "eep_i2c_scl.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/eep_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845479839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eep_i2c_scl DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_scl:the_eep_i2c_scl " "Elaborating entity \"eep_i2c_scl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_scl:the_eep_i2c_scl\"" {  } { { "de2_115_sopc.v" "the_eep_i2c_scl" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eep_i2c_sda_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda_s1_arbitrator:the_eep_i2c_sda_s1 " "Elaborating entity \"eep_i2c_sda_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda_s1_arbitrator:the_eep_i2c_sda_s1\"" {  } { { "de2_115_sopc.v" "the_eep_i2c_sda_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eep_i2c_sda.v 1 1 " "Using design file eep_i2c_sda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eep_i2c_sda " "Found entity 1: eep_i2c_sda" {  } { { "eep_i2c_sda.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/eep_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479852 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845479852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eep_i2c_sda DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda:the_eep_i2c_sda " "Elaborating entity \"eep_i2c_sda\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|eep_i2c_sda:the_eep_i2c_sda\"" {  } { { "de2_115_sopc.v" "the_eep_i2c_sda" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_scl_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_scl_s1_arbitrator:the_i2c_scl_s1 " "Elaborating entity \"i2c_scl_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_scl_s1_arbitrator:the_i2c_scl_s1\"" {  } { { "de2_115_sopc.v" "the_i2c_scl_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_scl.v 1 1 " "Using design file i2c_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_scl " "Found entity 1: i2c_scl" {  } { { "i2c_scl.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479867 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845479867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_scl DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_scl:the_i2c_scl " "Elaborating entity \"i2c_scl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_scl:the_i2c_scl\"" {  } { { "de2_115_sopc.v" "the_i2c_scl" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sda_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda_s1_arbitrator:the_i2c_sda_s1 " "Elaborating entity \"i2c_sda_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda_s1_arbitrator:the_i2c_sda_s1\"" {  } { { "de2_115_sopc.v" "the_i2c_sda_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479872 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_sda.v 1 1 " "Using design file i2c_sda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_sda " "Found entity 1: i2c_sda" {  } { { "i2c_sda.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479881 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845479881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sda DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda:the_i2c_sda " "Elaborating entity \"i2c_sda\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_sda:the_i2c_sda\"" {  } { { "de2_115_sopc.v" "the_i2c_sda" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "de2_115_sopc.v" "the_jtag_uart_avalon_jtag_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479886 ""}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479898 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479898 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479898 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479898 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479898 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479898 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845479898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845479898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\"" {  } { { "de2_115_sopc.v" "the_jtag_uart" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 180 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845479957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845479957 ""}  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 180 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845479957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845480026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845480038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845480050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845480122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845480196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845480271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845480345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 757 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845480488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480488 ""}  } { { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 757 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845480488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|key_s1_arbitrator:the_key_s1 " "Elaborating entity \"key_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|key_s1_arbitrator:the_key_s1\"" {  } { { "de2_115_sopc.v" "the_key_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480495 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key.v 1 1 " "Using design file key.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480504 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845480504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key DE2_115_SOPC:DE2_115_SOPC_inst\|key:the_key " "Elaborating entity \"key\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|key:the_key\"" {  } { { "de2_115_sopc.v" "the_key" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave " "Elaborating entity \"lcd_control_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\"" {  } { { "de2_115_sopc.v" "the_lcd_control_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480509 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(57) " "Verilog HDL warning at lcd.v(57): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/lcd.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417845480518 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd.v 1 1 " "Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480518 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845480518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd DE2_115_SOPC:DE2_115_SOPC_inst\|lcd:the_lcd " "Elaborating entity \"lcd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|lcd:the_lcd\"" {  } { { "de2_115_sopc.v" "the_lcd" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledg_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|ledg_s1_arbitrator:the_ledg_s1 " "Elaborating entity \"ledg_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ledg_s1_arbitrator:the_ledg_s1\"" {  } { { "de2_115_sopc.v" "the_ledg_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480523 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ledg.v 1 1 " "Using design file ledg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ledg " "Found entity 1: ledg" {  } { { "ledg.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845480532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledg DE2_115_SOPC:DE2_115_SOPC_inst\|ledg:the_ledg " "Elaborating entity \"ledg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ledg:the_ledg\"" {  } { { "de2_115_sopc.v" "the_ledg" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledr_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|ledr_s1_arbitrator:the_ledr_s1 " "Elaborating entity \"ledr_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ledr_s1_arbitrator:the_ledr_s1\"" {  } { { "de2_115_sopc.v" "the_ledr_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480537 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ledr.v 1 1 " "Using design file ledr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ledr " "Found entity 1: ledr" {  } { { "ledr.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480546 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845480546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledr DE2_115_SOPC:DE2_115_SOPC_inst\|ledr:the_ledr " "Elaborating entity \"ledr\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|ledr:the_ledr\"" {  } { { "de2_115_sopc.v" "the_ledr" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1 " "Elaborating entity \"onchip_memory2_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1\"" {  } { { "de2_115_sopc.v" "the_onchip_memory2_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480551 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_memory2.v 1 1 " "Using design file onchip_memory2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_memory2 " "Found entity 1: onchip_memory2" {  } { { "onchip_memory2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845480561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2 DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2 " "Elaborating entity \"onchip_memory2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\"" {  } { { "de2_115_sopc.v" "the_onchip_memory2" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2.v" "the_altsyncram" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_memory2.hex " "Parameter \"init_file\" = \"onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480573 ""}  } { { "onchip_memory2.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/onchip_memory2.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417845480573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s7c1 " "Found entity 1: altsyncram_s7c1" {  } { { "db/altsyncram_s7c1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845480698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s7c1 DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated " "Elaborating entity \"altsyncram_s7c1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845480774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_s7c1.tdf" "decode3" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/mux_oob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417845480852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_s7c1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_s7c1.tdf" "mux2" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|rs232_s1_arbitrator:the_rs232_s1 " "Elaborating entity \"rs232_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232_s1_arbitrator:the_rs232_s1\"" {  } { { "de2_115_sopc.v" "the_rs232_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rs232.v 7 7 " "Using design file rs232.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_log_module " "Found entity 1: rs232_log_module" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480913 ""} { "Info" "ISGN_ENTITY_NAME" "2 rs232_tx " "Found entity 2: rs232_tx" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480913 ""} { "Info" "ISGN_ENTITY_NAME" "3 rs232_rx_stimulus_source_character_source_rom_module " "Found entity 3: rs232_rx_stimulus_source_character_source_rom_module" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480913 ""} { "Info" "ISGN_ENTITY_NAME" "4 rs232_rx_stimulus_source " "Found entity 4: rs232_rx_stimulus_source" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480913 ""} { "Info" "ISGN_ENTITY_NAME" "5 rs232_rx " "Found entity 5: rs232_rx" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480913 ""} { "Info" "ISGN_ENTITY_NAME" "6 rs232_regs " "Found entity 6: rs232_regs" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 733 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480913 ""} { "Info" "ISGN_ENTITY_NAME" "7 rs232 " "Found entity 7: rs232" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 1018 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480913 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845480913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232 " "Elaborating entity \"rs232\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\"" {  } { { "de2_115_sopc.v" "the_rs232" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_tx DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_tx:the_rs232_tx " "Elaborating entity \"rs232_tx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_tx:the_rs232_tx\"" {  } { { "rs232.v" "the_rs232_tx" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_rx DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_rx:the_rs232_rx " "Elaborating entity \"rs232_rx\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_rx:the_rs232_rx\"" {  } { { "rs232.v" "the_rs232_rx" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_rx_stimulus_source DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_rx:the_rs232_rx\|rs232_rx_stimulus_source:the_rs232_rx_stimulus_source " "Elaborating entity \"rs232_rx_stimulus_source\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_rx:the_rs232_rx\|rs232_rx_stimulus_source:the_rs232_rx_stimulus_source\"" {  } { { "rs232.v" "the_rs232_rx_stimulus_source" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_regs DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_regs:the_rs232_regs " "Elaborating entity \"rs232_regs\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|rs232:the_rs232\|rs232_regs:the_rs232_regs\"" {  } { { "rs232.v" "the_rs232_regs" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sd_clk_s1_arbitrator:the_sd_clk_s1 " "Elaborating entity \"sd_clk_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_clk_s1_arbitrator:the_sd_clk_s1\"" {  } { { "de2_115_sopc.v" "the_sd_clk_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480933 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd_clk.v 1 1 " "Using design file sd_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clk " "Found entity 1: sd_clk" {  } { { "sd_clk.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sd_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480942 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845480942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk DE2_115_SOPC:DE2_115_SOPC_inst\|sd_clk:the_sd_clk " "Elaborating entity \"sd_clk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_clk:the_sd_clk\"" {  } { { "de2_115_sopc.v" "the_sd_clk" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd_s1_arbitrator:the_sd_cmd_s1 " "Elaborating entity \"sd_cmd_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\"" {  } { { "de2_115_sopc.v" "the_sd_cmd_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480947 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd_cmd.v 1 1 " "Using design file sd_cmd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd " "Found entity 1: sd_cmd" {  } { { "sd_cmd.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sd_cmd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480956 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845480956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd:the_sd_cmd " "Elaborating entity \"sd_cmd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_cmd:the_sd_cmd\"" {  } { { "de2_115_sopc.v" "the_sd_cmd" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sd_dat_s1_arbitrator:the_sd_dat_s1 " "Elaborating entity \"sd_dat_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_dat_s1_arbitrator:the_sd_dat_s1\"" {  } { { "de2_115_sopc.v" "the_sd_dat_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480961 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd_dat.v 1 1 " "Using design file sd_dat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_dat " "Found entity 1: sd_dat" {  } { { "sd_dat.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sd_dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845480971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat DE2_115_SOPC:DE2_115_SOPC_inst\|sd_dat:the_sd_dat " "Elaborating entity \"sd_dat\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_dat:the_sd_dat\"" {  } { { "de2_115_sopc.v" "the_sd_dat" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wp_n_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1 " "Elaborating entity \"sd_wp_n_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1\"" {  } { { "de2_115_sopc.v" "the_sd_wp_n_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480976 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd_wp_n.v 1 1 " "Using design file sd_wp_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_wp_n " "Found entity 1: sd_wp_n" {  } { { "sd_wp_n.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sd_wp_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845480985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845480985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wp_n DE2_115_SOPC:DE2_115_SOPC_inst\|sd_wp_n:the_sd_wp_n " "Elaborating entity \"sd_wp_n\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sd_wp_n:the_sd_wp_n\"" {  } { { "de2_115_sopc.v" "the_sd_wp_n" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_avalon_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|seg7_avalon_slave_arbitrator:the_seg7_avalon_slave " "Elaborating entity \"seg7_avalon_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|seg7_avalon_slave_arbitrator:the_seg7_avalon_slave\"" {  } { { "de2_115_sopc.v" "the_seg7_avalon_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7 " "Elaborating entity \"seg7\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\"" {  } { { "de2_115_sopc.v" "the_seg7" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_IF DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst " "Elaborating entity \"SEG7_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\"" {  } { { "seg7.v" "seg7_inst" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/seg7.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sma_in_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sma_in_s1_arbitrator:the_sma_in_s1 " "Elaborating entity \"sma_in_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sma_in_s1_arbitrator:the_sma_in_s1\"" {  } { { "de2_115_sopc.v" "the_sma_in_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845480999 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sma_in.v 1 1 " "Using design file sma_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sma_in " "Found entity 1: sma_in" {  } { { "sma_in.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sma_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845481008 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845481008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sma_in DE2_115_SOPC:DE2_115_SOPC_inst\|sma_in:the_sma_in " "Elaborating entity \"sma_in\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sma_in:the_sma_in\"" {  } { { "de2_115_sopc.v" "the_sma_in" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sma_out_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sma_out_s1_arbitrator:the_sma_out_s1 " "Elaborating entity \"sma_out_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sma_out_s1_arbitrator:the_sma_out_s1\"" {  } { { "de2_115_sopc.v" "the_sma_out_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481013 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sma_out.v 1 1 " "Using design file sma_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sma_out " "Found entity 1: sma_out" {  } { { "sma_out.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sma_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845481023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845481023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sma_out DE2_115_SOPC:DE2_115_SOPC_inst\|sma_out:the_sma_out " "Elaborating entity \"sma_out\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sma_out:the_sma_out\"" {  } { { "de2_115_sopc.v" "the_sma_out" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sw_s1_arbitrator:the_sw_s1 " "Elaborating entity \"sw_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sw_s1_arbitrator:the_sw_s1\"" {  } { { "de2_115_sopc.v" "the_sw_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481028 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sw.v 1 1 " "Using design file sw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sw " "Found entity 1: sw" {  } { { "sw.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845481038 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845481038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw DE2_115_SOPC:DE2_115_SOPC_inst\|sw:the_sw " "Elaborating entity \"sw\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sw:the_sw\"" {  } { { "de2_115_sopc.v" "the_sw" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "de2_115_sopc.v" "the_sysid_control_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481044 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Found entity 1: sysid" {  } { { "sysid.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845481053 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845481053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid DE2_115_SOPC:DE2_115_SOPC_inst\|sysid:the_sysid " "Elaborating entity \"sysid\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|sysid:the_sysid\"" {  } { { "de2_115_sopc.v" "the_sysid" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_s1_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|timer_s1_arbitrator:the_timer_s1 " "Elaborating entity \"timer_s1_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|timer_s1_arbitrator:the_timer_s1\"" {  } { { "de2_115_sopc.v" "the_timer_s1" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481058 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer.v 1 1 " "Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417845481068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417845481068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer DE2_115_SOPC:DE2_115_SOPC_inst\|timer:the_timer " "Elaborating entity \"timer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|timer:the_timer\"" {  } { { "de2_115_sopc.v" "the_timer" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_bridge_flash_avalon_slave_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave " "Elaborating entity \"tri_state_bridge_flash_avalon_slave_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave\"" {  } { { "de2_115_sopc.v" "the_tri_state_bridge_flash_avalon_slave" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_dc_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|usb_dc_arbitrator:the_usb_dc " "Elaborating entity \"usb_dc_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb_dc_arbitrator:the_usb_dc\"" {  } { { "de2_115_sopc.v" "the_usb_dc" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_hc_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|usb_hc_arbitrator:the_usb_hc " "Elaborating entity \"usb_hc_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb_hc_arbitrator:the_usb_hc\"" {  } { { "de2_115_sopc.v" "the_usb_hc" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb " "Elaborating entity \"usb\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\"" {  } { { "de2_115_sopc.v" "the_usb" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362_IF DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb " "Elaborating entity \"ISP1362_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\"" {  } { { "usb.v" "usb" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/usb.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_reset_altpll_sys_domain_synch_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch " "Elaborating entity \"DE2_115_SOPC_reset_altpll_sys_domain_synch_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch\"" {  } { { "de2_115_sopc.v" "DE2_115_SOPC_reset_altpll_sys_domain_synch" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_reset_clk_50_domain_synch_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch " "Elaborating entity \"DE2_115_SOPC_reset_clk_50_domain_synch_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch\"" {  } { { "de2_115_sopc.v" "DE2_115_SOPC_reset_clk_50_domain_synch" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_reset_altpll_audio_domain_synch_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch " "Elaborating entity \"DE2_115_SOPC_reset_altpll_audio_domain_synch_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch\"" {  } { { "de2_115_sopc.v" "DE2_115_SOPC_reset_altpll_audio_domain_synch" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 20742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417845481096 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b cpu_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"cpu_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1417845482159 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3470 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1417845482164 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 10063 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19798 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_qj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_qj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_qj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_qj31.tdf" 41 2 0 } } { "db/dcfifo_75g1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 124 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 328 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_qj31:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 73 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[2\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 105 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[3\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 137 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[7\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 265 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[8\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 297 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[9\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 329 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[10\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 361 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[13\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 457 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[38\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1257 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[39\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1289 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[40\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1321 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[41\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1353 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[42\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1385 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[43\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1417 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[44\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1449 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[45\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1481 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[46\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1513 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[47\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1545 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[48\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1577 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[49\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1609 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[50\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1641 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[51\] " "Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_mj31:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_mj31.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/altsyncram_mj31.tdf" 1673 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v" 261 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19570 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845483749 "|DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_mj31:fifo_ram|ram_block11a51"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1417845483749 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1417845483749 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1417845496135 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 290 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 310 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 311 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "Bidir \"ENET0_MDIO\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "Bidir \"ENET1_MDIO\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 346 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 398 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Bidir \"EX_IO\[0\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Bidir \"EX_IO\[1\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Bidir \"EX_IO\[2\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Bidir \"EX_IO\[3\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Bidir \"EX_IO\[4\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Bidir \"EX_IO\[5\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Bidir \"EX_IO\[6\]\" has no driver" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 429 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1417845496393 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1417845496393 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "OTG_FSPEED VCC pin " "The pin \"OTG_FSPEED\" is fed by VCC" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 377 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1417845496398 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "OTG_LSPEED GND pin " "The pin \"OTG_LSPEED\" is fed by GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 378 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1417845496398 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1417845496398 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[2\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[2\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[2\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[2\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[10\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[10\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[10\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[10\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[1\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[1\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[1\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[1\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[9\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[9\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[9\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[9\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[0\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[0\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[0\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[0\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[8\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[8\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[8\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[8\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[3\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[3\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[3\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[3\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[11\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[11\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[11\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[11\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[4\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[4\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[4\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[4\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[12\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[12\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[12\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[12\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[5\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[5\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[5\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[5\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[13\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[13\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[13\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[13\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[6\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[6\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[6\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[6\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[14\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[14\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[14\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[14\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[7\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[7\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[7\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[7\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[15\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_dc_readdata_oDATA\[15\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[15\] DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_115_SOPC:DE2_115_SOPC_inst\|usb:the_usb\|ISP1362_IF:usb\|avs_hc_readdata_oDATA\[15\]\" to the node \"DE2_115_SOPC:DE2_115_SOPC_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\" into an OR gate" {  } { { "ip/TERASIC_ISP1362/ISP1362_IF.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417845496499 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1417845496499 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 86 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 3175 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16768 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16767 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16770 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8553 -1 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 55 2 0 } } { "db/dcfifo_mvf1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf" 59 2 0 } } { "db/a_graycounter_q57.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_q57.tdf" 32 2 0 } } { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 102 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 5689 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9546 -1 0 } } { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 541 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 17139 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 8293 -1 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 5421 -1 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_mjc.tdf" 32 2 0 } } { "db/a_graycounter_q57.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_q57.tdf" 41 2 0 } } { "db/dcfifo_u4i1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 59 2 0 } } { "db/dcfifo_u4i1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 63 2 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 5823 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 9354 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 13386 -1 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 16873 -1 0 } } { "db/dcfifo_75g1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 63 2 0 } } { "db/dcfifo_75g1.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf" 67 2 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_mjc.tdf" 41 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_t57.tdf" 32 2 0 } } { "jtag_uart.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/jtag_uart.v" 586 -1 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 9253 -1 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 5855 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_pjc.tdf" 44 2 0 } } { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 84 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/db/a_graycounter_t57.tdf" 44 2 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 9402 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 949 -1 0 } } { "cpu.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/cpu.v" 5786 -1 0 } } { "rs232.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/rs232.v" 85 -1 0 } } { "timer.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/timer.v" 166 -1 0 } } { "timer.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/timer.v" 175 -1 0 } } { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 258 -1 0 } } { "altpll_audio.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 226 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1417845496684 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1417845496685 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK~synth " "Node \"PS2_CLK~synth\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 287 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845500861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK2~synth " "Node \"PS2_CLK2~synth\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845500861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_FSPEED~synth " "Node \"OTG_FSPEED~synth\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 377 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845500861 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1417845500861 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 387 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 388 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 389 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Pin \"FL_WP_N\" is stuck at VCC" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 412 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845500863 "|DE2_115_SD_Card_Audio_Player|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417845500863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845501986 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417845507224 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1417845507594 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1417845507594 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417845507677 "|DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417845507677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845507824 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.map.smsg " "Generated suppressed messages file E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417845508640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417845510254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845510254 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "altpll.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/altpll.v" 280 0 0 } } { "de2_115_sopc.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19303 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 544 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1417845510683 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845511366 "|DE2_115_SD_Card_Audio_Player|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 245 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845511366 "|DE2_115_SD_Card_Audio_Player|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 246 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845511366 "|DE2_115_SD_Card_Audio_Player|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 282 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845511366 "|DE2_115_SD_Card_Audio_Player|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845511366 "|DE2_115_SD_Card_Audio_Player|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845511366 "|DE2_115_SD_Card_Audio_Player|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845511366 "|DE2_115_SD_Card_Audio_Player|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 348 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845511366 "|DE2_115_SD_Card_Audio_Player|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 352 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845511366 "|DE2_115_SD_Card_Audio_Player|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "E:/FPGA/final/DE2_115_Sample_Code/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417845511366 "|DE2_115_SD_Card_Audio_Player|ENET1_LINK100"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1417845511366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8108 " "Implemented 8108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "95 " "Implemented 95 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417845511368 ""} { "Info" "ICUT_CUT_TM_OPINS" "251 " "Implemented 251 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417845511368 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "145 " "Implemented 145 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1417845511368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6979 " "Implemented 6979 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417845511368 ""} { "Info" "ICUT_CUT_TM_RAMS" "631 " "Implemented 631 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1417845511368 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1417845511368 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1417845511368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417845511368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 328 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 328 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417845511495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 00:58:31 2014 " "Processing ended: Sat Dec 06 00:58:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417845511495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417845511495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417845511495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417845511495 ""}
