/**
 *
 * @file TIMER_RegisterAddress_ModuleW_32.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 4 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 4 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEW_32_H_
#define XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEW_32_H_

#define GPTM_TW_GPTMTnMR_OFFSET             ((uint32_t)0x0004U)
#define GPTM_TW_GPTMTnCTL_OFFSET            ((uint32_t)0x000CU)
#define GPTM_TW_GPTMTnIMR_OFFSET            ((uint32_t)0x0018U)
#define GPTM_TW_GPTMTnRIS_OFFSET            ((uint32_t)0x001CU)
#define GPTM_TW_GPTMTnMIS_OFFSET            ((uint32_t)0x0020U)
#define GPTM_TW_GPTMTnICR_OFFSET            ((uint32_t)0x0024U)
#define GPTM_TW_GPTMTnILR_OFFSET            ((uint32_t)0x0028U)
#define GPTM_TW_GPTMTnMATCHR_OFFSET         ((uint32_t)0x0030U)
#define GPTM_TW_GPTMTnR_OFFSET              ((uint32_t)0x0048U)
#define GPTM_TW_GPTMTnV_OFFSET              ((uint32_t)0x0050U)
#define GPTM_TW_GPTMRTCPD_OFFSET            ((uint32_t)0x0058U)

#endif /* XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERADDRESS_TIMER_REGISTERADDRESS_MODULEW_32_H_ */
