

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Wed Nov 12 20:11:11 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lab4_MatrixMult
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.470 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37| 0.370 us | 0.370 us |   37|   37|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_loop         |       36|       36|        18|          -|          -|     2|    no    |
        | + Col_loop        |       16|       16|         8|          -|          -|     2|    no    |
        |  ++ Product_loop  |        6|        6|         3|          -|          -|     2|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      3|      0|    309|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     74|    -|
|Register         |        -|      -|    212|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      3|    212|    383|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      3|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln32_fu_272_p2       |     *    |      3|  0|  21|          32|          32|
    |c_fu_205_p2              |     +    |      0|  0|  10|           2|           1|
    |p_fu_237_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_189_p2              |     +    |      0|  0|  10|           2|           1|
    |sum_fu_276_p2            |     +    |      0|  0|  39|          32|          32|
    |icmp_ln26_fu_183_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_fu_199_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln31_fu_231_p2      |   icmp   |      0|  0|   9|           2|           3|
    |select_ln32_1_fu_253_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln32_2_fu_215_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln32_3_fu_223_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln32_4_fu_259_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln32_5_fu_266_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln32_fu_247_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      3|  0| 309|          82|         268|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  38|          7|    1|          7|
    |c_0_reg_145    |   9|          2|    2|          4|
    |p_0_reg_172    |   9|          2|    2|          4|
    |r_0_reg_134    |   9|          2|    2|          4|
    |sum_0_reg_156  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  74|         15|   39|         83|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   6|   0|    6|          0|
    |c_0_reg_145            |   2|   0|    2|          0|
    |c_reg_297              |   2|   0|    2|          0|
    |mul_ln32_reg_354       |  32|   0|   32|          0|
    |p_0_reg_172            |   2|   0|    2|          0|
    |p_reg_339              |   2|   0|    2|          0|
    |r_0_reg_134            |   2|   0|    2|          0|
    |r_reg_284              |   2|   0|    2|          0|
    |select_ln32_2_reg_326  |  32|   0|   32|          0|
    |select_ln32_3_reg_331  |  32|   0|   32|          0|
    |select_ln32_4_reg_344  |  32|   0|   32|          0|
    |select_ln32_5_reg_349  |  32|   0|   32|          0|
    |sum_0_reg_156          |  32|   0|   32|          0|
    |trunc_ln32_1_reg_312   |   1|   0|    1|          0|
    |trunc_ln32_reg_289     |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 212|   0|  212|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_done           | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|mat_a_0_0         |  in |   32|   ap_none  |   mat_a_0_0  |    pointer   |
|mat_a_0_1         |  in |   32|   ap_none  |   mat_a_0_1  |    pointer   |
|mat_a_1_0         |  in |   32|   ap_none  |   mat_a_1_0  |    pointer   |
|mat_a_1_1         |  in |   32|   ap_none  |   mat_a_1_1  |    pointer   |
|mat_b_0_0         |  in |   32|   ap_none  |   mat_b_0_0  |    pointer   |
|mat_b_0_1         |  in |   32|   ap_none  |   mat_b_0_1  |    pointer   |
|mat_b_1_0         |  in |   32|   ap_none  |   mat_b_1_0  |    pointer   |
|mat_b_1_1         |  in |   32|   ap_none  |   mat_b_1_1  |    pointer   |
|mat_c_0_0         | out |   32|   ap_vld   |   mat_c_0_0  |    pointer   |
|mat_c_0_0_ap_vld  | out |    1|   ap_vld   |   mat_c_0_0  |    pointer   |
|mat_c_0_1         | out |   32|   ap_vld   |   mat_c_0_1  |    pointer   |
|mat_c_0_1_ap_vld  | out |    1|   ap_vld   |   mat_c_0_1  |    pointer   |
|mat_c_1_0         | out |   32|   ap_vld   |   mat_c_1_0  |    pointer   |
|mat_c_1_0_ap_vld  | out |    1|   ap_vld   |   mat_c_1_0  |    pointer   |
|mat_c_1_1         | out |   32|   ap_vld   |   mat_c_1_1  |    pointer   |
|mat_c_1_1_ap_vld  | out |    1|   ap_vld   |   mat_c_1_1  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_c_1_1), !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_c_1_0), !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_c_0_1), !map !19"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_c_0_0), !map !24"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_b_1_1), !map !29"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_b_1_0), !map !33"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_b_0_1), !map !37"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_b_0_0), !map !41"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_a_1_1), !map !45"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_a_1_0), !map !49"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_a_0_1), !map !53"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %mat_a_0_0), !map !57"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.66ns)   --->   "br label %1" [matrix_mult.cpp:26]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %r, %Row_loop_end ]"   --->   Operation 21 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.93ns)   --->   "%icmp_ln26 = icmp eq i2 %r_0, -2" [matrix_mult.cpp:26]   --->   Operation 22 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%r = add i2 %r_0, 1" [matrix_mult.cpp:26]   --->   Operation 24 'add' 'r' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %5, label %Row_loop_begin" [matrix_mult.cpp:26]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [matrix_mult.cpp:26]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [matrix_mult.cpp:26]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i2 %r_0 to i1" [matrix_mult.cpp:32]   --->   Operation 28 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "br label %2" [matrix_mult.cpp:28]   --->   Operation 29 'br' <Predicate = (!icmp_ln26)> <Delay = 1.66>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [matrix_mult.cpp:37]   --->   Operation 30 'ret' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %Row_loop_begin ], [ %c, %Col_loop_end ]"   --->   Operation 31 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.93ns)   --->   "%icmp_ln28 = icmp eq i2 %c_0, -2" [matrix_mult.cpp:28]   --->   Operation 32 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 33 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%c = add i2 %c_0, 1" [matrix_mult.cpp:28]   --->   Operation 34 'add' 'c' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %Row_loop_end, label %Col_loop_begin" [matrix_mult.cpp:28]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [matrix_mult.cpp:28]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [matrix_mult.cpp:28]   --->   Operation 37 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%mat_a_1_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_a_1_1)" [matrix_mult.cpp:32]   --->   Operation 38 'read' 'mat_a_1_1_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%mat_a_1_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_a_1_0)" [matrix_mult.cpp:32]   --->   Operation 39 'read' 'mat_a_1_0_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i2 %c_0 to i1" [matrix_mult.cpp:32]   --->   Operation 40 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%mat_b_1_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_b_1_1)" [matrix_mult.cpp:32]   --->   Operation 41 'read' 'mat_b_1_1_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%mat_b_1_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_b_1_0)" [matrix_mult.cpp:32]   --->   Operation 42 'read' 'mat_b_1_0_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%mat_b_0_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_b_0_1)" [matrix_mult.cpp:32]   --->   Operation 43 'read' 'mat_b_0_1_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%mat_b_0_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_b_0_0)" [matrix_mult.cpp:32]   --->   Operation 44 'read' 'mat_b_0_0_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%mat_a_0_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_a_0_1)" [matrix_mult.cpp:32]   --->   Operation 45 'read' 'mat_a_0_1_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%mat_a_0_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %mat_a_0_0)" [matrix_mult.cpp:32]   --->   Operation 46 'read' 'mat_a_0_0_read' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.79ns)   --->   "%select_ln32_2 = select i1 %trunc_ln32_1, i32 %mat_b_1_1_read, i32 %mat_b_1_0_read" [matrix_mult.cpp:32]   --->   Operation 47 'select' 'select_ln32_2' <Predicate = (!icmp_ln28)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.79ns)   --->   "%select_ln32_3 = select i1 %trunc_ln32_1, i32 %mat_b_0_1_read, i32 %mat_b_0_0_read" [matrix_mult.cpp:32]   --->   Operation 48 'select' 'select_ln32_3' <Predicate = (!icmp_ln28)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.66ns)   --->   "br label %3" [matrix_mult.cpp:31]   --->   Operation 49 'br' <Predicate = (!icmp_ln28)> <Delay = 1.66>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp) nounwind" [matrix_mult.cpp:36]   --->   Operation 50 'specregionend' 'empty_5' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [matrix_mult.cpp:26]   --->   Operation 51 'br' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 [ 0, %Col_loop_begin ], [ %sum, %_ifconv ]"   --->   Operation 52 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_0 = phi i2 [ 0, %Col_loop_begin ], [ %p, %_ifconv ]"   --->   Operation 53 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.93ns)   --->   "%icmp_ln31 = icmp eq i2 %p_0, -2" [matrix_mult.cpp:31]   --->   Operation 54 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.58ns)   --->   "%p = add i2 %p_0, 1" [matrix_mult.cpp:31]   --->   Operation 56 'add' 'p' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %4, label %_ifconv" [matrix_mult.cpp:31]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i2 %p_0 to i1" [matrix_mult.cpp:32]   --->   Operation 58 'trunc' 'trunc_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_4)   --->   "%select_ln32 = select i1 %trunc_ln32_2, i32 %mat_a_1_1_read, i32 %mat_a_1_0_read" [matrix_mult.cpp:32]   --->   Operation 59 'select' 'select_ln32' <Predicate = (!icmp_ln31 & trunc_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln32_1 = select i1 %trunc_ln32_2, i32 %mat_a_0_1_read, i32 %mat_a_0_0_read" [matrix_mult.cpp:32]   --->   Operation 60 'select' 'select_ln32_1' <Predicate = (!icmp_ln31 & !trunc_ln32)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln32_4 = select i1 %trunc_ln32, i32 %select_ln32, i32 %select_ln32_1" [matrix_mult.cpp:32]   --->   Operation 61 'select' 'select_ln32_4' <Predicate = (!icmp_ln31)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.79ns)   --->   "%select_ln32_5 = select i1 %trunc_ln32_2, i32 %select_ln32_2, i32 %select_ln32_3" [matrix_mult.cpp:32]   --->   Operation 62 'select' 'select_ln32_5' <Predicate = (!icmp_ln31)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %trunc_ln32, label %branch17, label %branch06" [matrix_mult.cpp:34]   --->   Operation 63 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %trunc_ln32_1, label %branch115, label %branch013" [matrix_mult.cpp:34]   --->   Operation 64 'br' <Predicate = (icmp_ln31 & !trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %mat_c_0_0, i32 %sum_0)" [matrix_mult.cpp:34]   --->   Operation 65 'write' <Predicate = (icmp_ln31 & !trunc_ln32 & !trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %branch0612" [matrix_mult.cpp:34]   --->   Operation 66 'br' <Predicate = (icmp_ln31 & !trunc_ln32 & !trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %mat_c_0_1, i32 %sum_0)" [matrix_mult.cpp:34]   --->   Operation 67 'write' <Predicate = (icmp_ln31 & !trunc_ln32 & trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %branch0612" [matrix_mult.cpp:34]   --->   Operation 68 'br' <Predicate = (icmp_ln31 & !trunc_ln32 & trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %Col_loop_end" [matrix_mult.cpp:34]   --->   Operation 69 'br' <Predicate = (icmp_ln31 & !trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %trunc_ln32_1, label %branch116, label %branch014" [matrix_mult.cpp:34]   --->   Operation 70 'br' <Predicate = (icmp_ln31 & trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %mat_c_1_0, i32 %sum_0)" [matrix_mult.cpp:34]   --->   Operation 71 'write' <Predicate = (icmp_ln31 & trunc_ln32 & !trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %branch1713" [matrix_mult.cpp:34]   --->   Operation 72 'br' <Predicate = (icmp_ln31 & trunc_ln32 & !trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %mat_c_1_1, i32 %sum_0)" [matrix_mult.cpp:34]   --->   Operation 73 'write' <Predicate = (icmp_ln31 & trunc_ln32 & trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %branch1713" [matrix_mult.cpp:34]   --->   Operation 74 'br' <Predicate = (icmp_ln31 & trunc_ln32 & trunc_ln32_1)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br label %Col_loop_end" [matrix_mult.cpp:34]   --->   Operation 75 'br' <Predicate = (icmp_ln31 & trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind" [matrix_mult.cpp:35]   --->   Operation 76 'specregionend' 'empty_4' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %2" [matrix_mult.cpp:28]   --->   Operation 77 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.47>
ST_5 : Operation 78 [1/1] (8.47ns)   --->   "%mul_ln32 = mul nsw i32 %select_ln32_4, %select_ln32_5" [matrix_mult.cpp:32]   --->   Operation 78 'mul' 'mul_ln32' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [matrix_mult.cpp:31]   --->   Operation 79 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.70ns)   --->   "%sum = add nsw i32 %mul_ln32, %sum_0" [matrix_mult.cpp:32]   --->   Operation 80 'add' 'sum' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %3" [matrix_mult.cpp:31]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat_a_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_a_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_a_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_a_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_b_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_b_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_b_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_b_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mat_c_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mat_c_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mat_c_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mat_c_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
br_ln26           (br               ) [ 0111111]
r_0               (phi              ) [ 0010000]
icmp_ln26         (icmp             ) [ 0011111]
empty             (speclooptripcount) [ 0000000]
r                 (add              ) [ 0111111]
br_ln26           (br               ) [ 0000000]
specloopname_ln26 (specloopname     ) [ 0000000]
tmp               (specregionbegin  ) [ 0001111]
trunc_ln32        (trunc            ) [ 0001111]
br_ln28           (br               ) [ 0011111]
ret_ln37          (ret              ) [ 0000000]
c_0               (phi              ) [ 0001000]
icmp_ln28         (icmp             ) [ 0011111]
empty_2           (speclooptripcount) [ 0000000]
c                 (add              ) [ 0011111]
br_ln28           (br               ) [ 0000000]
specloopname_ln28 (specloopname     ) [ 0000000]
tmp_1             (specregionbegin  ) [ 0000111]
mat_a_1_1_read    (read             ) [ 0000111]
mat_a_1_0_read    (read             ) [ 0000111]
trunc_ln32_1      (trunc            ) [ 0000111]
mat_b_1_1_read    (read             ) [ 0000000]
mat_b_1_0_read    (read             ) [ 0000000]
mat_b_0_1_read    (read             ) [ 0000000]
mat_b_0_0_read    (read             ) [ 0000000]
mat_a_0_1_read    (read             ) [ 0000111]
mat_a_0_0_read    (read             ) [ 0000111]
select_ln32_2     (select           ) [ 0000111]
select_ln32_3     (select           ) [ 0000111]
br_ln31           (br               ) [ 0011111]
empty_5           (specregionend    ) [ 0000000]
br_ln26           (br               ) [ 0111111]
sum_0             (phi              ) [ 0000111]
p_0               (phi              ) [ 0000100]
icmp_ln31         (icmp             ) [ 0011111]
empty_3           (speclooptripcount) [ 0000000]
p                 (add              ) [ 0011111]
br_ln31           (br               ) [ 0000000]
trunc_ln32_2      (trunc            ) [ 0000000]
select_ln32       (select           ) [ 0000000]
select_ln32_1     (select           ) [ 0000000]
select_ln32_4     (select           ) [ 0000010]
select_ln32_5     (select           ) [ 0000010]
br_ln34           (br               ) [ 0000000]
br_ln34           (br               ) [ 0000000]
write_ln34        (write            ) [ 0000000]
br_ln34           (br               ) [ 0000000]
write_ln34        (write            ) [ 0000000]
br_ln34           (br               ) [ 0000000]
br_ln34           (br               ) [ 0000000]
br_ln34           (br               ) [ 0000000]
write_ln34        (write            ) [ 0000000]
br_ln34           (br               ) [ 0000000]
write_ln34        (write            ) [ 0000000]
br_ln34           (br               ) [ 0000000]
br_ln34           (br               ) [ 0000000]
empty_4           (specregionend    ) [ 0000000]
br_ln28           (br               ) [ 0011111]
mul_ln32          (mul              ) [ 0000001]
specloopname_ln31 (specloopname     ) [ 0000000]
sum               (add              ) [ 0011111]
br_ln31           (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat_a_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_a_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mat_a_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_a_0_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mat_a_1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_a_1_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mat_a_1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_a_1_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mat_b_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_b_0_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mat_b_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_b_0_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mat_b_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_b_1_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mat_b_1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_b_1_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mat_c_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_c_0_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mat_c_0_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_c_0_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mat_c_1_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_c_1_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mat_c_1_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_c_1_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mult_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="mat_a_1_1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_a_1_1_read/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="mat_a_1_0_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_a_1_0_read/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mat_b_1_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_b_1_1_read/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="mat_b_1_0_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_b_1_0_read/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mat_b_0_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_b_0_1_read/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mat_b_0_0_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_b_0_0_read/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mat_a_0_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_a_0_1_read/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="mat_a_0_0_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_a_0_0_read/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln34_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln34_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln34_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln34_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="r_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="r_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="2" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="c_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="1"/>
<pin id="147" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="c_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="2" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="sum_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="sum_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="p_0_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="1"/>
<pin id="174" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_0_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="2" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln26_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="2" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="r_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln32_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln28_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="2" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="c_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln32_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_1/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln32_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln32_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln31_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln32_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_2/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln32_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln32_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="1"/>
<pin id="256" dir="0" index="2" bw="32" slack="1"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln32_4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="2"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_4/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln32_5_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="0" index="2" bw="32" slack="1"/>
<pin id="270" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_5/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="mul_ln32_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sum_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="0" index="1" bw="32" slack="2"/>
<pin id="279" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="284" class="1005" name="r_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="289" class="1005" name="trunc_ln32_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="2"/>
<pin id="291" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="297" class="1005" name="c_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="302" class="1005" name="mat_a_1_1_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_a_1_1_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="mat_a_1_0_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_a_1_0_read "/>
</bind>
</comp>

<comp id="312" class="1005" name="trunc_ln32_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln32_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="mat_a_0_1_read_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_a_0_1_read "/>
</bind>
</comp>

<comp id="321" class="1005" name="mat_a_0_0_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_a_0_0_read "/>
</bind>
</comp>

<comp id="326" class="1005" name="select_ln32_2_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="select_ln32_3_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="p_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="344" class="1005" name="select_ln32_4_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_4 "/>
</bind>
</comp>

<comp id="349" class="1005" name="select_ln32_5_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_5 "/>
</bind>
</comp>

<comp id="354" class="1005" name="mul_ln32_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln32 "/>
</bind>
</comp>

<comp id="359" class="1005" name="sum_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="48" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="48" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="48" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="54" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="168"><net_src comp="160" pin="4"/><net_sink comp="113" pin=2"/></net>

<net id="169"><net_src comp="160" pin="4"/><net_sink comp="120" pin=2"/></net>

<net id="170"><net_src comp="160" pin="4"/><net_sink comp="127" pin=2"/></net>

<net id="171"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="138" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="138" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="138" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="149" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="149" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="149" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="70" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="76" pin="2"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="211" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="82" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="88" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="176" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="176" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="176" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="243" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="247" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="243" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="280"><net_src comp="156" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="189" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="292"><net_src comp="195" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="300"><net_src comp="205" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="305"><net_src comp="58" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="310"><net_src comp="64" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="315"><net_src comp="211" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="94" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="324"><net_src comp="100" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="329"><net_src comp="215" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="334"><net_src comp="223" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="342"><net_src comp="237" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="347"><net_src comp="259" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="352"><net_src comp="266" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="357"><net_src comp="272" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="362"><net_src comp="276" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="160" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mat_c_0_0 | {4 }
	Port: mat_c_0_1 | {4 }
	Port: mat_c_1_0 | {4 }
	Port: mat_c_1_1 | {4 }
 - Input state : 
	Port: matrix_mult : mat_a_0_0 | {3 }
	Port: matrix_mult : mat_a_0_1 | {3 }
	Port: matrix_mult : mat_a_1_0 | {3 }
	Port: matrix_mult : mat_a_1_1 | {3 }
	Port: matrix_mult : mat_b_0_0 | {3 }
	Port: matrix_mult : mat_b_0_1 | {3 }
	Port: matrix_mult : mat_b_1_0 | {3 }
	Port: matrix_mult : mat_b_1_1 | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln26 : 1
		r : 1
		br_ln26 : 2
		trunc_ln32 : 1
	State 3
		icmp_ln28 : 1
		c : 1
		br_ln28 : 2
		trunc_ln32_1 : 1
		select_ln32_2 : 2
		select_ln32_3 : 2
	State 4
		icmp_ln31 : 1
		p : 1
		br_ln31 : 2
		trunc_ln32_2 : 1
		select_ln32 : 2
		select_ln32_1 : 2
		select_ln32_4 : 3
		select_ln32_5 : 2
		write_ln34 : 1
		write_ln34 : 1
		write_ln34 : 1
		write_ln34 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |    select_ln32_2_fu_215    |    0    |    0    |    32   |
|          |    select_ln32_3_fu_223    |    0    |    0    |    32   |
|  select  |     select_ln32_fu_247     |    0    |    0    |    32   |
|          |    select_ln32_1_fu_253    |    0    |    0    |    32   |
|          |    select_ln32_4_fu_259    |    0    |    0    |    32   |
|          |    select_ln32_5_fu_266    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |          r_fu_189          |    0    |    0    |    10   |
|    add   |          c_fu_205          |    0    |    0    |    10   |
|          |          p_fu_237          |    0    |    0    |    10   |
|          |         sum_fu_276         |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln26_fu_183      |    0    |    0    |    8    |
|   icmp   |      icmp_ln28_fu_199      |    0    |    0    |    8    |
|          |      icmp_ln31_fu_231      |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|    mul   |       mul_ln32_fu_272      |    3    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|          |  mat_a_1_1_read_read_fu_58 |    0    |    0    |    0    |
|          |  mat_a_1_0_read_read_fu_64 |    0    |    0    |    0    |
|          |  mat_b_1_1_read_read_fu_70 |    0    |    0    |    0    |
|   read   |  mat_b_1_0_read_read_fu_76 |    0    |    0    |    0    |
|          |  mat_b_0_1_read_read_fu_82 |    0    |    0    |    0    |
|          |  mat_b_0_0_read_read_fu_88 |    0    |    0    |    0    |
|          |  mat_a_0_1_read_read_fu_94 |    0    |    0    |    0    |
|          | mat_a_0_0_read_read_fu_100 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   write_ln34_write_fu_106  |    0    |    0    |    0    |
|   write  |   write_ln34_write_fu_113  |    0    |    0    |    0    |
|          |   write_ln34_write_fu_120  |    0    |    0    |    0    |
|          |   write_ln34_write_fu_127  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln32_fu_195     |    0    |    0    |    0    |
|   trunc  |     trunc_ln32_1_fu_211    |    0    |    0    |    0    |
|          |     trunc_ln32_2_fu_243    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |    0    |   306   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      c_0_reg_145     |    2   |
|       c_reg_297      |    2   |
|mat_a_0_0_read_reg_321|   32   |
|mat_a_0_1_read_reg_316|   32   |
|mat_a_1_0_read_reg_307|   32   |
|mat_a_1_1_read_reg_302|   32   |
|   mul_ln32_reg_354   |   32   |
|      p_0_reg_172     |    2   |
|       p_reg_339      |    2   |
|      r_0_reg_134     |    2   |
|       r_reg_284      |    2   |
| select_ln32_2_reg_326|   32   |
| select_ln32_3_reg_331|   32   |
| select_ln32_4_reg_344|   32   |
| select_ln32_5_reg_349|   32   |
|     sum_0_reg_156    |   32   |
|      sum_reg_359     |   32   |
| trunc_ln32_1_reg_312 |    1   |
|  trunc_ln32_reg_289  |    1   |
+----------------------+--------+
|         Total        |   366  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| sum_0_reg_156 |  p0  |   2  |  32  |   64   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   64   ||  1.664  ||    9    |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   306  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   366  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   366  |   315  |
+-----------+--------+--------+--------+--------+
