# ******************************************************************************

# iCEcube Static Timer

# Version:            2014.12.27052

# Build Date:         Dec  8 2014 15:01:54

# File Generated:     Jun 17 2015 18:20:55

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: HSync
			6.2.2::Path details for port: HSyncDebug
			6.2.3::Path details for port: Pixel
			6.2.4::Path details for port: PixelDebug
			6.2.5::Path details for port: VSync
			6.2.6::Path details for port: VSyncDebug
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: HSync
			6.5.2::Path details for port: HSyncDebug
			6.5.3::Path details for port: Pixel
			6.5.4::Path details for port: PixelDebug
			6.5.5::Path details for port: VSync
			6.5.6::Path details for port: VSyncDebug
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE    | Frequency: 53.85 MHz  | Target: 143.90 MHz  | 
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL  | N/A                   | Target: 143.90 MHz  | 
Clock: SimpleVGA|Clock12MHz              | N/A                   | Target: 34.36 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                    Capture Clock                   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------  ------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock50MHz.PLL_inst/PLLOUTCORE  Clock50MHz.PLL_inst/PLLOUTCORE  6949.25          -11622      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase             
----------  ----------  ------------  --------------------------------  
HSync       Clock12MHz  14100         Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14395         Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  13988         Clock50MHz.PLL_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  15348         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSync       Clock12MHz  13988         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  15285         Clock50MHz.PLL_inst/PLLOUTCORE:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase             
----------  ----------  --------------------  --------------------------------  
HSync       Clock12MHz  13653                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  13961                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  13568                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  14880                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSync       Clock12MHz  13568                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  14789                 Clock50MHz.PLL_inst/PLLOUTCORE:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
************************************************************
Clock: Clock50MHz.PLL_inst/PLLOUTCORE
Frequency: 53.85 MHz | Target: 143.90 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamY_2_LC_7_4_1/lcout
Path End         : Pixel_1_LC_9_5_4/in2
Capture Clock    : Pixel_1_LC_9_5_4/clk
Setup Constraint : 6949p
Path slack       : -11622p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)    6949
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         8042
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    14620

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         8042
+ Clock To Q                                                       540
+ Data Path Delay                                                17660
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    26242
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__196/I                                                              Odrv4                                   0              1127  RISE       1
I__196/O                                                              Odrv4                                 351              1478  RISE       1
I__197/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__197/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__198/I                                                              LocalMux                                0              1765  RISE       1
I__198/O                                                              LocalMux                              330              2095  RISE       1
I__199/I                                                              IoInMux                                 0              2095  RISE       1
I__199/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__200/I                                                              Odrv12                                  0              4978  RISE       1
I__200/O                                                              Odrv12                                491              5469  RISE       1
I__201/I                                                              Sp12to4                                 0              5469  RISE       1
I__201/O                                                              Sp12to4                               428              5896  RISE       1
I__202/I                                                              Span4Mux_h                              0              5896  RISE       1
I__202/O                                                              Span4Mux_h                            302              6198  RISE       1
I__203/I                                                              Span4Mux_s1_h                           0              6198  RISE       1
I__203/O                                                              Span4Mux_s1_h                         175              6373  RISE       1
I__204/I                                                              LocalMux                                0              6373  RISE       1
I__204/O                                                              LocalMux                              330              6703  RISE       1
I__205/I                                                              IoInMux                                 0              6703  RISE       1
I__205/O                                                              IoInMux                               259              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7580  RISE      24
I__794/I                                                              gio2CtrlBuf                             0              7580  RISE       1
I__794/O                                                              gio2CtrlBuf                             0              7580  RISE       1
I__795/I                                                              GlobalMux                               0              7580  RISE       1
I__795/O                                                              GlobalMux                             154              7734  RISE       1
I__802/I                                                              ClkMux                                  0              7734  RISE       1
I__802/O                                                              ClkMux                                309              8042  RISE       1
beamY_2_LC_7_4_1/clk                                                  LogicCell40_SEQ_MODE_1000               0              8042  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamY_2_LC_7_4_1/lcout                                                         LogicCell40_SEQ_MODE_1000    540              8582  -11622  RISE       7
I__456/I                                                                       LocalMux                       0              8582  -11622  RISE       1
I__456/O                                                                       LocalMux                     330              8912  -11622  RISE       1
I__461/I                                                                       InMux                          0              8912  -11622  RISE       1
I__461/O                                                                       InMux                        259              9172  -11622  RISE       1
I__468/I                                                                       CascadeMux                     0              9172  -11622  RISE       1
I__468/O                                                                       CascadeMux                     0              9172  -11622  RISE       1
un5_visibley_cry_2_c_LC_8_3_0/in2                                              LogicCell40_SEQ_MODE_0000      0              9172  -11622  RISE       1
un5_visibley_cry_2_c_LC_8_3_0/carryout                                         LogicCell40_SEQ_MODE_0000    231              9403  -11622  RISE       2
un5_visibley_cry_2_c_RNIN5VB_LC_8_3_1/carryin                                  LogicCell40_SEQ_MODE_0000      0              9403  -11622  RISE       1
un5_visibley_cry_2_c_RNIN5VB_LC_8_3_1/carryout                                 LogicCell40_SEQ_MODE_0000    126              9529  -11622  RISE       2
un5_visibley_cry_3_c_RNIP80C_LC_8_3_2/carryin                                  LogicCell40_SEQ_MODE_0000      0              9529  -11622  RISE       1
un5_visibley_cry_3_c_RNIP80C_LC_8_3_2/carryout                                 LogicCell40_SEQ_MODE_0000    126              9656  -11622  RISE       2
un5_visibley_cry_4_c_RNIRB1C_LC_8_3_3/carryin                                  LogicCell40_SEQ_MODE_0000      0              9656  -11622  RISE       1
un5_visibley_cry_4_c_RNIRB1C_LC_8_3_3/carryout                                 LogicCell40_SEQ_MODE_0000    126              9782  -11622  RISE       2
un5_visibley_cry_5_c_RNITE2C_LC_8_3_4/carryin                                  LogicCell40_SEQ_MODE_0000      0              9782  -11622  RISE       1
un5_visibley_cry_5_c_RNITE2C_LC_8_3_4/carryout                                 LogicCell40_SEQ_MODE_0000    126              9908  -11622  RISE       2
un5_visibley_cry_6_c_RNIVH3C_LC_8_3_5/carryin                                  LogicCell40_SEQ_MODE_0000      0              9908  -11622  RISE       1
un5_visibley_cry_6_c_RNIVH3C_LC_8_3_5/carryout                                 LogicCell40_SEQ_MODE_0000    126             10034  -11622  RISE       2
un5_visibley_cry_7_c_RNI1L4C_LC_8_3_6/carryin                                  LogicCell40_SEQ_MODE_0000      0             10034  -11622  RISE       1
un5_visibley_cry_7_c_RNI1L4C_LC_8_3_6/carryout                                 LogicCell40_SEQ_MODE_0000    126             10161  -11622  RISE       1
I__347/I                                                                       InMux                          0             10161  -11622  RISE       1
I__347/O                                                                       InMux                        259             10420  -11622  RISE       1
un5_visibley_cry_8_c_RNI3O5C_LC_8_3_7/in3                                      LogicCell40_SEQ_MODE_0000      0             10420  -11622  RISE       1
un5_visibley_cry_8_c_RNI3O5C_LC_8_3_7/lcout                                    LogicCell40_SEQ_MODE_0000    316             10736  -11622  RISE       2
I__343/I                                                                       LocalMux                       0             10736  -11622  RISE       1
I__343/O                                                                       LocalMux                     330             11065  -11622  RISE       1
I__344/I                                                                       InMux                          0             11065  -11622  RISE       1
I__344/O                                                                       InMux                        259             11325  -11622  RISE       1
un5_visibley_cry_8_c_RNI3O5C_0_LC_7_2_5/in3                                    LogicCell40_SEQ_MODE_0000      0             11325  -11622  RISE       1
un5_visibley_cry_8_c_RNI3O5C_0_LC_7_2_5/lcout                                  LogicCell40_SEQ_MODE_0000    316             11640  -11622  RISE       1
I__217/I                                                                       LocalMux                       0             11640  -11622  RISE       1
I__217/O                                                                       LocalMux                     330             11970  -11622  RISE       1
I__218/I                                                                       InMux                          0             11970  -11622  RISE       1
I__218/O                                                                       InMux                        259             12229  -11622  RISE       1
I__219/I                                                                       CascadeMux                     0             12229  -11622  RISE       1
I__219/O                                                                       CascadeMux                     0             12229  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_RNISKOM_LC_7_2_1/in2         LogicCell40_SEQ_MODE_0000      0             12229  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_RNISKOM_LC_7_2_1/carryout    LogicCell40_SEQ_MODE_0000    231             12461  -11622  RISE       2
un1_beamY_if_generate_plus_mult1_un33_sum_cry_3_c_RNITMPM_LC_7_2_2/carryin     LogicCell40_SEQ_MODE_0000      0             12461  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_3_c_RNITMPM_LC_7_2_2/carryout    LogicCell40_SEQ_MODE_0000    126             12587  -11622  RISE       1
I__223/I                                                                       InMux                          0             12587  -11622  RISE       1
I__223/O                                                                       InMux                        259             12847  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_7_2_3/in3       LogicCell40_SEQ_MODE_0000      0             12847  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_7_2_3/ltout     LogicCell40_SEQ_MODE_0000    274             13120  -11622  FALL       1
I__220/I                                                                       CascadeMux                     0             13120  -11622  FALL       1
I__220/O                                                                       CascadeMux                     0             13120  -11622  FALL       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_7_2_4/in2             LogicCell40_SEQ_MODE_0000      0             13120  -11622  FALL       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_7_2_4/lcout           LogicCell40_SEQ_MODE_0000    379             13499  -11622  RISE       3
I__304/I                                                                       LocalMux                       0             13499  -11622  RISE       1
I__304/O                                                                       LocalMux                     330             13829  -11622  RISE       1
I__307/I                                                                       InMux                          0             13829  -11622  RISE       1
I__307/O                                                                       InMux                        259             14088  -11622  RISE       1
I__310/I                                                                       CascadeMux                     0             14088  -11622  RISE       1
I__310/O                                                                       CascadeMux                     0             14088  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_7_1_4/in2       LogicCell40_SEQ_MODE_0000      0             14088  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_7_1_4/carryout  LogicCell40_SEQ_MODE_0000    231             14319  -11622  RISE       1
I__210/I                                                                       InMux                          0             14319  -11622  RISE       1
I__210/O                                                                       InMux                        259             14579  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_RNIMEJB_LC_7_1_5/in3         LogicCell40_SEQ_MODE_0000      0             14579  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_RNIMEJB_LC_7_1_5/lcout       LogicCell40_SEQ_MODE_0000    316             14895  -11622  RISE       4
I__296/I                                                                       LocalMux                       0             14895  -11622  RISE       1
I__296/O                                                                       LocalMux                     330             15224  -11622  RISE       1
I__297/I                                                                       InMux                          0             15224  -11622  RISE       1
I__297/O                                                                       InMux                        259             15484  -11622  RISE       1
I__301/I                                                                       CascadeMux                     0             15484  -11622  RISE       1
I__301/O                                                                       CascadeMux                     0             15484  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_sbtinv_RNI0B7H_LC_8_1_1/in2          LogicCell40_SEQ_MODE_0000      0             15484  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_sbtinv_RNI0B7H_LC_8_1_1/carryout     LogicCell40_SEQ_MODE_0000    231             15715  -11622  RISE       2
un1_beamY_if_generate_plus_mult1_un47_sum_cry_3_c_RNID5UR_LC_8_1_2/carryin     LogicCell40_SEQ_MODE_0000      0             15715  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_3_c_RNID5UR_LC_8_1_2/carryout    LogicCell40_SEQ_MODE_0000    126             15841  -11622  RISE       2
un1_beamY_if_generate_plus_mult1_un47_sum_cry_4_c_RNIA9K61_LC_8_1_3/carryin    LogicCell40_SEQ_MODE_0000      0             15841  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_4_c_RNIA9K61_LC_8_1_3/carryout   LogicCell40_SEQ_MODE_0000    126             15968  -11622  RISE       2
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNIVBNM1_LC_8_1_4/carryin    LogicCell40_SEQ_MODE_0000      0             15968  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNIVBNM1_LC_8_1_4/carryout   LogicCell40_SEQ_MODE_0000    126             16094  -11622  RISE       1
I__295/I                                                                       InMux                          0             16094  -11622  RISE       1
I__295/O                                                                       InMux                        259             16353  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_6_c_RNIISVF_LC_8_1_5/in3         LogicCell40_SEQ_MODE_0000      0             16353  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_6_c_RNIISVF_LC_8_1_5/lcout       LogicCell40_SEQ_MODE_0000    316             16669  -11622  RISE       4
I__541/I                                                                       LocalMux                       0             16669  -11622  RISE       1
I__541/O                                                                       LocalMux                     330             16999  -11622  RISE       1
I__543/I                                                                       InMux                          0             16999  -11622  RISE       1
I__543/O                                                                       InMux                        259             17258  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNIVBNM1_LC_8_1_4/in0        LogicCell40_SEQ_MODE_0000      0             17258  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNIVBNM1_LC_8_1_4/lcout      LogicCell40_SEQ_MODE_0000    449             17707  -11622  RISE       1
I__693/I                                                                       LocalMux                       0             17707  -11622  RISE       1
I__693/O                                                                       LocalMux                     330             18037  -11622  RISE       1
I__694/I                                                                       InMux                          0             18037  -11622  RISE       1
I__694/O                                                                       InMux                        259             18296  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_6_c_RNIVMD02_LC_9_1_5/in1        LogicCell40_SEQ_MODE_0000      0             18296  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_6_c_RNIVMD02_LC_9_1_5/lcout      LogicCell40_SEQ_MODE_0000    400             18696  -11622  RISE       4
I__680/I                                                                       LocalMux                       0             18696  -11622  RISE       1
I__680/O                                                                       LocalMux                     330             19026  -11622  RISE       1
I__682/I                                                                       InMux                          0             19026  -11622  RISE       1
I__682/O                                                                       InMux                        259             19285  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_5_c_RNIQ5N04_LC_9_1_4/in0        LogicCell40_SEQ_MODE_0000      0             19285  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_5_c_RNIQ5N04_LC_9_1_4/lcout      LogicCell40_SEQ_MODE_0000    449             19734  -11622  RISE       1
I__668/I                                                                       LocalMux                       0             19734  -11622  RISE       1
I__668/O                                                                       LocalMux                     330             20064  -11622  RISE       1
I__669/I                                                                       InMux                          0             20064  -11622  RISE       1
I__669/O                                                                       InMux                        259             20323  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_6_c_RNIOPKG4_LC_9_2_5/in1        LogicCell40_SEQ_MODE_0000      0             20323  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_6_c_RNIOPKG4_LC_9_2_5/lcout      LogicCell40_SEQ_MODE_0000    400             20723  -11622  RISE       4
I__713/I                                                                       LocalMux                       0             20723  -11622  RISE       1
I__713/O                                                                       LocalMux                     330             21052  -11622  RISE       1
I__715/I                                                                       InMux                          0             21052  -11622  RISE       1
I__715/O                                                                       InMux                        259             21312  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_5_c_RNIHBHM8_LC_9_2_4/in0        LogicCell40_SEQ_MODE_0000      0             21312  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_5_c_RNIHBHM8_LC_9_2_4/lcout      LogicCell40_SEQ_MODE_0000    449             21761  -11622  RISE       1
I__701/I                                                                       LocalMux                       0             21761  -11622  RISE       1
I__701/O                                                                       LocalMux                     330             22090  -11622  RISE       1
I__702/I                                                                       InMux                          0             22090  -11622  RISE       1
I__702/O                                                                       InMux                        259             22350  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un68_sum_cry_6_c_RNIMJVO8_LC_9_3_5/in1        LogicCell40_SEQ_MODE_0000      0             22350  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un68_sum_cry_6_c_RNIMJVO8_LC_9_3_5/lcout      LogicCell40_SEQ_MODE_0000    400             22750  -11622  RISE       5
I__742/I                                                                       LocalMux                       0             22750  -11622  RISE       1
I__742/O                                                                       LocalMux                     330             23079  -11622  RISE       1
I__744/I                                                                       InMux                          0             23079  -11622  RISE       1
I__744/O                                                                       InMux                        259             23339  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_9_4_4/in3             LogicCell40_SEQ_MODE_0000      0             23339  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_9_4_4/lcout           LogicCell40_SEQ_MODE_0000    316             23654  -11622  RISE       1
I__739/I                                                                       LocalMux                       0             23654  -11622  RISE       1
I__739/O                                                                       LocalMux                     330             23984  -11622  RISE       1
I__740/I                                                                       InMux                          0             23984  -11622  RISE       1
I__740/O                                                                       InMux                        259             24244  -11622  RISE       1
I__741/I                                                                       CascadeMux                     0             24244  -11622  RISE       1
I__741/O                                                                       CascadeMux                     0             24244  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_9_4_4/in2             LogicCell40_SEQ_MODE_0000      0             24244  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_9_4_4/carryout        LogicCell40_SEQ_MODE_0000    231             24475  -11622  RISE       1
I__736/I                                                                       InMux                          0             24475  -11622  RISE       1
I__736/O                                                                       InMux                        259             24734  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_RNIVNQFH_LC_9_4_5/in3        LogicCell40_SEQ_MODE_0000      0             24734  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_RNIVNQFH_LC_9_4_5/ltout      LogicCell40_SEQ_MODE_0000    274             25008  -11622  FALL       1
I__733/I                                                                       CascadeMux                     0             25008  -11622  FALL       1
I__733/O                                                                       CascadeMux                     0             25008  -11622  FALL       1
Pixel_1_RNO_11_LC_9_4_6/in2                                                    LogicCell40_SEQ_MODE_0000      0             25008  -11622  FALL       1
Pixel_1_RNO_11_LC_9_4_6/lcout                                                  LogicCell40_SEQ_MODE_0000    379             25387  -11622  RISE       1
I__816/I                                                                       LocalMux                       0             25387  -11622  RISE       1
I__816/O                                                                       LocalMux                     330             25716  -11622  RISE       1
I__817/I                                                                       InMux                          0             25716  -11622  RISE       1
I__817/O                                                                       InMux                        259             25976  -11622  RISE       1
Pixel_1_RNO_3_LC_9_5_3/in3                                                     LogicCell40_SEQ_MODE_0000      0             25976  -11622  RISE       1
Pixel_1_RNO_3_LC_9_5_3/ltout                                                   LogicCell40_SEQ_MODE_0000    267             26242  -11622  RISE       1
I__815/I                                                                       CascadeMux                     0             26242  -11622  RISE       1
I__815/O                                                                       CascadeMux                     0             26242  -11622  RISE       1
Pixel_1_LC_9_5_4/in2                                                           LogicCell40_SEQ_MODE_1000      0             26242  -11622  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__196/I                                                              Odrv4                                   0              1127  RISE       1
I__196/O                                                              Odrv4                                 351              1478  RISE       1
I__197/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__197/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__198/I                                                              LocalMux                                0              1765  RISE       1
I__198/O                                                              LocalMux                              330              2095  RISE       1
I__199/I                                                              IoInMux                                 0              2095  RISE       1
I__199/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__200/I                                                              Odrv12                                  0              4978  RISE       1
I__200/O                                                              Odrv12                                491              5469  RISE       1
I__201/I                                                              Sp12to4                                 0              5469  RISE       1
I__201/O                                                              Sp12to4                               428              5896  RISE       1
I__202/I                                                              Span4Mux_h                              0              5896  RISE       1
I__202/O                                                              Span4Mux_h                            302              6198  RISE       1
I__203/I                                                              Span4Mux_s1_h                           0              6198  RISE       1
I__203/O                                                              Span4Mux_s1_h                         175              6373  RISE       1
I__204/I                                                              LocalMux                                0              6373  RISE       1
I__204/O                                                              LocalMux                              330              6703  RISE       1
I__205/I                                                              IoInMux                                 0              6703  RISE       1
I__205/O                                                              IoInMux                               259              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7580  RISE      24
I__794/I                                                              gio2CtrlBuf                             0              7580  RISE       1
I__794/O                                                              gio2CtrlBuf                             0              7580  RISE       1
I__795/I                                                              GlobalMux                               0              7580  RISE       1
I__795/O                                                              GlobalMux                             154              7734  RISE       1
I__805/I                                                              ClkMux                                  0              7734  RISE       1
I__805/O                                                              ClkMux                                309              8042  RISE       1
Pixel_1_LC_9_5_4/clk                                                  LogicCell40_SEQ_MODE_1000               0              8042  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
*****************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamY_2_LC_7_4_1/lcout
Path End         : Pixel_1_LC_9_5_4/in2
Capture Clock    : Pixel_1_LC_9_5_4/clk
Setup Constraint : 6949p
Path slack       : -11622p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)    6949
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         8042
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    14620

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         8042
+ Clock To Q                                                       540
+ Data Path Delay                                                17660
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    26242
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__196/I                                                              Odrv4                                   0              1127  RISE       1
I__196/O                                                              Odrv4                                 351              1478  RISE       1
I__197/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__197/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__198/I                                                              LocalMux                                0              1765  RISE       1
I__198/O                                                              LocalMux                              330              2095  RISE       1
I__199/I                                                              IoInMux                                 0              2095  RISE       1
I__199/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__200/I                                                              Odrv12                                  0              4978  RISE       1
I__200/O                                                              Odrv12                                491              5469  RISE       1
I__201/I                                                              Sp12to4                                 0              5469  RISE       1
I__201/O                                                              Sp12to4                               428              5896  RISE       1
I__202/I                                                              Span4Mux_h                              0              5896  RISE       1
I__202/O                                                              Span4Mux_h                            302              6198  RISE       1
I__203/I                                                              Span4Mux_s1_h                           0              6198  RISE       1
I__203/O                                                              Span4Mux_s1_h                         175              6373  RISE       1
I__204/I                                                              LocalMux                                0              6373  RISE       1
I__204/O                                                              LocalMux                              330              6703  RISE       1
I__205/I                                                              IoInMux                                 0              6703  RISE       1
I__205/O                                                              IoInMux                               259              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7580  RISE      24
I__794/I                                                              gio2CtrlBuf                             0              7580  RISE       1
I__794/O                                                              gio2CtrlBuf                             0              7580  RISE       1
I__795/I                                                              GlobalMux                               0              7580  RISE       1
I__795/O                                                              GlobalMux                             154              7734  RISE       1
I__802/I                                                              ClkMux                                  0              7734  RISE       1
I__802/O                                                              ClkMux                                309              8042  RISE       1
beamY_2_LC_7_4_1/clk                                                  LogicCell40_SEQ_MODE_1000               0              8042  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamY_2_LC_7_4_1/lcout                                                         LogicCell40_SEQ_MODE_1000    540              8582  -11622  RISE       7
I__456/I                                                                       LocalMux                       0              8582  -11622  RISE       1
I__456/O                                                                       LocalMux                     330              8912  -11622  RISE       1
I__461/I                                                                       InMux                          0              8912  -11622  RISE       1
I__461/O                                                                       InMux                        259              9172  -11622  RISE       1
I__468/I                                                                       CascadeMux                     0              9172  -11622  RISE       1
I__468/O                                                                       CascadeMux                     0              9172  -11622  RISE       1
un5_visibley_cry_2_c_LC_8_3_0/in2                                              LogicCell40_SEQ_MODE_0000      0              9172  -11622  RISE       1
un5_visibley_cry_2_c_LC_8_3_0/carryout                                         LogicCell40_SEQ_MODE_0000    231              9403  -11622  RISE       2
un5_visibley_cry_2_c_RNIN5VB_LC_8_3_1/carryin                                  LogicCell40_SEQ_MODE_0000      0              9403  -11622  RISE       1
un5_visibley_cry_2_c_RNIN5VB_LC_8_3_1/carryout                                 LogicCell40_SEQ_MODE_0000    126              9529  -11622  RISE       2
un5_visibley_cry_3_c_RNIP80C_LC_8_3_2/carryin                                  LogicCell40_SEQ_MODE_0000      0              9529  -11622  RISE       1
un5_visibley_cry_3_c_RNIP80C_LC_8_3_2/carryout                                 LogicCell40_SEQ_MODE_0000    126              9656  -11622  RISE       2
un5_visibley_cry_4_c_RNIRB1C_LC_8_3_3/carryin                                  LogicCell40_SEQ_MODE_0000      0              9656  -11622  RISE       1
un5_visibley_cry_4_c_RNIRB1C_LC_8_3_3/carryout                                 LogicCell40_SEQ_MODE_0000    126              9782  -11622  RISE       2
un5_visibley_cry_5_c_RNITE2C_LC_8_3_4/carryin                                  LogicCell40_SEQ_MODE_0000      0              9782  -11622  RISE       1
un5_visibley_cry_5_c_RNITE2C_LC_8_3_4/carryout                                 LogicCell40_SEQ_MODE_0000    126              9908  -11622  RISE       2
un5_visibley_cry_6_c_RNIVH3C_LC_8_3_5/carryin                                  LogicCell40_SEQ_MODE_0000      0              9908  -11622  RISE       1
un5_visibley_cry_6_c_RNIVH3C_LC_8_3_5/carryout                                 LogicCell40_SEQ_MODE_0000    126             10034  -11622  RISE       2
un5_visibley_cry_7_c_RNI1L4C_LC_8_3_6/carryin                                  LogicCell40_SEQ_MODE_0000      0             10034  -11622  RISE       1
un5_visibley_cry_7_c_RNI1L4C_LC_8_3_6/carryout                                 LogicCell40_SEQ_MODE_0000    126             10161  -11622  RISE       1
I__347/I                                                                       InMux                          0             10161  -11622  RISE       1
I__347/O                                                                       InMux                        259             10420  -11622  RISE       1
un5_visibley_cry_8_c_RNI3O5C_LC_8_3_7/in3                                      LogicCell40_SEQ_MODE_0000      0             10420  -11622  RISE       1
un5_visibley_cry_8_c_RNI3O5C_LC_8_3_7/lcout                                    LogicCell40_SEQ_MODE_0000    316             10736  -11622  RISE       2
I__343/I                                                                       LocalMux                       0             10736  -11622  RISE       1
I__343/O                                                                       LocalMux                     330             11065  -11622  RISE       1
I__344/I                                                                       InMux                          0             11065  -11622  RISE       1
I__344/O                                                                       InMux                        259             11325  -11622  RISE       1
un5_visibley_cry_8_c_RNI3O5C_0_LC_7_2_5/in3                                    LogicCell40_SEQ_MODE_0000      0             11325  -11622  RISE       1
un5_visibley_cry_8_c_RNI3O5C_0_LC_7_2_5/lcout                                  LogicCell40_SEQ_MODE_0000    316             11640  -11622  RISE       1
I__217/I                                                                       LocalMux                       0             11640  -11622  RISE       1
I__217/O                                                                       LocalMux                     330             11970  -11622  RISE       1
I__218/I                                                                       InMux                          0             11970  -11622  RISE       1
I__218/O                                                                       InMux                        259             12229  -11622  RISE       1
I__219/I                                                                       CascadeMux                     0             12229  -11622  RISE       1
I__219/O                                                                       CascadeMux                     0             12229  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_RNISKOM_LC_7_2_1/in2         LogicCell40_SEQ_MODE_0000      0             12229  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_RNISKOM_LC_7_2_1/carryout    LogicCell40_SEQ_MODE_0000    231             12461  -11622  RISE       2
un1_beamY_if_generate_plus_mult1_un33_sum_cry_3_c_RNITMPM_LC_7_2_2/carryin     LogicCell40_SEQ_MODE_0000      0             12461  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_3_c_RNITMPM_LC_7_2_2/carryout    LogicCell40_SEQ_MODE_0000    126             12587  -11622  RISE       1
I__223/I                                                                       InMux                          0             12587  -11622  RISE       1
I__223/O                                                                       InMux                        259             12847  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_7_2_3/in3       LogicCell40_SEQ_MODE_0000      0             12847  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_7_2_3/ltout     LogicCell40_SEQ_MODE_0000    274             13120  -11622  FALL       1
I__220/I                                                                       CascadeMux                     0             13120  -11622  FALL       1
I__220/O                                                                       CascadeMux                     0             13120  -11622  FALL       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_7_2_4/in2             LogicCell40_SEQ_MODE_0000      0             13120  -11622  FALL       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_7_2_4/lcout           LogicCell40_SEQ_MODE_0000    379             13499  -11622  RISE       3
I__304/I                                                                       LocalMux                       0             13499  -11622  RISE       1
I__304/O                                                                       LocalMux                     330             13829  -11622  RISE       1
I__307/I                                                                       InMux                          0             13829  -11622  RISE       1
I__307/O                                                                       InMux                        259             14088  -11622  RISE       1
I__310/I                                                                       CascadeMux                     0             14088  -11622  RISE       1
I__310/O                                                                       CascadeMux                     0             14088  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_7_1_4/in2       LogicCell40_SEQ_MODE_0000      0             14088  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_7_1_4/carryout  LogicCell40_SEQ_MODE_0000    231             14319  -11622  RISE       1
I__210/I                                                                       InMux                          0             14319  -11622  RISE       1
I__210/O                                                                       InMux                        259             14579  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_RNIMEJB_LC_7_1_5/in3         LogicCell40_SEQ_MODE_0000      0             14579  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_RNIMEJB_LC_7_1_5/lcout       LogicCell40_SEQ_MODE_0000    316             14895  -11622  RISE       4
I__296/I                                                                       LocalMux                       0             14895  -11622  RISE       1
I__296/O                                                                       LocalMux                     330             15224  -11622  RISE       1
I__297/I                                                                       InMux                          0             15224  -11622  RISE       1
I__297/O                                                                       InMux                        259             15484  -11622  RISE       1
I__301/I                                                                       CascadeMux                     0             15484  -11622  RISE       1
I__301/O                                                                       CascadeMux                     0             15484  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_sbtinv_RNI0B7H_LC_8_1_1/in2          LogicCell40_SEQ_MODE_0000      0             15484  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_sbtinv_RNI0B7H_LC_8_1_1/carryout     LogicCell40_SEQ_MODE_0000    231             15715  -11622  RISE       2
un1_beamY_if_generate_plus_mult1_un47_sum_cry_3_c_RNID5UR_LC_8_1_2/carryin     LogicCell40_SEQ_MODE_0000      0             15715  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_3_c_RNID5UR_LC_8_1_2/carryout    LogicCell40_SEQ_MODE_0000    126             15841  -11622  RISE       2
un1_beamY_if_generate_plus_mult1_un47_sum_cry_4_c_RNIA9K61_LC_8_1_3/carryin    LogicCell40_SEQ_MODE_0000      0             15841  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_4_c_RNIA9K61_LC_8_1_3/carryout   LogicCell40_SEQ_MODE_0000    126             15968  -11622  RISE       2
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNIVBNM1_LC_8_1_4/carryin    LogicCell40_SEQ_MODE_0000      0             15968  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNIVBNM1_LC_8_1_4/carryout   LogicCell40_SEQ_MODE_0000    126             16094  -11622  RISE       1
I__295/I                                                                       InMux                          0             16094  -11622  RISE       1
I__295/O                                                                       InMux                        259             16353  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_6_c_RNIISVF_LC_8_1_5/in3         LogicCell40_SEQ_MODE_0000      0             16353  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_6_c_RNIISVF_LC_8_1_5/lcout       LogicCell40_SEQ_MODE_0000    316             16669  -11622  RISE       4
I__541/I                                                                       LocalMux                       0             16669  -11622  RISE       1
I__541/O                                                                       LocalMux                     330             16999  -11622  RISE       1
I__543/I                                                                       InMux                          0             16999  -11622  RISE       1
I__543/O                                                                       InMux                        259             17258  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNIVBNM1_LC_8_1_4/in0        LogicCell40_SEQ_MODE_0000      0             17258  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNIVBNM1_LC_8_1_4/lcout      LogicCell40_SEQ_MODE_0000    449             17707  -11622  RISE       1
I__693/I                                                                       LocalMux                       0             17707  -11622  RISE       1
I__693/O                                                                       LocalMux                     330             18037  -11622  RISE       1
I__694/I                                                                       InMux                          0             18037  -11622  RISE       1
I__694/O                                                                       InMux                        259             18296  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_6_c_RNIVMD02_LC_9_1_5/in1        LogicCell40_SEQ_MODE_0000      0             18296  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_6_c_RNIVMD02_LC_9_1_5/lcout      LogicCell40_SEQ_MODE_0000    400             18696  -11622  RISE       4
I__680/I                                                                       LocalMux                       0             18696  -11622  RISE       1
I__680/O                                                                       LocalMux                     330             19026  -11622  RISE       1
I__682/I                                                                       InMux                          0             19026  -11622  RISE       1
I__682/O                                                                       InMux                        259             19285  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_5_c_RNIQ5N04_LC_9_1_4/in0        LogicCell40_SEQ_MODE_0000      0             19285  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_5_c_RNIQ5N04_LC_9_1_4/lcout      LogicCell40_SEQ_MODE_0000    449             19734  -11622  RISE       1
I__668/I                                                                       LocalMux                       0             19734  -11622  RISE       1
I__668/O                                                                       LocalMux                     330             20064  -11622  RISE       1
I__669/I                                                                       InMux                          0             20064  -11622  RISE       1
I__669/O                                                                       InMux                        259             20323  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_6_c_RNIOPKG4_LC_9_2_5/in1        LogicCell40_SEQ_MODE_0000      0             20323  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_6_c_RNIOPKG4_LC_9_2_5/lcout      LogicCell40_SEQ_MODE_0000    400             20723  -11622  RISE       4
I__713/I                                                                       LocalMux                       0             20723  -11622  RISE       1
I__713/O                                                                       LocalMux                     330             21052  -11622  RISE       1
I__715/I                                                                       InMux                          0             21052  -11622  RISE       1
I__715/O                                                                       InMux                        259             21312  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_5_c_RNIHBHM8_LC_9_2_4/in0        LogicCell40_SEQ_MODE_0000      0             21312  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_5_c_RNIHBHM8_LC_9_2_4/lcout      LogicCell40_SEQ_MODE_0000    449             21761  -11622  RISE       1
I__701/I                                                                       LocalMux                       0             21761  -11622  RISE       1
I__701/O                                                                       LocalMux                     330             22090  -11622  RISE       1
I__702/I                                                                       InMux                          0             22090  -11622  RISE       1
I__702/O                                                                       InMux                        259             22350  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un68_sum_cry_6_c_RNIMJVO8_LC_9_3_5/in1        LogicCell40_SEQ_MODE_0000      0             22350  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un68_sum_cry_6_c_RNIMJVO8_LC_9_3_5/lcout      LogicCell40_SEQ_MODE_0000    400             22750  -11622  RISE       5
I__742/I                                                                       LocalMux                       0             22750  -11622  RISE       1
I__742/O                                                                       LocalMux                     330             23079  -11622  RISE       1
I__744/I                                                                       InMux                          0             23079  -11622  RISE       1
I__744/O                                                                       InMux                        259             23339  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_9_4_4/in3             LogicCell40_SEQ_MODE_0000      0             23339  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_9_4_4/lcout           LogicCell40_SEQ_MODE_0000    316             23654  -11622  RISE       1
I__739/I                                                                       LocalMux                       0             23654  -11622  RISE       1
I__739/O                                                                       LocalMux                     330             23984  -11622  RISE       1
I__740/I                                                                       InMux                          0             23984  -11622  RISE       1
I__740/O                                                                       InMux                        259             24244  -11622  RISE       1
I__741/I                                                                       CascadeMux                     0             24244  -11622  RISE       1
I__741/O                                                                       CascadeMux                     0             24244  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_9_4_4/in2             LogicCell40_SEQ_MODE_0000      0             24244  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_9_4_4/carryout        LogicCell40_SEQ_MODE_0000    231             24475  -11622  RISE       1
I__736/I                                                                       InMux                          0             24475  -11622  RISE       1
I__736/O                                                                       InMux                        259             24734  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_RNIVNQFH_LC_9_4_5/in3        LogicCell40_SEQ_MODE_0000      0             24734  -11622  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_RNIVNQFH_LC_9_4_5/ltout      LogicCell40_SEQ_MODE_0000    274             25008  -11622  FALL       1
I__733/I                                                                       CascadeMux                     0             25008  -11622  FALL       1
I__733/O                                                                       CascadeMux                     0             25008  -11622  FALL       1
Pixel_1_RNO_11_LC_9_4_6/in2                                                    LogicCell40_SEQ_MODE_0000      0             25008  -11622  FALL       1
Pixel_1_RNO_11_LC_9_4_6/lcout                                                  LogicCell40_SEQ_MODE_0000    379             25387  -11622  RISE       1
I__816/I                                                                       LocalMux                       0             25387  -11622  RISE       1
I__816/O                                                                       LocalMux                     330             25716  -11622  RISE       1
I__817/I                                                                       InMux                          0             25716  -11622  RISE       1
I__817/O                                                                       InMux                        259             25976  -11622  RISE       1
Pixel_1_RNO_3_LC_9_5_3/in3                                                     LogicCell40_SEQ_MODE_0000      0             25976  -11622  RISE       1
Pixel_1_RNO_3_LC_9_5_3/ltout                                                   LogicCell40_SEQ_MODE_0000    267             26242  -11622  RISE       1
I__815/I                                                                       CascadeMux                     0             26242  -11622  RISE       1
I__815/O                                                                       CascadeMux                     0             26242  -11622  RISE       1
Pixel_1_LC_9_5_4/in2                                                           LogicCell40_SEQ_MODE_1000      0             26242  -11622  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__196/I                                                              Odrv4                                   0              1127  RISE       1
I__196/O                                                              Odrv4                                 351              1478  RISE       1
I__197/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__197/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__198/I                                                              LocalMux                                0              1765  RISE       1
I__198/O                                                              LocalMux                              330              2095  RISE       1
I__199/I                                                              IoInMux                                 0              2095  RISE       1
I__199/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__200/I                                                              Odrv12                                  0              4978  RISE       1
I__200/O                                                              Odrv12                                491              5469  RISE       1
I__201/I                                                              Sp12to4                                 0              5469  RISE       1
I__201/O                                                              Sp12to4                               428              5896  RISE       1
I__202/I                                                              Span4Mux_h                              0              5896  RISE       1
I__202/O                                                              Span4Mux_h                            302              6198  RISE       1
I__203/I                                                              Span4Mux_s1_h                           0              6198  RISE       1
I__203/O                                                              Span4Mux_s1_h                         175              6373  RISE       1
I__204/I                                                              LocalMux                                0              6373  RISE       1
I__204/O                                                              LocalMux                              330              6703  RISE       1
I__205/I                                                              IoInMux                                 0              6703  RISE       1
I__205/O                                                              IoInMux                               259              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7580  RISE      24
I__794/I                                                              gio2CtrlBuf                             0              7580  RISE       1
I__794/O                                                              gio2CtrlBuf                             0              7580  RISE       1
I__795/I                                                              GlobalMux                               0              7580  RISE       1
I__795/O                                                              GlobalMux                             154              7734  RISE       1
I__805/I                                                              ClkMux                                  0              7734  RISE       1
I__805/O                                                              ClkMux                                309              8042  RISE       1
Pixel_1_LC_9_5_4/clk                                                  LogicCell40_SEQ_MODE_1000               0              8042  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14100


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay            14100

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__196/I                                                                Odrv4                               0      1127               RISE  1       
I__196/O                                                                Odrv4                               351    1478               RISE  1       
I__197/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__197/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__198/I                                                                LocalMux                            0      1765               RISE  1       
I__198/O                                                                LocalMux                            330    2095               RISE  1       
I__199/I                                                                IoInMux                             0      2095               RISE  1       
I__199/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__200/I                                                                Odrv12                              0      4978               RISE  1       
I__200/O                                                                Odrv12                              491    5469               RISE  1       
I__201/I                                                                Sp12to4                             0      5469               RISE  1       
I__201/O                                                                Sp12to4                             428    5896               RISE  1       
I__202/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__202/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__203/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__203/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__204/I                                                                LocalMux                            0      6373               RISE  1       
I__204/O                                                                LocalMux                            330    6703               RISE  1       
I__205/I                                                                IoInMux                             0      6703               RISE  1       
I__205/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__794/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__794/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__795/I                                                                GlobalMux                           0      7580               RISE  1       
I__795/O                                                                GlobalMux                           154    7734               RISE  1       
I__799/I                                                                ClkMux                              0      7734               RISE  1       
I__799/O                                                                ClkMux                              309    8042               RISE  1       
HSync_1_LC_8_7_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_8_7_4/lcout           LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__607/I                         Odrv4                      0      8582               RISE  1       
I__607/O                         Odrv4                      351    8933               RISE  1       
I__609/I                         Span4Mux_s2_v              0      8933               RISE  1       
I__609/O                         Span4Mux_s2_v              252    9186               RISE  1       
I__611/I                         LocalMux                   0      9186               RISE  1       
I__611/O                         LocalMux                   330    9515               RISE  1       
I__613/I                         IoInMux                    0      9515               RISE  1       
I__613/O                         IoInMux                    259    9775               RISE  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9775               RISE  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12012              FALL  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      12012              FALL  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14100              FALL  1       
HSync                            SimpleVGA                  0      14100              FALL  1       

6.2.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14395


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5813
---------------------------- ------
Clock To Out Delay            14395

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__196/I                                                                Odrv4                               0      1127               RISE  1       
I__196/O                                                                Odrv4                               351    1478               RISE  1       
I__197/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__197/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__198/I                                                                LocalMux                            0      1765               RISE  1       
I__198/O                                                                LocalMux                            330    2095               RISE  1       
I__199/I                                                                IoInMux                             0      2095               RISE  1       
I__199/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__200/I                                                                Odrv12                              0      4978               RISE  1       
I__200/O                                                                Odrv12                              491    5469               RISE  1       
I__201/I                                                                Sp12to4                             0      5469               RISE  1       
I__201/O                                                                Sp12to4                             428    5896               RISE  1       
I__202/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__202/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__203/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__203/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__204/I                                                                LocalMux                            0      6373               RISE  1       
I__204/O                                                                LocalMux                            330    6703               RISE  1       
I__205/I                                                                IoInMux                             0      6703               RISE  1       
I__205/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__794/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__794/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__795/I                                                                GlobalMux                           0      7580               RISE  1       
I__795/O                                                                GlobalMux                           154    7734               RISE  1       
I__799/I                                                                ClkMux                              0      7734               RISE  1       
I__799/O                                                                ClkMux                              309    8042               RISE  1       
HSync_1_LC_8_7_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_8_7_4/lcout                LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__608/I                              Odrv12                     0      8582               FALL  1       
I__608/O                              Odrv12                     540    9123               FALL  1       
I__610/I                              Span12Mux_s9_v             0      9123               FALL  1       
I__610/O                              Span12Mux_s9_v             421    9543               FALL  1       
I__612/I                              LocalMux                   0      9543               FALL  1       
I__612/O                              LocalMux                   309    9852               FALL  1       
I__614/I                              IoInMux                    0      9852               FALL  1       
I__614/O                              IoInMux                    217    10069              FALL  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10069              FALL  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12307              FALL  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12307              FALL  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14395              FALL  1       
HSyncDebug                            SimpleVGA                  0      14395              FALL  1       

6.2.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13988


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay            13988

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__196/I                                                                Odrv4                               0      1127               RISE  1       
I__196/O                                                                Odrv4                               351    1478               RISE  1       
I__197/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__197/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__198/I                                                                LocalMux                            0      1765               RISE  1       
I__198/O                                                                LocalMux                            330    2095               RISE  1       
I__199/I                                                                IoInMux                             0      2095               RISE  1       
I__199/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__200/I                                                                Odrv12                              0      4978               RISE  1       
I__200/O                                                                Odrv12                              491    5469               RISE  1       
I__201/I                                                                Sp12to4                             0      5469               RISE  1       
I__201/O                                                                Sp12to4                             428    5896               RISE  1       
I__202/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__202/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__203/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__203/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__204/I                                                                LocalMux                            0      6373               RISE  1       
I__204/O                                                                LocalMux                            330    6703               RISE  1       
I__205/I                                                                IoInMux                             0      6703               RISE  1       
I__205/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__794/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__794/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__795/I                                                                GlobalMux                           0      7580               RISE  1       
I__795/O                                                                GlobalMux                           154    7734               RISE  1       
I__805/I                                                                ClkMux                              0      7734               RISE  1       
I__805/O                                                                ClkMux                              309    8042               RISE  1       
Pixel_1_LC_9_5_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_9_5_4/lcout           LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__806/I                         Odrv12                     0      8582               RISE  1       
I__806/O                         Odrv12                     491    9073               RISE  1       
I__807/I                         LocalMux                   0      9073               RISE  1       
I__807/O                         LocalMux                   330    9403               RISE  1       
I__809/I                         IoInMux                    0      9403               RISE  1       
I__809/O                         IoInMux                    259    9663               RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9663               RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11900              FALL  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      11900              FALL  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13988              FALL  1       
Pixel                            SimpleVGA                  0      13988              FALL  1       

6.2.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15348


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6766
---------------------------- ------
Clock To Out Delay            15348

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__196/I                                                                Odrv4                               0      1127               RISE  1       
I__196/O                                                                Odrv4                               351    1478               RISE  1       
I__197/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__197/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__198/I                                                                LocalMux                            0      1765               RISE  1       
I__198/O                                                                LocalMux                            330    2095               RISE  1       
I__199/I                                                                IoInMux                             0      2095               RISE  1       
I__199/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__200/I                                                                Odrv12                              0      4978               RISE  1       
I__200/O                                                                Odrv12                              491    5469               RISE  1       
I__201/I                                                                Sp12to4                             0      5469               RISE  1       
I__201/O                                                                Sp12to4                             428    5896               RISE  1       
I__202/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__202/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__203/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__203/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__204/I                                                                LocalMux                            0      6373               RISE  1       
I__204/O                                                                LocalMux                            330    6703               RISE  1       
I__205/I                                                                IoInMux                             0      6703               RISE  1       
I__205/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__794/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__794/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__795/I                                                                GlobalMux                           0      7580               RISE  1       
I__795/O                                                                GlobalMux                           154    7734               RISE  1       
I__805/I                                                                ClkMux                              0      7734               RISE  1       
I__805/O                                                                ClkMux                              309    8042               RISE  1       
Pixel_1_LC_9_5_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_9_5_4/lcout                LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__806/I                              Odrv12                     0      8582               FALL  1       
I__806/O                              Odrv12                     540    9123               FALL  1       
I__808/I                              Sp12to4                    0      9123               FALL  1       
I__808/O                              Sp12to4                    449    9571               FALL  1       
I__810/I                              Span4Mux_v                 0      9571               FALL  1       
I__810/O                              Span4Mux_v                 372    9943               FALL  1       
I__811/I                              Span4Mux_s3_h              0      9943               FALL  1       
I__811/O                              Span4Mux_s3_h              231    10175              FALL  1       
I__812/I                              IoSpan4Mux                 0      10175              FALL  1       
I__812/O                              IoSpan4Mux                 323    10497              FALL  1       
I__813/I                              LocalMux                   0      10497              FALL  1       
I__813/O                              LocalMux                   309    10806              FALL  1       
I__814/I                              IoInMux                    0      10806              FALL  1       
I__814/O                              IoInMux                    217    11023              FALL  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11023              FALL  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   13260              FALL  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      13260              FALL  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   15348              FALL  1       
PixelDebug                            SimpleVGA                  0      15348              FALL  1       

6.2.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13988


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay            13988

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__196/I                                                                Odrv4                               0      1127               RISE  1       
I__196/O                                                                Odrv4                               351    1478               RISE  1       
I__197/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__197/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__198/I                                                                LocalMux                            0      1765               RISE  1       
I__198/O                                                                LocalMux                            330    2095               RISE  1       
I__199/I                                                                IoInMux                             0      2095               RISE  1       
I__199/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__200/I                                                                Odrv12                              0      4978               RISE  1       
I__200/O                                                                Odrv12                              491    5469               RISE  1       
I__201/I                                                                Sp12to4                             0      5469               RISE  1       
I__201/O                                                                Sp12to4                             428    5896               RISE  1       
I__202/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__202/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__203/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__203/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__204/I                                                                LocalMux                            0      6373               RISE  1       
I__204/O                                                                LocalMux                            330    6703               RISE  1       
I__205/I                                                                IoInMux                             0      6703               RISE  1       
I__205/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__794/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__794/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__795/I                                                                GlobalMux                           0      7580               RISE  1       
I__795/O                                                                GlobalMux                           154    7734               RISE  1       
I__804/I                                                                ClkMux                              0      7734               RISE  1       
I__804/O                                                                ClkMux                              309    8042               RISE  1       
VSync_1_LC_8_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_8_4_7/lcout           LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__389/I                         Odrv12                     0      8582               RISE  1       
I__389/O                         Odrv12                     491    9073               RISE  1       
I__391/I                         LocalMux                   0      9073               RISE  1       
I__391/O                         LocalMux                   330    9403               RISE  1       
I__393/I                         IoInMux                    0      9403               RISE  1       
I__393/O                         IoInMux                    259    9663               RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9663               RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11900              FALL  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      11900              FALL  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13988              FALL  1       
VSync                            SimpleVGA                  0      13988              FALL  1       

6.2.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15285


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6703
---------------------------- ------
Clock To Out Delay            15285

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__196/I                                                                Odrv4                               0      1127               RISE  1       
I__196/O                                                                Odrv4                               351    1478               RISE  1       
I__197/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__197/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__198/I                                                                LocalMux                            0      1765               RISE  1       
I__198/O                                                                LocalMux                            330    2095               RISE  1       
I__199/I                                                                IoInMux                             0      2095               RISE  1       
I__199/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__200/I                                                                Odrv12                              0      4978               RISE  1       
I__200/O                                                                Odrv12                              491    5469               RISE  1       
I__201/I                                                                Sp12to4                             0      5469               RISE  1       
I__201/O                                                                Sp12to4                             428    5896               RISE  1       
I__202/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__202/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__203/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__203/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__204/I                                                                LocalMux                            0      6373               RISE  1       
I__204/O                                                                LocalMux                            330    6703               RISE  1       
I__205/I                                                                IoInMux                             0      6703               RISE  1       
I__205/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__794/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__794/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__795/I                                                                GlobalMux                           0      7580               RISE  1       
I__795/O                                                                GlobalMux                           154    7734               RISE  1       
I__804/I                                                                ClkMux                              0      7734               RISE  1       
I__804/O                                                                ClkMux                              309    8042               RISE  1       
VSync_1_LC_8_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_8_4_7/lcout                LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__390/I                              Odrv12                     0      8582               FALL  1       
I__390/O                              Odrv12                     540    9123               FALL  1       
I__392/I                              Span12Mux_v                0      9123               FALL  1       
I__392/O                              Span12Mux_v                540    9663               FALL  1       
I__394/I                              Sp12to4                    0      9663               FALL  1       
I__394/O                              Sp12to4                    449    10111              FALL  1       
I__395/I                              IoSpan4Mux                 0      10111              FALL  1       
I__395/O                              IoSpan4Mux                 323    10434              FALL  1       
I__396/I                              LocalMux                   0      10434              FALL  1       
I__396/O                              LocalMux                   309    10743              FALL  1       
I__397/I                              IoInMux                    0      10743              FALL  1       
I__397/O                              IoInMux                    217    10960              FALL  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10960              FALL  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   13197              FALL  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      13197              FALL  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   15285              FALL  1       
VSyncDebug                            SimpleVGA                  0      15285              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13653


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5071
---------------------------- ------
Clock To Out Delay            13653

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__196/I                                                                Odrv4                               0      1127               RISE  1       
I__196/O                                                                Odrv4                               351    1478               RISE  1       
I__197/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__197/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__198/I                                                                LocalMux                            0      1765               RISE  1       
I__198/O                                                                LocalMux                            330    2095               RISE  1       
I__199/I                                                                IoInMux                             0      2095               RISE  1       
I__199/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__200/I                                                                Odrv12                              0      4978               RISE  1       
I__200/O                                                                Odrv12                              491    5469               RISE  1       
I__201/I                                                                Sp12to4                             0      5469               RISE  1       
I__201/O                                                                Sp12to4                             428    5896               RISE  1       
I__202/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__202/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__203/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__203/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__204/I                                                                LocalMux                            0      6373               RISE  1       
I__204/O                                                                LocalMux                            330    6703               RISE  1       
I__205/I                                                                IoInMux                             0      6703               RISE  1       
I__205/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__794/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__794/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__795/I                                                                GlobalMux                           0      7580               RISE  1       
I__795/O                                                                GlobalMux                           154    7734               RISE  1       
I__799/I                                                                ClkMux                              0      7734               RISE  1       
I__799/O                                                                ClkMux                              309    8042               RISE  1       
HSync_1_LC_8_7_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_8_7_4/lcout           LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__607/I                         Odrv4                      0      8582               FALL  1       
I__607/O                         Odrv4                      372    8954               FALL  1       
I__609/I                         Span4Mux_s2_v              0      8954               FALL  1       
I__609/O                         Span4Mux_s2_v              252    9207               FALL  1       
I__611/I                         LocalMux                   0      9207               FALL  1       
I__611/O                         LocalMux                   309    9515               FALL  1       
I__613/I                         IoInMux                    0      9515               FALL  1       
I__613/O                         IoInMux                    217    9733               FALL  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9733               FALL  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11739              RISE  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11739              RISE  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13653              RISE  1       
HSync                            SimpleVGA                  0      13653              RISE  1       

6.5.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13961


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5379
---------------------------- ------
Clock To Out Delay            13961

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__196/I                                                                Odrv4                               0      1127               RISE  1       
I__196/O                                                                Odrv4                               351    1478               RISE  1       
I__197/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__197/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__198/I                                                                LocalMux                            0      1765               RISE  1       
I__198/O                                                                LocalMux                            330    2095               RISE  1       
I__199/I                                                                IoInMux                             0      2095               RISE  1       
I__199/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__200/I                                                                Odrv12                              0      4978               RISE  1       
I__200/O                                                                Odrv12                              491    5469               RISE  1       
I__201/I                                                                Sp12to4                             0      5469               RISE  1       
I__201/O                                                                Sp12to4                             428    5896               RISE  1       
I__202/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__202/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__203/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__203/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__204/I                                                                LocalMux                            0      6373               RISE  1       
I__204/O                                                                LocalMux                            330    6703               RISE  1       
I__205/I                                                                IoInMux                             0      6703               RISE  1       
I__205/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__794/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__794/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__795/I                                                                GlobalMux                           0      7580               RISE  1       
I__795/O                                                                GlobalMux                           154    7734               RISE  1       
I__799/I                                                                ClkMux                              0      7734               RISE  1       
I__799/O                                                                ClkMux                              309    8042               RISE  1       
HSync_1_LC_8_7_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_8_7_4/lcout                LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__608/I                              Odrv12                     0      8582               RISE  1       
I__608/O                              Odrv12                     491    9073               RISE  1       
I__610/I                              Span12Mux_s9_v             0      9073               RISE  1       
I__610/O                              Span12Mux_s9_v             379    9452               RISE  1       
I__612/I                              LocalMux                   0      9452               RISE  1       
I__612/O                              LocalMux                   330    9782               RISE  1       
I__614/I                              IoInMux                    0      9782               RISE  1       
I__614/O                              IoInMux                    259    10041              RISE  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10041              RISE  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12047              RISE  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12047              RISE  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13961              RISE  1       
HSyncDebug                            SimpleVGA                  0      13961              RISE  1       

6.5.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13568


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay            13568

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__196/I                                                                Odrv4                               0      1127               RISE  1       
I__196/O                                                                Odrv4                               351    1478               RISE  1       
I__197/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__197/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__198/I                                                                LocalMux                            0      1765               RISE  1       
I__198/O                                                                LocalMux                            330    2095               RISE  1       
I__199/I                                                                IoInMux                             0      2095               RISE  1       
I__199/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__200/I                                                                Odrv12                              0      4978               RISE  1       
I__200/O                                                                Odrv12                              491    5469               RISE  1       
I__201/I                                                                Sp12to4                             0      5469               RISE  1       
I__201/O                                                                Sp12to4                             428    5896               RISE  1       
I__202/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__202/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__203/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__203/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__204/I                                                                LocalMux                            0      6373               RISE  1       
I__204/O                                                                LocalMux                            330    6703               RISE  1       
I__205/I                                                                IoInMux                             0      6703               RISE  1       
I__205/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__794/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__794/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__795/I                                                                GlobalMux                           0      7580               RISE  1       
I__795/O                                                                GlobalMux                           154    7734               RISE  1       
I__805/I                                                                ClkMux                              0      7734               RISE  1       
I__805/O                                                                ClkMux                              309    8042               RISE  1       
Pixel_1_LC_9_5_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_9_5_4/lcout           LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__806/I                         Odrv12                     0      8582               FALL  1       
I__806/O                         Odrv12                     540    9123               FALL  1       
I__807/I                         LocalMux                   0      9123               FALL  1       
I__807/O                         LocalMux                   309    9431               FALL  1       
I__809/I                         IoInMux                    0      9431               FALL  1       
I__809/O                         IoInMux                    217    9649               FALL  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9649               FALL  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11654              RISE  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      11654              RISE  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13568              RISE  1       
Pixel                            SimpleVGA                  0      13568              RISE  1       

6.5.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14880


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6298
---------------------------- ------
Clock To Out Delay            14880

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__196/I                                                                Odrv4                               0      1127               RISE  1       
I__196/O                                                                Odrv4                               351    1478               RISE  1       
I__197/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__197/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__198/I                                                                LocalMux                            0      1765               RISE  1       
I__198/O                                                                LocalMux                            330    2095               RISE  1       
I__199/I                                                                IoInMux                             0      2095               RISE  1       
I__199/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__200/I                                                                Odrv12                              0      4978               RISE  1       
I__200/O                                                                Odrv12                              491    5469               RISE  1       
I__201/I                                                                Sp12to4                             0      5469               RISE  1       
I__201/O                                                                Sp12to4                             428    5896               RISE  1       
I__202/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__202/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__203/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__203/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__204/I                                                                LocalMux                            0      6373               RISE  1       
I__204/O                                                                LocalMux                            330    6703               RISE  1       
I__205/I                                                                IoInMux                             0      6703               RISE  1       
I__205/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__794/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__794/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__795/I                                                                GlobalMux                           0      7580               RISE  1       
I__795/O                                                                GlobalMux                           154    7734               RISE  1       
I__805/I                                                                ClkMux                              0      7734               RISE  1       
I__805/O                                                                ClkMux                              309    8042               RISE  1       
Pixel_1_LC_9_5_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_9_5_4/lcout                LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__806/I                              Odrv12                     0      8582               RISE  1       
I__806/O                              Odrv12                     491    9073               RISE  1       
I__808/I                              Sp12to4                    0      9073               RISE  1       
I__808/O                              Sp12to4                    428    9501               RISE  1       
I__810/I                              Span4Mux_v                 0      9501               RISE  1       
I__810/O                              Span4Mux_v                 351    9852               RISE  1       
I__811/I                              Span4Mux_s3_h              0      9852               RISE  1       
I__811/O                              Span4Mux_s3_h              231    10083              RISE  1       
I__812/I                              IoSpan4Mux                 0      10083              RISE  1       
I__812/O                              IoSpan4Mux                 288    10371              RISE  1       
I__813/I                              LocalMux                   0      10371              RISE  1       
I__813/O                              LocalMux                   330    10701              RISE  1       
I__814/I                              IoInMux                    0      10701              RISE  1       
I__814/O                              IoInMux                    259    10960              RISE  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10960              RISE  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12966              RISE  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      12966              RISE  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14880              RISE  1       
PixelDebug                            SimpleVGA                  0      14880              RISE  1       

6.5.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13568


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay            13568

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__196/I                                                                Odrv4                               0      1127               RISE  1       
I__196/O                                                                Odrv4                               351    1478               RISE  1       
I__197/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__197/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__198/I                                                                LocalMux                            0      1765               RISE  1       
I__198/O                                                                LocalMux                            330    2095               RISE  1       
I__199/I                                                                IoInMux                             0      2095               RISE  1       
I__199/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__200/I                                                                Odrv12                              0      4978               RISE  1       
I__200/O                                                                Odrv12                              491    5469               RISE  1       
I__201/I                                                                Sp12to4                             0      5469               RISE  1       
I__201/O                                                                Sp12to4                             428    5896               RISE  1       
I__202/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__202/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__203/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__203/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__204/I                                                                LocalMux                            0      6373               RISE  1       
I__204/O                                                                LocalMux                            330    6703               RISE  1       
I__205/I                                                                IoInMux                             0      6703               RISE  1       
I__205/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__794/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__794/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__795/I                                                                GlobalMux                           0      7580               RISE  1       
I__795/O                                                                GlobalMux                           154    7734               RISE  1       
I__804/I                                                                ClkMux                              0      7734               RISE  1       
I__804/O                                                                ClkMux                              309    8042               RISE  1       
VSync_1_LC_8_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_8_4_7/lcout           LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__389/I                         Odrv12                     0      8582               FALL  1       
I__389/O                         Odrv12                     540    9123               FALL  1       
I__391/I                         LocalMux                   0      9123               FALL  1       
I__391/O                         LocalMux                   309    9431               FALL  1       
I__393/I                         IoInMux                    0      9431               FALL  1       
I__393/O                         IoInMux                    217    9649               FALL  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9649               FALL  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11654              RISE  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      11654              RISE  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13568              RISE  1       
VSync                            SimpleVGA                  0      13568              RISE  1       

6.5.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14789


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6207
---------------------------- ------
Clock To Out Delay            14789

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__196/I                                                                Odrv4                               0      1127               RISE  1       
I__196/O                                                                Odrv4                               351    1478               RISE  1       
I__197/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__197/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__198/I                                                                LocalMux                            0      1765               RISE  1       
I__198/O                                                                LocalMux                            330    2095               RISE  1       
I__199/I                                                                IoInMux                             0      2095               RISE  1       
I__199/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__200/I                                                                Odrv12                              0      4978               RISE  1       
I__200/O                                                                Odrv12                              491    5469               RISE  1       
I__201/I                                                                Sp12to4                             0      5469               RISE  1       
I__201/O                                                                Sp12to4                             428    5896               RISE  1       
I__202/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__202/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__203/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__203/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__204/I                                                                LocalMux                            0      6373               RISE  1       
I__204/O                                                                LocalMux                            330    6703               RISE  1       
I__205/I                                                                IoInMux                             0      6703               RISE  1       
I__205/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__794/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__794/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__795/I                                                                GlobalMux                           0      7580               RISE  1       
I__795/O                                                                GlobalMux                           154    7734               RISE  1       
I__804/I                                                                ClkMux                              0      7734               RISE  1       
I__804/O                                                                ClkMux                              309    8042               RISE  1       
VSync_1_LC_8_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_8_4_7/lcout                LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__390/I                              Odrv12                     0      8582               RISE  1       
I__390/O                              Odrv12                     491    9073               RISE  1       
I__392/I                              Span12Mux_v                0      9073               RISE  1       
I__392/O                              Span12Mux_v                491    9564               RISE  1       
I__394/I                              Sp12to4                    0      9564               RISE  1       
I__394/O                              Sp12to4                    428    9992               RISE  1       
I__395/I                              IoSpan4Mux                 0      9992               RISE  1       
I__395/O                              IoSpan4Mux                 288    10280              RISE  1       
I__396/I                              LocalMux                   0      10280              RISE  1       
I__396/O                              LocalMux                   330    10609              RISE  1       
I__397/I                              IoInMux                    0      10609              RISE  1       
I__397/O                              IoInMux                    259    10869              RISE  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10869              RISE  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12875              RISE  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12875              RISE  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14789              RISE  1       
VSyncDebug                            SimpleVGA                  0      14789              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

