{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492046521303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492046521308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 20:22:01 2017 " "Processing started: Wed Apr 12 20:22:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492046521308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492046521308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A2D_test -c A2D_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off A2D_test -c A2D_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492046521308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492046521653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492046521653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE SPI_mstr.sv(9) " "Verilog HDL Declaration information at SPI_mstr.sv(9): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "SPI_mstr.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/SPI_mstr.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492046531280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHIFT shift SPI_mstr.sv(28) " "Verilog HDL Declaration information at SPI_mstr.sv(28): object \"SHIFT\" differs only in case from object \"shift\" in the same scope" {  } { { "SPI_mstr.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/SPI_mstr.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492046531280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mstr.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mstr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr " "Found entity 1: SPI_mstr" {  } { { "SPI_mstr.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/SPI_mstr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492046531282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492046531282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.v(4) " "Verilog HDL Declaration information at reset_synch.v(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "reset_synch.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/reset_synch.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492046531283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_synch.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_synch.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "reset_synch.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/reset_synch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492046531284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492046531284 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SPI_mstr16.sv " "Can't analyze file -- file SPI_mstr16.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1492046531288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_adc128s.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_adc128s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_ADC128S " "Found entity 1: SPI_ADC128S" {  } { { "SPI_ADC128S.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/SPI_ADC128S.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492046531289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492046531289 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rst_synch.sv " "Can't analyze file -- file rst_synch.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1492046531293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc128s.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc128s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC128S " "Found entity 1: ADC128S" {  } { { "ADC128S.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/ADC128S.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492046531294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492046531294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "A2D_intf.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492046531295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492046531295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_test " "Found entity 1: A2D_test" {  } { { "A2D_test.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/A2D_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492046531297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492046531297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdy ADC128S.sv(45) " "Verilog HDL Implicit Net warning at ADC128S.sv(45): created implicit net for \"rdy\"" {  } { { "ADC128S.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/ADC128S.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492046531297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n A2D_test.sv(28) " "Verilog HDL Implicit Net warning at A2D_test.sv(28): created implicit net for \"rst_n\"" {  } { { "A2D_test.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/A2D_test.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492046531297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cnv_cmplt A2D_test.sv(33) " "Verilog HDL Implicit Net warning at A2D_test.sv(33): created implicit net for \"cnv_cmplt\"" {  } { { "A2D_test.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/A2D_test.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492046531297 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "SS_n A2D_test.sv(7) " "Verilog HDL Module Declaration error at A2D_test.sv(7): top module port \"SS_n\" is not found in the port list" {  } { { "A2D_test.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/A2D_test.sv" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1492046531299 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "MOSI A2D_test.sv(7) " "Verilog HDL Module Declaration error at A2D_test.sv(7): top module port \"MOSI\" is not found in the port list" {  } { { "A2D_test.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/A2D_test.sv" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1492046531299 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "MISO A2D_test.sv(7) " "Verilog HDL Module Declaration error at A2D_test.sv(7): top module port \"MISO\" is not found in the port list" {  } { { "A2D_test.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/A2D_test.sv" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1492046531299 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "SCLK A2D_test.sv(7) " "Verilog HDL Module Declaration error at A2D_test.sv(7): top module port \"SCLK\" is not found in the port list" {  } { { "A2D_test.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/A2D_test.sv" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1492046531299 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "A2D_test.sv(40) " "Verilog HDL Instantiation warning at A2D_test.sv(40): instance has no name" {  } { { "A2D_test.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/A2D_test.sv" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1492046531299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dropbox/ECE551/ECE551-N-A/Exercise10/A2D_test.map.smsg " "Generated suppressed messages file D:/Dropbox/ECE551/ECE551-N-A/Exercise10/A2D_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492046531314 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492046531366 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 12 20:22:11 2017 " "Processing ended: Wed Apr 12 20:22:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492046531366 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492046531366 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492046531366 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492046531366 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492046532018 ""}
