// Seed: 249303214
`default_nettype id_5
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg   id_5;
  logic id_6;
  always @(posedge 1 - id_2) begin
    if (1) id_1 <= id_5;
    else begin
      id_2 <= 1 + id_2;
      id_4 <= id_2;
    end
  end
  assign id_3 = 1;
  logic id_7;
  assign id_5 = 1;
endmodule
