# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /root/Digital_Design_Verilog/encoder/PriEnc/encode83/vsrc/encode.v /root/Digital_Design_Verilog/encoder/PriEnc/encode83/vsrc/led.v /root/Digital_Design_Verilog/encoder/PriEnc/encode83/vsrc/top.v /root/Digital_Design_Verilog/encoder/PriEnc/encode83/vsrc/bcd7seg.v /root/Digital_Design_Verilog/encoder/PriEnc/encode83/csrc/main.cpp /root/Digital_Design_Verilog/encoder/PriEnc/encode83/build/auto_bind.cpp /root/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/root/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /root/Digital_Design_Verilog/encoder/PriEnc/encode83/build/top"
T      3014    69064  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop.cpp"
T      2711    69053  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop.h"
T      2479    69091  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop.mk"
T      2313    69041  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop__ConstPool_0.cpp"
T       738    69016  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop__Syms.cpp"
T       921    69040  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop__Syms.h"
T      1016    69065  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop___024root.h"
T      1357    69088  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833    69076  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      5596    69089  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      5250    69087  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614    69075  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       917    69093  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop__ver.d"
T         0        0  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop__verFiles.dat"
T      1642    69090  1727422870   807919679  1727422870   807919679 "./build/obj_dir/Vtop_classes.mk"
S       595    69106  1727421193   132582409  1727421193    92582880 "/root/Digital_Design_Verilog/encoder/PriEnc/encode83/vsrc/bcd7seg.v"
S       201    69114  1727420409   733527147  1727420409   723527307 "/root/Digital_Design_Verilog/encoder/PriEnc/encode83/vsrc/encode.v"
S       119    69092  1727422751     7956406  1727422750   997956399 "/root/Digital_Design_Verilog/encoder/PriEnc/encode83/vsrc/led.v"
S       337     2792  1727422869   137919482  1727422869   127919481 "/root/Digital_Design_Verilog/encoder/PriEnc/encode83/vsrc/top.v"
S  20938328    43600  1726508059   926494873  1726508059   926494873 "/usr/local/bin/verilator_bin"
S      3275    43789  1726508060    76494895  1726508060    76494895 "/usr/local/share/verilator/include/verilated_std.sv"
