INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/git/ECE_exp2/week3/N02_combinational_logic/N02_combinational_logic.srcs/sources_1/new/Mux_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/git/ECE_exp2/week3/N02_combinational_logic/N02_combinational_logic.srcs/sources_1/new/Mux_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/git/ECE_exp2/week3/N02_combinational_logic/N02_combinational_logic.srcs/sources_1/new/Mux_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/git/ECE_exp2/week3/N02_combinational_logic/N02_combinational_logic.srcs/sim_1/new/Mux_8to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/git/ECE_exp2/week3/N02_combinational_logic/N02_combinational_logic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
