Simulator report for AA2380-MAXV_TSTQ9
Mon Jan 29 15:23:49 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 100.0 us     ;
; Simulation Netlist Size     ; 128 nodes    ;
; Simulation Coverage         ;      66.17 % ;
; Total Number of Transitions ; 4820         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX II       ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                ;
+--------------------------------------------------------------------------------------------+----------------------+---------------+
; Option                                                                                     ; Setting              ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------+---------------+
; Simulation mode                                                                            ; Functional           ; Timing        ;
; Start time                                                                                 ; 0 ns                 ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                 ;               ;
; Vector input source                                                                        ; F20_EmulateADCII.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                   ; On            ;
; Check outputs                                                                              ; Off                  ; Off           ;
; Report simulation coverage                                                                 ; On                   ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                   ; On            ;
; Display missing 1-value coverage report                                                    ; On                   ; On            ;
; Display missing 0-value coverage report                                                    ; On                   ; On            ;
; Detect setup and hold time violations                                                      ; Off                  ; Off           ;
; Detect glitches                                                                            ; Off                  ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                  ; Off           ;
; Generate Signal Activity File                                                              ; Off                  ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                  ; Off           ;
; Group bus channels in simulation results                                                   ; Off                  ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                   ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE           ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                  ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                   ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                 ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      66.17 % ;
; Total nodes checked                                 ; 128          ;
; Total output ports checked                          ; 133          ;
; Total output ports with complete 1/0-value coverage ; 88           ;
; Total output ports with no 1/0-value coverage       ; 38           ;
; Total output ports with no 1-value coverage         ; 42           ;
; Total output ports with no 0-value coverage         ; 41           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                           ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |Test_F20II|SDO                                                                                       ; |Test_F20II|SDO                                                                                            ; pin_out          ;
; |Test_F20II|CNV                                                                                       ; |Test_F20II|CNV                                                                                            ; out              ;
; |Test_F20II|SCK                                                                                       ; |Test_F20II|SCK                                                                                            ; out              ;
; |Test_F20II|test_clear-reg                                                                            ; |Test_F20II|test_clear-reg                                                                                 ; pin_out          ;
; |Test_F20II|test-clear_moy                                                                            ; |Test_F20II|test-clear_moy                                                                                 ; pin_out          ;
; |Test_F20II|test_sckcount[4]                                                                          ; |Test_F20II|test_sckcount[4]                                                                               ; pin_out          ;
; |Test_F20II|test_sckcount[3]                                                                          ; |Test_F20II|test_sckcount[3]                                                                               ; pin_out          ;
; |Test_F20II|test_sckcount[2]                                                                          ; |Test_F20II|test_sckcount[2]                                                                               ; pin_out          ;
; |Test_F20II|test_sckcount[1]                                                                          ; |Test_F20II|test_sckcount[1]                                                                               ; pin_out          ;
; |Test_F20II|test_sckcount[0]                                                                          ; |Test_F20II|test_sckcount[0]                                                                               ; pin_out          ;
; |Test_F20II|F20_EmulateADCII:inst|tst_CLEAR_MOY                                                       ; |Test_F20II|F20_EmulateADCII:inst|tst_CLEAR_MOY                                                            ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|Emulate_SDO~0                                                       ; |Test_F20II|F20_EmulateADCII:inst|Emulate_SDO~0                                                            ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[0]                                                           ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[0]                                                                ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|QB                                                                  ; |Test_F20II|F20_EmulateADCII:inst|QB                                                                       ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|Emulate_SDO~1                                                       ; |Test_F20II|F20_EmulateADCII:inst|Emulate_SDO~1                                                            ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|CLEAR_REG                                                           ; |Test_F20II|F20_EmulateADCII:inst|CLEAR_REG                                                                ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|QA                                                                  ; |Test_F20II|F20_EmulateADCII:inst|QA                                                                       ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SCK_count[4]                                                        ; |Test_F20II|F20_EmulateADCII:inst|SCK_count[4]                                                             ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SCK_count[3]                                                        ; |Test_F20II|F20_EmulateADCII:inst|SCK_count[3]                                                             ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SCK_count[2]                                                        ; |Test_F20II|F20_EmulateADCII:inst|SCK_count[2]                                                             ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SCK_count[1]                                                        ; |Test_F20II|F20_EmulateADCII:inst|SCK_count[1]                                                             ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SCK_count[0]                                                        ; |Test_F20II|F20_EmulateADCII:inst|SCK_count[0]                                                             ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[23]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[23]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[22]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[22]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[21]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[21]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[20]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[20]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[19]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[19]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[18]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[18]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[17]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[17]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[16]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[16]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[15]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[15]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[14]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[14]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[13]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[13]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[12]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[12]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[11]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[11]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[10]                                                          ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[10]                                                               ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[9]                                                           ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[9]                                                                ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[8]                                                           ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[8]                                                                ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[7]                                                           ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[7]                                                                ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[6]                                                           ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[6]                                                                ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[5]                                                           ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[5]                                                                ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[4]                                                           ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[4]                                                                ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[3]                                                           ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[3]                                                                ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[2]                                                           ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[2]                                                                ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|SRDATA[1]                                                           ; |Test_F20II|F20_EmulateADCII:inst|SRDATA[1]                                                                ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|Equal0~0                                                            ; |Test_F20II|F20_EmulateADCII:inst|Equal0~0                                                                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|result_node[0]                                     ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|result_node[1]                                     ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|result_node[2]                                     ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|result_node[3]                                     ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|result_node[4]                                     ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|result_node[4]                                          ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|result_node[5]                                     ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|result_node[5]                                          ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~2                  ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~2                       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~3                  ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~3                       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~4                  ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~4                       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~5                  ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~5                       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                    ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                         ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                    ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                         ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~16                                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~16                                      ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~17                                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~17                                      ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~18                                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~18                                      ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~20                                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~20                                      ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~21                                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~21                                      ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~22                                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~22                                      ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~23                                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~23                                      ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]      ; sout             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ; cout             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]      ; sout             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ; cout             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; Node Name                                                                            ; Output Port Name                                                                     ; Output Port Type ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; |Test_F20II|DATAI[23]                                                                ; |Test_F20II|DATAI[23]                                                                ; out              ;
; |Test_F20II|DATAI[22]                                                                ; |Test_F20II|DATAI[22]                                                                ; out              ;
; |Test_F20II|DATAI[21]                                                                ; |Test_F20II|DATAI[21]                                                                ; out              ;
; |Test_F20II|DATAI[20]                                                                ; |Test_F20II|DATAI[20]                                                                ; out              ;
; |Test_F20II|DATAI[19]                                                                ; |Test_F20II|DATAI[19]                                                                ; out              ;
; |Test_F20II|DATAI[18]                                                                ; |Test_F20II|DATAI[18]                                                                ; out              ;
; |Test_F20II|DATAI[15]                                                                ; |Test_F20II|DATAI[15]                                                                ; out              ;
; |Test_F20II|DATAI[14]                                                                ; |Test_F20II|DATAI[14]                                                                ; out              ;
; |Test_F20II|DATAI[13]                                                                ; |Test_F20II|DATAI[13]                                                                ; out              ;
; |Test_F20II|DATAI[12]                                                                ; |Test_F20II|DATAI[12]                                                                ; out              ;
; |Test_F20II|DATAI[11]                                                                ; |Test_F20II|DATAI[11]                                                                ; out              ;
; |Test_F20II|DATAI[10]                                                                ; |Test_F20II|DATAI[10]                                                                ; out              ;
; |Test_F20II|DATAI[9]                                                                 ; |Test_F20II|DATAI[9]                                                                 ; out              ;
; |Test_F20II|DATAI[8]                                                                 ; |Test_F20II|DATAI[8]                                                                 ; out              ;
; |Test_F20II|DATAI[7]                                                                 ; |Test_F20II|DATAI[7]                                                                 ; out              ;
; |Test_F20II|DATAI[6]                                                                 ; |Test_F20II|DATAI[6]                                                                 ; out              ;
; |Test_F20II|DATAI[5]                                                                 ; |Test_F20II|DATAI[5]                                                                 ; out              ;
; |Test_F20II|DATAI[4]                                                                 ; |Test_F20II|DATAI[4]                                                                 ; out              ;
; |Test_F20II|DATAI[3]                                                                 ; |Test_F20II|DATAI[3]                                                                 ; out              ;
; |Test_F20II|DATAI[1]                                                                 ; |Test_F20II|DATAI[1]                                                                 ; out              ;
; |Test_F20II|DATAI[0]                                                                 ; |Test_F20II|DATAI[0]                                                                 ; out              ;
; |Test_F20II|test_sckcount[5]                                                         ; |Test_F20II|test_sckcount[5]                                                         ; pin_out          ;
; |Test_F20II|F20_EmulateADCII:inst|SCK_count[5]                                       ; |Test_F20II|F20_EmulateADCII:inst|SCK_count[5]                                       ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0     ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0     ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]       ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~1                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~1                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~2                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~2                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]~1     ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]~1     ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]       ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[4]       ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[4]       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[3]       ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[3]       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[2]       ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[2]       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[1]       ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[1]       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~1 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~1 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~4                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~4                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~5                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~5                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~6                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~6                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~7                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~7                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~8                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~8                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~9                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~9                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~14                ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~14                ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~19                ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~19                ; out0             ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; Node Name                                                                            ; Output Port Name                                                                     ; Output Port Type ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; |Test_F20II|DATAI[22]                                                                ; |Test_F20II|DATAI[22]                                                                ; out              ;
; |Test_F20II|DATAI[21]                                                                ; |Test_F20II|DATAI[21]                                                                ; out              ;
; |Test_F20II|DATAI[19]                                                                ; |Test_F20II|DATAI[19]                                                                ; out              ;
; |Test_F20II|DATAI[18]                                                                ; |Test_F20II|DATAI[18]                                                                ; out              ;
; |Test_F20II|DATAI[17]                                                                ; |Test_F20II|DATAI[17]                                                                ; out              ;
; |Test_F20II|DATAI[16]                                                                ; |Test_F20II|DATAI[16]                                                                ; out              ;
; |Test_F20II|DATAI[14]                                                                ; |Test_F20II|DATAI[14]                                                                ; out              ;
; |Test_F20II|DATAI[13]                                                                ; |Test_F20II|DATAI[13]                                                                ; out              ;
; |Test_F20II|DATAI[11]                                                                ; |Test_F20II|DATAI[11]                                                                ; out              ;
; |Test_F20II|DATAI[10]                                                                ; |Test_F20II|DATAI[10]                                                                ; out              ;
; |Test_F20II|DATAI[9]                                                                 ; |Test_F20II|DATAI[9]                                                                 ; out              ;
; |Test_F20II|DATAI[8]                                                                 ; |Test_F20II|DATAI[8]                                                                 ; out              ;
; |Test_F20II|DATAI[7]                                                                 ; |Test_F20II|DATAI[7]                                                                 ; out              ;
; |Test_F20II|DATAI[6]                                                                 ; |Test_F20II|DATAI[6]                                                                 ; out              ;
; |Test_F20II|DATAI[5]                                                                 ; |Test_F20II|DATAI[5]                                                                 ; out              ;
; |Test_F20II|DATAI[4]                                                                 ; |Test_F20II|DATAI[4]                                                                 ; out              ;
; |Test_F20II|DATAI[3]                                                                 ; |Test_F20II|DATAI[3]                                                                 ; out              ;
; |Test_F20II|DATAI[2]                                                                 ; |Test_F20II|DATAI[2]                                                                 ; out              ;
; |Test_F20II|DATAI[1]                                                                 ; |Test_F20II|DATAI[1]                                                                 ; out              ;
; |Test_F20II|DATAI[0]                                                                 ; |Test_F20II|DATAI[0]                                                                 ; out              ;
; |Test_F20II|test_sckcount[5]                                                         ; |Test_F20II|test_sckcount[5]                                                         ; pin_out          ;
; |Test_F20II|F20_EmulateADCII:inst|SCK_count[5]                                       ; |Test_F20II|F20_EmulateADCII:inst|SCK_count[5]                                       ; regout           ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0     ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0     ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]       ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~1                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~1                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~2                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~2                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]~1     ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]~1     ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]       ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[4]       ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[4]       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[3]       ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[3]       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[2]       ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[2]       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[1]       ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|datab_node[1]       ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~1 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~1 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~4                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~4                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~5                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~5                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~6                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~6                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~7                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~7                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~8                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~8                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~9                 ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~9                 ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~14                ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~14                ; out0             ;
; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~19                ; |Test_F20II|F20_EmulateADCII:inst|lpm_add_sub:Add0|addcore:adder|_~19                ; out0             ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jan 29 15:23:48 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9
Info: Using vector source file "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of F20_EmulateADCII.vwf called AA2380-MAXV_TSTQ9.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      66.17 %
Info: Number of transitions in simulation is 4820
Info: Vector file F20_EmulateADCII.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 143 megabytes
    Info: Processing ended: Mon Jan 29 15:23:49 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


