;buildInfoPackage: chisel3, version: 3.1.0, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2018-04-17 19:22:56.455, builtAtMillis: 1523992976455
circuit Sodor5Stage : 
  module DebugModule : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dmi : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}, ddpath : {addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, dcpath : {halt : UInt<1>}, debugmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, resetcore : UInt<1>}
    
    io.resetcore is invalid @[debug.scala 122:6]
    io.debugmem.resp.bits.data is invalid @[debug.scala 122:6]
    io.debugmem.resp.valid is invalid @[debug.scala 122:6]
    io.debugmem.req.bits.typ is invalid @[debug.scala 122:6]
    io.debugmem.req.bits.fcn is invalid @[debug.scala 122:6]
    io.debugmem.req.bits.data is invalid @[debug.scala 122:6]
    io.debugmem.req.bits.addr is invalid @[debug.scala 122:6]
    io.debugmem.req.valid is invalid @[debug.scala 122:6]
    io.debugmem.req.ready is invalid @[debug.scala 122:6]
    io.dcpath.halt is invalid @[debug.scala 122:6]
    io.ddpath.resetpc is invalid @[debug.scala 122:6]
    io.ddpath.rdata is invalid @[debug.scala 122:6]
    io.ddpath.validreq is invalid @[debug.scala 122:6]
    io.ddpath.wdata is invalid @[debug.scala 122:6]
    io.ddpath.addr is invalid @[debug.scala 122:6]
    io.dmi.resp.bits.resp is invalid @[debug.scala 122:6]
    io.dmi.resp.bits.data is invalid @[debug.scala 122:6]
    io.dmi.resp.valid is invalid @[debug.scala 122:6]
    io.dmi.resp.ready is invalid @[debug.scala 122:6]
    io.dmi.req.bits.data is invalid @[debug.scala 122:6]
    io.dmi.req.bits.addr is invalid @[debug.scala 122:6]
    io.dmi.req.bits.op is invalid @[debug.scala 122:6]
    io.dmi.req.valid is invalid @[debug.scala 122:6]
    io.dmi.req.ready is invalid @[debug.scala 122:6]
    io.dmi.req.ready <= io.dmi.req.valid @[debug.scala 124:20]
    io.dmi.resp.bits.resp <= UInt<1>("h00") @[debug.scala 126:25]
    wire dmstatusReset : {reserved0 : UInt<14>, allresumeack : UInt<1>, anyresumeack : UInt<1>, allnonexistent : UInt<1>, anynonexistent : UInt<1>, allunavail : UInt<1>, anyunavail : UInt<1>, allrunning : UInt<1>, anyrunning : UInt<1>, allhalted : UInt<1>, anyhalted : UInt<1>, authenticated : UInt<1>, authbusy : UInt<1>, reserved1 : UInt<1>, cfgstrvalid : UInt<1>, versionhi : UInt<2>, versionlo : UInt<2>} @[debug.scala 127:28]
    dmstatusReset.versionlo is invalid @[debug.scala 128:17]
    dmstatusReset.versionhi is invalid @[debug.scala 128:17]
    dmstatusReset.cfgstrvalid is invalid @[debug.scala 128:17]
    dmstatusReset.reserved1 is invalid @[debug.scala 128:17]
    dmstatusReset.authbusy is invalid @[debug.scala 128:17]
    dmstatusReset.authenticated is invalid @[debug.scala 128:17]
    dmstatusReset.anyhalted is invalid @[debug.scala 128:17]
    dmstatusReset.allhalted is invalid @[debug.scala 128:17]
    dmstatusReset.anyrunning is invalid @[debug.scala 128:17]
    dmstatusReset.allrunning is invalid @[debug.scala 128:17]
    dmstatusReset.anyunavail is invalid @[debug.scala 128:17]
    dmstatusReset.allunavail is invalid @[debug.scala 128:17]
    dmstatusReset.anynonexistent is invalid @[debug.scala 128:17]
    dmstatusReset.allnonexistent is invalid @[debug.scala 128:17]
    dmstatusReset.anyresumeack is invalid @[debug.scala 128:17]
    dmstatusReset.allresumeack is invalid @[debug.scala 128:17]
    dmstatusReset.reserved0 is invalid @[debug.scala 128:17]
    dmstatusReset.authenticated <= UInt<1>("h01") @[debug.scala 129:31]
    dmstatusReset.versionlo <= UInt<2>("h02") @[debug.scala 130:27]
    reg dmstatus : {reserved0 : UInt<14>, allresumeack : UInt<1>, anyresumeack : UInt<1>, allnonexistent : UInt<1>, anynonexistent : UInt<1>, allunavail : UInt<1>, anyunavail : UInt<1>, allrunning : UInt<1>, anyrunning : UInt<1>, allhalted : UInt<1>, anyhalted : UInt<1>, authenticated : UInt<1>, authbusy : UInt<1>, reserved1 : UInt<1>, cfgstrvalid : UInt<1>, versionhi : UInt<2>, versionlo : UInt<2>}, clock with : (reset => (reset, dmstatusReset)) @[debug.scala 131:21]
    wire sbcsreset : {reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>} @[debug.scala 132:23]
    sbcsreset.sbaccess8 is invalid @[debug.scala 133:13]
    sbcsreset.sbaccess16 is invalid @[debug.scala 133:13]
    sbcsreset.sbaccess32 is invalid @[debug.scala 133:13]
    sbcsreset.sbaccess64 is invalid @[debug.scala 133:13]
    sbcsreset.sbaccess128 is invalid @[debug.scala 133:13]
    sbcsreset.sbasize is invalid @[debug.scala 133:13]
    sbcsreset.sberror is invalid @[debug.scala 133:13]
    sbcsreset.sbautoread is invalid @[debug.scala 133:13]
    sbcsreset.sbautoincrement is invalid @[debug.scala 133:13]
    sbcsreset.sbaccess is invalid @[debug.scala 133:13]
    sbcsreset.sbsingleread is invalid @[debug.scala 133:13]
    sbcsreset.reserved0 is invalid @[debug.scala 133:13]
    sbcsreset.sbaccess <= UInt<2>("h02") @[debug.scala 134:22]
    sbcsreset.sbasize <= UInt<6>("h020") @[debug.scala 135:21]
    sbcsreset.sbaccess32 <= UInt<1>("h01") @[debug.scala 136:24]
    sbcsreset.sbaccess16 <= UInt<1>("h00") @[debug.scala 137:24]
    sbcsreset.sbaccess8 <= UInt<1>("h00") @[debug.scala 138:23]
    reg sbcs : {reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>}, clock with : (reset => (reset, sbcsreset)) @[debug.scala 139:17]
    wire abstractcsReset : {reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>} @[debug.scala 140:29]
    abstractcsReset.datacount is invalid @[debug.scala 141:19]
    abstractcsReset.reserved3 is invalid @[debug.scala 141:19]
    abstractcsReset.cmderr is invalid @[debug.scala 141:19]
    abstractcsReset.reserved2 is invalid @[debug.scala 141:19]
    abstractcsReset.busy is invalid @[debug.scala 141:19]
    abstractcsReset.reserved1 is invalid @[debug.scala 141:19]
    abstractcsReset.progsize is invalid @[debug.scala 141:19]
    abstractcsReset.reserved0 is invalid @[debug.scala 141:19]
    abstractcsReset.datacount <= UInt<1>("h01") @[debug.scala 142:29]
    abstractcsReset.progsize <= UInt<3>("h04") @[debug.scala 143:28]
    reg abstractcs : {reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>}, clock with : (reset => (reset, abstractcsReset)) @[debug.scala 144:23]
    reg command : {cmdtype : UInt<8>, reserved0 : UInt<1>, size : UInt<3>, reserved1 : UInt<1>, postexec : UInt<1>, transfer : UInt<1>, write : UInt<1>, regno : UInt<16>}, clock @[debug.scala 145:20]
    reg dmcontrol : {haltreq : UInt<1>, resumereq : UInt<1>, hartreset : UInt<1>, reserved0 : UInt<2>, hasel : UInt<1>, hartsel : UInt<10>, reserved1 : UInt<14>, ndmreset : UInt<1>, dmactive : UInt<1>}, clock @[debug.scala 146:22]
    reg progbuf : UInt<32>[4], clock @[debug.scala 147:20]
    reg data0 : UInt<32>, clock @[debug.scala 148:18]
    reg data1 : UInt<32>, clock @[debug.scala 149:18]
    reg data2 : UInt<32>, clock @[debug.scala 150:18]
    reg sbaddr : UInt<32>, clock @[debug.scala 151:19]
    reg sbdata : UInt<32>, clock @[debug.scala 152:19]
    reg memreadfire : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[debug.scala 153:24]
    reg coreresetval : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[debug.scala 154:25]
    node _T_177 = cat(abstractcs.reserved3, abstractcs.datacount) @[debug.scala 157:47]
    node _T_178 = cat(abstractcs.reserved2, abstractcs.cmderr) @[debug.scala 157:47]
    node _T_179 = cat(_T_178, _T_177) @[debug.scala 157:47]
    node _T_180 = cat(abstractcs.reserved1, abstractcs.busy) @[debug.scala 157:47]
    node _T_181 = cat(abstractcs.reserved0, abstractcs.progsize) @[debug.scala 157:47]
    node _T_182 = cat(_T_181, _T_180) @[debug.scala 157:47]
    node _T_183 = cat(_T_182, _T_179) @[debug.scala 157:47]
    node _T_184 = cat(dmcontrol.ndmreset, dmcontrol.dmactive) @[debug.scala 158:45]
    node _T_185 = cat(dmcontrol.hartsel, dmcontrol.reserved1) @[debug.scala 158:45]
    node _T_186 = cat(_T_185, _T_184) @[debug.scala 158:45]
    node _T_187 = cat(dmcontrol.reserved0, dmcontrol.hasel) @[debug.scala 158:45]
    node _T_188 = cat(dmcontrol.haltreq, dmcontrol.resumereq) @[debug.scala 158:45]
    node _T_189 = cat(_T_188, dmcontrol.hartreset) @[debug.scala 158:45]
    node _T_190 = cat(_T_189, _T_187) @[debug.scala 158:45]
    node _T_191 = cat(_T_190, _T_186) @[debug.scala 158:45]
    node _T_192 = cat(dmstatus.versionhi, dmstatus.versionlo) @[debug.scala 159:44]
    node _T_193 = cat(dmstatus.reserved1, dmstatus.cfgstrvalid) @[debug.scala 159:44]
    node _T_194 = cat(_T_193, _T_192) @[debug.scala 159:44]
    node _T_195 = cat(dmstatus.authenticated, dmstatus.authbusy) @[debug.scala 159:44]
    node _T_196 = cat(dmstatus.allhalted, dmstatus.anyhalted) @[debug.scala 159:44]
    node _T_197 = cat(_T_196, _T_195) @[debug.scala 159:44]
    node _T_198 = cat(_T_197, _T_194) @[debug.scala 159:44]
    node _T_199 = cat(dmstatus.allrunning, dmstatus.anyrunning) @[debug.scala 159:44]
    node _T_200 = cat(dmstatus.allunavail, dmstatus.anyunavail) @[debug.scala 159:44]
    node _T_201 = cat(_T_200, _T_199) @[debug.scala 159:44]
    node _T_202 = cat(dmstatus.allnonexistent, dmstatus.anynonexistent) @[debug.scala 159:44]
    node _T_203 = cat(dmstatus.reserved0, dmstatus.allresumeack) @[debug.scala 159:44]
    node _T_204 = cat(_T_203, dmstatus.anyresumeack) @[debug.scala 159:44]
    node _T_205 = cat(_T_204, _T_202) @[debug.scala 159:44]
    node _T_206 = cat(_T_205, _T_201) @[debug.scala 159:44]
    node _T_207 = cat(_T_206, _T_198) @[debug.scala 159:44]
    node _T_208 = cat(command.write, command.regno) @[debug.scala 160:41]
    node _T_209 = cat(command.postexec, command.transfer) @[debug.scala 160:41]
    node _T_210 = cat(_T_209, _T_208) @[debug.scala 160:41]
    node _T_211 = cat(command.size, command.reserved1) @[debug.scala 160:41]
    node _T_212 = cat(command.cmdtype, command.reserved0) @[debug.scala 160:41]
    node _T_213 = cat(_T_212, _T_211) @[debug.scala 160:41]
    node _T_214 = cat(_T_213, _T_210) @[debug.scala 160:41]
    node _T_220 = cat(sbcs.sbaccess32, sbcs.sbaccess16) @[debug.scala 173:35]
    node _T_221 = cat(_T_220, sbcs.sbaccess8) @[debug.scala 173:35]
    node _T_222 = cat(sbcs.sbasize, sbcs.sbaccess128) @[debug.scala 173:35]
    node _T_223 = cat(_T_222, sbcs.sbaccess64) @[debug.scala 173:35]
    node _T_224 = cat(_T_223, _T_221) @[debug.scala 173:35]
    node _T_225 = cat(sbcs.sbautoincrement, sbcs.sbautoread) @[debug.scala 173:35]
    node _T_226 = cat(_T_225, sbcs.sberror) @[debug.scala 173:35]
    node _T_227 = cat(sbcs.reserved0, sbcs.sbsingleread) @[debug.scala 173:35]
    node _T_228 = cat(_T_227, sbcs.sbaccess) @[debug.scala 173:35]
    node _T_229 = cat(_T_228, _T_226) @[debug.scala 173:35]
    node _T_230 = cat(_T_229, _T_224) @[debug.scala 173:35]
    node _T_232 = eq(io.dmi.req.bits.addr, UInt<5>("h016")) @[debug.scala 176:79]
    node _T_234 = eq(io.dmi.req.bits.addr, UInt<5>("h010")) @[debug.scala 176:79]
    node _T_236 = eq(io.dmi.req.bits.addr, UInt<5>("h011")) @[debug.scala 176:79]
    node _T_238 = eq(io.dmi.req.bits.addr, UInt<5>("h017")) @[debug.scala 176:79]
    node _T_240 = eq(io.dmi.req.bits.addr, UInt<5>("h012")) @[debug.scala 176:79]
    node _T_242 = eq(io.dmi.req.bits.addr, UInt<5>("h018")) @[debug.scala 176:79]
    node _T_244 = eq(io.dmi.req.bits.addr, UInt<5>("h019")) @[debug.scala 176:79]
    node _T_246 = eq(io.dmi.req.bits.addr, UInt<3>("h04")) @[debug.scala 176:79]
    node _T_248 = eq(io.dmi.req.bits.addr, UInt<3>("h05")) @[debug.scala 176:79]
    node _T_250 = eq(io.dmi.req.bits.addr, UInt<3>("h06")) @[debug.scala 176:79]
    node _T_252 = eq(io.dmi.req.bits.addr, UInt<6>("h020")) @[debug.scala 176:79]
    node _T_254 = eq(io.dmi.req.bits.addr, UInt<6>("h021")) @[debug.scala 176:79]
    node _T_256 = eq(io.dmi.req.bits.addr, UInt<6>("h022")) @[debug.scala 176:79]
    node _T_258 = eq(io.dmi.req.bits.addr, UInt<6>("h023")) @[debug.scala 176:79]
    node _T_260 = eq(io.dmi.req.bits.addr, UInt<6>("h030")) @[debug.scala 176:79]
    node _T_262 = eq(io.dmi.req.bits.addr, UInt<6>("h034")) @[debug.scala 176:79]
    node _T_264 = eq(io.dmi.req.bits.addr, UInt<6>("h038")) @[debug.scala 176:79]
    node _T_266 = eq(io.dmi.req.bits.addr, UInt<6>("h039")) @[debug.scala 176:79]
    node _T_268 = eq(io.dmi.req.bits.addr, UInt<6>("h03c")) @[debug.scala 176:79]
    node _T_271 = mux(_T_232, _T_183, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_273 = mux(_T_234, _T_191, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_275 = mux(_T_236, _T_207, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_277 = mux(_T_238, _T_214, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_279 = mux(_T_240, UInt<21>("h0111bc0"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_281 = mux(_T_242, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_283 = mux(_T_244, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_285 = mux(_T_246, data0, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_287 = mux(_T_248, data1, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_289 = mux(_T_250, data2, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_291 = mux(_T_252, progbuf[0], UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_293 = mux(_T_254, progbuf[1], UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_295 = mux(_T_256, progbuf[2], UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_297 = mux(_T_258, progbuf[3], UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_299 = mux(_T_260, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_301 = mux(_T_262, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_303 = mux(_T_264, _T_230, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_305 = mux(_T_266, sbaddr, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_307 = mux(_T_268, sbdata, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_308 = or(_T_271, _T_273) @[Mux.scala 19:72]
    node _T_309 = or(_T_308, _T_275) @[Mux.scala 19:72]
    node _T_310 = or(_T_309, _T_277) @[Mux.scala 19:72]
    node _T_311 = or(_T_310, _T_279) @[Mux.scala 19:72]
    node _T_312 = or(_T_311, _T_281) @[Mux.scala 19:72]
    node _T_313 = or(_T_312, _T_283) @[Mux.scala 19:72]
    node _T_314 = or(_T_313, _T_285) @[Mux.scala 19:72]
    node _T_315 = or(_T_314, _T_287) @[Mux.scala 19:72]
    node _T_316 = or(_T_315, _T_289) @[Mux.scala 19:72]
    node _T_317 = or(_T_316, _T_291) @[Mux.scala 19:72]
    node _T_318 = or(_T_317, _T_293) @[Mux.scala 19:72]
    node _T_319 = or(_T_318, _T_295) @[Mux.scala 19:72]
    node _T_320 = or(_T_319, _T_297) @[Mux.scala 19:72]
    node _T_321 = or(_T_320, _T_299) @[Mux.scala 19:72]
    node _T_322 = or(_T_321, _T_301) @[Mux.scala 19:72]
    node _T_323 = or(_T_322, _T_303) @[Mux.scala 19:72]
    node _T_324 = or(_T_323, _T_305) @[Mux.scala 19:72]
    node _T_325 = or(_T_324, _T_307) @[Mux.scala 19:72]
    wire _T_327 : UInt<32> @[Mux.scala 19:72]
    _T_327 <= _T_325 @[Mux.scala 19:72]
    io.dmi.resp.bits.data <= _T_327 @[debug.scala 177:25]
    dmstatus.allhalted <= dmcontrol.haltreq @[debug.scala 179:22]
    dmstatus.allrunning <= dmcontrol.resumereq @[debug.scala 180:23]
    node _T_329 = eq(dmstatus.allrunning, UInt<1>("h00")) @[debug.scala 181:43]
    node _T_330 = and(dmstatus.allhalted, _T_329) @[debug.scala 181:40]
    io.dcpath.halt <= _T_330 @[debug.scala 181:18]
    node _T_332 = eq(io.dmi.req.bits.op, UInt<2>("h02")) @[debug.scala 182:28]
    when _T_332 : @[debug.scala 182:54]
      node _T_333 = and(_T_232, io.dmi.req.valid) @[debug.scala 183:54]
      when _T_333 : @[debug.scala 183:75]
        wire _T_336 : {reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>} @[debug.scala 184:59]
        wire _T_338 : UInt<32>
        _T_338 <= io.dmi.req.bits.data
        node _T_339 = bits(_T_338, 4, 0) @[debug.scala 184:59]
        _T_336.datacount <= _T_339 @[debug.scala 184:59]
        node _T_340 = bits(_T_338, 7, 5) @[debug.scala 184:59]
        _T_336.reserved3 <= _T_340 @[debug.scala 184:59]
        node _T_341 = bits(_T_338, 10, 8) @[debug.scala 184:59]
        _T_336.cmderr <= _T_341 @[debug.scala 184:59]
        node _T_342 = bits(_T_338, 11, 11) @[debug.scala 184:59]
        _T_336.reserved2 <= _T_342 @[debug.scala 184:59]
        node _T_343 = bits(_T_338, 12, 12) @[debug.scala 184:59]
        _T_336.busy <= _T_343 @[debug.scala 184:59]
        node _T_344 = bits(_T_338, 23, 13) @[debug.scala 184:59]
        _T_336.reserved1 <= _T_344 @[debug.scala 184:59]
        node _T_345 = bits(_T_338, 28, 24) @[debug.scala 184:59]
        _T_336.progsize <= _T_345 @[debug.scala 184:59]
        node _T_346 = bits(_T_338, 31, 29) @[debug.scala 184:59]
        _T_336.reserved0 <= _T_346 @[debug.scala 184:59]
        abstractcs.cmderr <= _T_336.cmderr @[debug.scala 185:25]
        skip @[debug.scala 183:75]
      when _T_238 : @[debug.scala 187:50]
        wire _T_349 : {cmdtype : UInt<8>, reserved0 : UInt<1>, size : UInt<3>, reserved1 : UInt<1>, postexec : UInt<1>, transfer : UInt<1>, write : UInt<1>, regno : UInt<16>} @[debug.scala 188:61]
        wire _T_351 : UInt<32>
        _T_351 <= io.dmi.req.bits.data
        node _T_352 = bits(_T_351, 15, 0) @[debug.scala 188:61]
        _T_349.regno <= _T_352 @[debug.scala 188:61]
        node _T_353 = bits(_T_351, 16, 16) @[debug.scala 188:61]
        _T_349.write <= _T_353 @[debug.scala 188:61]
        node _T_354 = bits(_T_351, 17, 17) @[debug.scala 188:61]
        _T_349.transfer <= _T_354 @[debug.scala 188:61]
        node _T_355 = bits(_T_351, 18, 18) @[debug.scala 188:61]
        _T_349.postexec <= _T_355 @[debug.scala 188:61]
        node _T_356 = bits(_T_351, 19, 19) @[debug.scala 188:61]
        _T_349.reserved1 <= _T_356 @[debug.scala 188:61]
        node _T_357 = bits(_T_351, 22, 20) @[debug.scala 188:61]
        _T_349.size <= _T_357 @[debug.scala 188:61]
        node _T_358 = bits(_T_351, 23, 23) @[debug.scala 188:61]
        _T_349.reserved0 <= _T_358 @[debug.scala 188:61]
        node _T_359 = bits(_T_351, 31, 24) @[debug.scala 188:61]
        _T_349.cmdtype <= _T_359 @[debug.scala 188:61]
        node _T_361 = eq(_T_349.size, UInt<2>("h02")) @[debug.scala 189:29]
        when _T_361 : @[debug.scala 189:37]
          command.postexec <= _T_349.postexec @[debug.scala 190:26]
          command.regno <= _T_349.regno @[debug.scala 191:23]
          command.transfer <= _T_349.transfer @[debug.scala 192:26]
          command.write <= _T_349.write @[debug.scala 193:23]
          abstractcs.cmderr <= UInt<1>("h01") @[debug.scala 194:27]
          skip @[debug.scala 189:37]
        else : @[debug.scala 195:20]
          abstractcs.cmderr <= UInt<2>("h02") @[debug.scala 196:27]
          skip @[debug.scala 195:20]
        skip @[debug.scala 187:50]
      when _T_234 : @[debug.scala 199:52]
        wire _T_366 : {haltreq : UInt<1>, resumereq : UInt<1>, hartreset : UInt<1>, reserved0 : UInt<2>, hasel : UInt<1>, hartsel : UInt<10>, reserved1 : UInt<14>, ndmreset : UInt<1>, dmactive : UInt<1>} @[debug.scala 200:55]
        wire _T_368 : UInt<32>
        _T_368 <= io.dmi.req.bits.data
        node _T_369 = bits(_T_368, 0, 0) @[debug.scala 200:55]
        _T_366.dmactive <= _T_369 @[debug.scala 200:55]
        node _T_370 = bits(_T_368, 1, 1) @[debug.scala 200:55]
        _T_366.ndmreset <= _T_370 @[debug.scala 200:55]
        node _T_371 = bits(_T_368, 15, 2) @[debug.scala 200:55]
        _T_366.reserved1 <= _T_371 @[debug.scala 200:55]
        node _T_372 = bits(_T_368, 25, 16) @[debug.scala 200:55]
        _T_366.hartsel <= _T_372 @[debug.scala 200:55]
        node _T_373 = bits(_T_368, 26, 26) @[debug.scala 200:55]
        _T_366.hasel <= _T_373 @[debug.scala 200:55]
        node _T_374 = bits(_T_368, 28, 27) @[debug.scala 200:55]
        _T_366.reserved0 <= _T_374 @[debug.scala 200:55]
        node _T_375 = bits(_T_368, 29, 29) @[debug.scala 200:55]
        _T_366.hartreset <= _T_375 @[debug.scala 200:55]
        node _T_376 = bits(_T_368, 30, 30) @[debug.scala 200:55]
        _T_366.resumereq <= _T_376 @[debug.scala 200:55]
        node _T_377 = bits(_T_368, 31, 31) @[debug.scala 200:55]
        _T_366.haltreq <= _T_377 @[debug.scala 200:55]
        dmcontrol.haltreq <= _T_366.haltreq @[debug.scala 201:25]
        dmcontrol.resumereq <= _T_366.resumereq @[debug.scala 202:27]
        dmcontrol.hartreset <= _T_366.hartreset @[debug.scala 203:27]
        dmcontrol.ndmreset <= _T_366.ndmreset @[debug.scala 204:26]
        dmcontrol.dmactive <= _T_366.dmactive @[debug.scala 205:26]
        skip @[debug.scala 199:52]
      when _T_264 : @[debug.scala 207:46]
        wire _T_380 : {reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>} @[debug.scala 208:47]
        wire _T_382 : UInt<32>
        _T_382 <= io.dmi.req.bits.data
        node _T_383 = bits(_T_382, 0, 0) @[debug.scala 208:47]
        _T_380.sbaccess8 <= _T_383 @[debug.scala 208:47]
        node _T_384 = bits(_T_382, 1, 1) @[debug.scala 208:47]
        _T_380.sbaccess16 <= _T_384 @[debug.scala 208:47]
        node _T_385 = bits(_T_382, 2, 2) @[debug.scala 208:47]
        _T_380.sbaccess32 <= _T_385 @[debug.scala 208:47]
        node _T_386 = bits(_T_382, 3, 3) @[debug.scala 208:47]
        _T_380.sbaccess64 <= _T_386 @[debug.scala 208:47]
        node _T_387 = bits(_T_382, 4, 4) @[debug.scala 208:47]
        _T_380.sbaccess128 <= _T_387 @[debug.scala 208:47]
        node _T_388 = bits(_T_382, 11, 5) @[debug.scala 208:47]
        _T_380.sbasize <= _T_388 @[debug.scala 208:47]
        node _T_389 = bits(_T_382, 14, 12) @[debug.scala 208:47]
        _T_380.sberror <= _T_389 @[debug.scala 208:47]
        node _T_390 = bits(_T_382, 15, 15) @[debug.scala 208:47]
        _T_380.sbautoread <= _T_390 @[debug.scala 208:47]
        node _T_391 = bits(_T_382, 16, 16) @[debug.scala 208:47]
        _T_380.sbautoincrement <= _T_391 @[debug.scala 208:47]
        node _T_392 = bits(_T_382, 19, 17) @[debug.scala 208:47]
        _T_380.sbaccess <= _T_392 @[debug.scala 208:47]
        node _T_393 = bits(_T_382, 20, 20) @[debug.scala 208:47]
        _T_380.sbsingleread <= _T_393 @[debug.scala 208:47]
        node _T_394 = bits(_T_382, 31, 21) @[debug.scala 208:47]
        _T_380.reserved0 <= _T_394 @[debug.scala 208:47]
        sbcs.sbsingleread <= _T_380.sbsingleread @[debug.scala 209:25]
        sbcs.sbaccess <= _T_380.sbaccess @[debug.scala 210:21]
        sbcs.sbautoincrement <= _T_380.sbautoincrement @[debug.scala 211:28]
        sbcs.sbautoread <= _T_380.sbautoread @[debug.scala 212:23]
        sbcs.sberror <= _T_380.sberror @[debug.scala 213:20]
        skip @[debug.scala 207:46]
      when _T_266 : @[debug.scala 215:53]
        sbaddr <= io.dmi.req.bits.data @[debug.scala 215:62]
        skip @[debug.scala 215:53]
      when _T_268 : @[debug.scala 216:50]
        sbdata <= io.dmi.req.bits.data @[debug.scala 217:14]
        io.debugmem.req.bits.addr <= sbaddr @[debug.scala 218:33]
        io.debugmem.req.bits.data <= sbdata @[debug.scala 219:33]
        io.debugmem.req.bits.fcn <= UInt<1>("h01") @[debug.scala 220:32]
        io.debugmem.req.valid <= io.dmi.req.valid @[debug.scala 221:29]
        node _T_395 = and(sbcs.sbautoincrement, io.dmi.req.valid) @[debug.scala 222:33]
        when _T_395 : @[debug.scala 223:7]
          node _T_397 = add(sbaddr, UInt<3>("h04")) @[debug.scala 224:26]
          node _T_398 = tail(_T_397, 1) @[debug.scala 224:26]
          sbaddr <= _T_398 @[debug.scala 224:16]
          skip @[debug.scala 223:7]
        skip @[debug.scala 216:50]
      when _T_246 : @[debug.scala 227:48]
        data0 <= io.dmi.req.bits.data @[debug.scala 227:56]
        skip @[debug.scala 227:48]
      when _T_248 : @[debug.scala 228:50]
        data1 <= io.dmi.req.bits.data @[debug.scala 228:58]
        skip @[debug.scala 228:50]
      when _T_250 : @[debug.scala 229:50]
        data2 <= io.dmi.req.bits.data @[debug.scala 229:58]
        skip @[debug.scala 229:50]
      skip @[debug.scala 182:54]
    node _T_400 = and(command.regno, UInt<12>("h0fff")) @[debug.scala 233:35]
    io.ddpath.addr <= _T_400 @[debug.scala 233:18]
    node _T_402 = neq(abstractcs.cmderr, UInt<1>("h00")) @[debug.scala 234:46]
    node _T_403 = and(command.transfer, _T_402) @[debug.scala 234:25]
    when _T_403 : @[debug.scala 234:54]
      when command.write : @[debug.scala 235:24]
        io.ddpath.wdata <= data0 @[debug.scala 236:23]
        io.ddpath.validreq <= UInt<1>("h01") @[debug.scala 237:26]
        skip @[debug.scala 235:24]
      else : @[debug.scala 238:18]
        data0 <= io.ddpath.rdata @[debug.scala 239:13]
        skip @[debug.scala 238:18]
      abstractcs.cmderr <= UInt<1>("h00") @[debug.scala 241:23]
      skip @[debug.scala 234:54]
    node _T_407 = eq(io.dmi.req.bits.op, UInt<2>("h02")) @[debug.scala 244:71]
    node _T_408 = and(_T_268, _T_407) @[debug.scala 244:49]
    node _T_410 = eq(_T_408, UInt<1>("h00")) @[debug.scala 244:8]
    when _T_410 : @[debug.scala 244:98]
      io.debugmem.req.bits.fcn <= UInt<1>("h00") @[debug.scala 245:30]
      skip @[debug.scala 244:98]
    reg firstreaddone : UInt<1>, clock @[debug.scala 249:26]
    reg _T_414 : UInt<1>, clock @[debug.scala 251:46]
    _T_414 <= io.debugmem.resp.valid @[debug.scala 251:46]
    node _T_415 = mux(firstreaddone, _T_414, io.dmi.req.valid) @[debug.scala 251:27]
    io.dmi.resp.valid <= _T_415 @[debug.scala 251:21]
    node _T_417 = eq(io.dmi.req.bits.op, UInt<1>("h01")) @[debug.scala 253:72]
    node _T_418 = and(_T_268, _T_417) @[debug.scala 253:49]
    node _T_419 = and(sbcs.sbautoread, firstreaddone) @[debug.scala 253:119]
    node _T_420 = or(_T_418, _T_419) @[debug.scala 253:99]
    when _T_420 : @[debug.scala 253:137]
      io.debugmem.req.bits.addr <= sbaddr @[debug.scala 254:31]
      io.debugmem.req.bits.fcn <= UInt<1>("h00") @[debug.scala 255:30]
      io.debugmem.req.valid <= io.dmi.req.valid @[debug.scala 256:27]
      when io.debugmem.resp.valid : @[debug.scala 259:33]
        sbdata <= io.debugmem.resp.bits.data @[debug.scala 260:14]
        skip @[debug.scala 259:33]
      memreadfire <= UInt<1>("h01") @[debug.scala 262:17]
      firstreaddone <= UInt<1>("h01") @[debug.scala 263:19]
      skip @[debug.scala 253:137]
    node _T_423 = and(memreadfire, io.debugmem.resp.valid) @[debug.scala 266:20]
    when _T_423 : @[debug.scala 267:3]
      sbdata <= io.debugmem.resp.bits.data @[debug.scala 270:12]
      memreadfire <= UInt<1>("h00") @[debug.scala 271:17]
      when sbcs.sbautoincrement : @[debug.scala 273:5]
        node _T_426 = add(sbaddr, UInt<3>("h04")) @[debug.scala 274:24]
        node _T_427 = tail(_T_426, 1) @[debug.scala 274:24]
        sbaddr <= _T_427 @[debug.scala 274:14]
        skip @[debug.scala 273:5]
      skip @[debug.scala 267:3]
    node _T_429 = eq(_T_268, UInt<1>("h00")) @[debug.scala 278:8]
    when _T_429 : @[debug.scala 278:48]
      firstreaddone <= UInt<1>("h00") @[debug.scala 279:19]
      skip @[debug.scala 278:48]
    io.resetcore <= coreresetval @[debug.scala 282:16]
    node _T_432 = eq(io.dmi.req.bits.addr, UInt<7>("h044")) @[debug.scala 284:30]
    node _T_433 = and(_T_432, io.dmi.req.valid) @[debug.scala 284:43]
    when _T_433 : @[debug.scala 284:63]
      coreresetval <= UInt<1>("h00") @[debug.scala 285:18]
      skip @[debug.scala 284:63]
    
  module CtlPath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dcpath : {halt : UInt<1>}, imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, flip dat : {dec_inst : UInt<32>, exe_br_eq : UInt<1>, exe_br_lt : UInt<1>, exe_br_ltu : UInt<1>, exe_br_type : UInt<4>, mem_ctrl_dmem_val : UInt<1>, csr_eret : UInt<1>}, ctl : {dec_stall : UInt<1>, full_stall : UInt<1>, exe_pc_sel : UInt<2>, br_type : UInt<4>, if_kill : UInt<1>, dec_kill : UInt<1>, op1_sel : UInt<2>, op2_sel : UInt<3>, alu_fun : UInt<4>, wb_sel : UInt<2>, rf_wen : UInt<1>, mem_val : UInt<1>, mem_fcn : UInt<2>, mem_typ : UInt<3>, csr_cmd : UInt<3>, fencei : UInt<1>, pipeline_kill : UInt<1>, mem_exception : UInt<1>}}
    
    io.ctl.mem_exception is invalid @[cpath.scala 61:6]
    io.ctl.pipeline_kill is invalid @[cpath.scala 61:6]
    io.ctl.fencei is invalid @[cpath.scala 61:6]
    io.ctl.csr_cmd is invalid @[cpath.scala 61:6]
    io.ctl.mem_typ is invalid @[cpath.scala 61:6]
    io.ctl.mem_fcn is invalid @[cpath.scala 61:6]
    io.ctl.mem_val is invalid @[cpath.scala 61:6]
    io.ctl.rf_wen is invalid @[cpath.scala 61:6]
    io.ctl.wb_sel is invalid @[cpath.scala 61:6]
    io.ctl.alu_fun is invalid @[cpath.scala 61:6]
    io.ctl.op2_sel is invalid @[cpath.scala 61:6]
    io.ctl.op1_sel is invalid @[cpath.scala 61:6]
    io.ctl.dec_kill is invalid @[cpath.scala 61:6]
    io.ctl.if_kill is invalid @[cpath.scala 61:6]
    io.ctl.br_type is invalid @[cpath.scala 61:6]
    io.ctl.exe_pc_sel is invalid @[cpath.scala 61:6]
    io.ctl.full_stall is invalid @[cpath.scala 61:6]
    io.ctl.dec_stall is invalid @[cpath.scala 61:6]
    io.dat.csr_eret is invalid @[cpath.scala 61:6]
    io.dat.mem_ctrl_dmem_val is invalid @[cpath.scala 61:6]
    io.dat.exe_br_type is invalid @[cpath.scala 61:6]
    io.dat.exe_br_ltu is invalid @[cpath.scala 61:6]
    io.dat.exe_br_lt is invalid @[cpath.scala 61:6]
    io.dat.exe_br_eq is invalid @[cpath.scala 61:6]
    io.dat.dec_inst is invalid @[cpath.scala 61:6]
    io.dmem.resp.bits.data is invalid @[cpath.scala 61:6]
    io.dmem.resp.valid is invalid @[cpath.scala 61:6]
    io.dmem.req.bits.typ is invalid @[cpath.scala 61:6]
    io.dmem.req.bits.fcn is invalid @[cpath.scala 61:6]
    io.dmem.req.bits.data is invalid @[cpath.scala 61:6]
    io.dmem.req.bits.addr is invalid @[cpath.scala 61:6]
    io.dmem.req.valid is invalid @[cpath.scala 61:6]
    io.dmem.req.ready is invalid @[cpath.scala 61:6]
    io.imem.resp.bits.data is invalid @[cpath.scala 61:6]
    io.imem.resp.valid is invalid @[cpath.scala 61:6]
    io.imem.req.bits.typ is invalid @[cpath.scala 61:6]
    io.imem.req.bits.fcn is invalid @[cpath.scala 61:6]
    io.imem.req.bits.data is invalid @[cpath.scala 61:6]
    io.imem.req.bits.addr is invalid @[cpath.scala 61:6]
    io.imem.req.valid is invalid @[cpath.scala 61:6]
    io.imem.req.ready is invalid @[cpath.scala 61:6]
    io.dcpath.halt is invalid @[cpath.scala 61:6]
    node _T_232 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_233 = eq(UInt<14>("h02003"), _T_232) @[Lookup.scala 9:38]
    node _T_236 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_237 = eq(UInt<2>("h03"), _T_236) @[Lookup.scala 9:38]
    node _T_240 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_241 = eq(UInt<15>("h04003"), _T_240) @[Lookup.scala 9:38]
    node _T_244 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_245 = eq(UInt<13>("h01003"), _T_244) @[Lookup.scala 9:38]
    node _T_248 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_249 = eq(UInt<15>("h05003"), _T_248) @[Lookup.scala 9:38]
    node _T_252 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_253 = eq(UInt<14>("h02023"), _T_252) @[Lookup.scala 9:38]
    node _T_256 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_257 = eq(UInt<6>("h023"), _T_256) @[Lookup.scala 9:38]
    node _T_260 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_261 = eq(UInt<13>("h01023"), _T_260) @[Lookup.scala 9:38]
    node _T_264 = and(io.dat.dec_inst, UInt<7>("h07f")) @[Lookup.scala 9:38]
    node _T_265 = eq(UInt<5>("h017"), _T_264) @[Lookup.scala 9:38]
    node _T_268 = and(io.dat.dec_inst, UInt<7>("h07f")) @[Lookup.scala 9:38]
    node _T_269 = eq(UInt<6>("h037"), _T_268) @[Lookup.scala 9:38]
    node _T_272 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_273 = eq(UInt<5>("h013"), _T_272) @[Lookup.scala 9:38]
    node _T_276 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_277 = eq(UInt<15>("h07013"), _T_276) @[Lookup.scala 9:38]
    node _T_280 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_281 = eq(UInt<15>("h06013"), _T_280) @[Lookup.scala 9:38]
    node _T_284 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_285 = eq(UInt<15>("h04013"), _T_284) @[Lookup.scala 9:38]
    node _T_288 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_289 = eq(UInt<14>("h02013"), _T_288) @[Lookup.scala 9:38]
    node _T_292 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_293 = eq(UInt<14>("h03013"), _T_292) @[Lookup.scala 9:38]
    node _T_296 = and(io.dat.dec_inst, UInt<32>("h0fc00707f")) @[Lookup.scala 9:38]
    node _T_297 = eq(UInt<13>("h01013"), _T_296) @[Lookup.scala 9:38]
    node _T_300 = and(io.dat.dec_inst, UInt<32>("h0fc00707f")) @[Lookup.scala 9:38]
    node _T_301 = eq(UInt<31>("h040005013"), _T_300) @[Lookup.scala 9:38]
    node _T_304 = and(io.dat.dec_inst, UInt<32>("h0fc00707f")) @[Lookup.scala 9:38]
    node _T_305 = eq(UInt<15>("h05013"), _T_304) @[Lookup.scala 9:38]
    node _T_308 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_309 = eq(UInt<13>("h01033"), _T_308) @[Lookup.scala 9:38]
    node _T_312 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_313 = eq(UInt<6>("h033"), _T_312) @[Lookup.scala 9:38]
    node _T_316 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_317 = eq(UInt<31>("h040000033"), _T_316) @[Lookup.scala 9:38]
    node _T_320 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_321 = eq(UInt<14>("h02033"), _T_320) @[Lookup.scala 9:38]
    node _T_324 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_325 = eq(UInt<14>("h03033"), _T_324) @[Lookup.scala 9:38]
    node _T_328 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_329 = eq(UInt<15>("h07033"), _T_328) @[Lookup.scala 9:38]
    node _T_332 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_333 = eq(UInt<15>("h06033"), _T_332) @[Lookup.scala 9:38]
    node _T_336 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_337 = eq(UInt<15>("h04033"), _T_336) @[Lookup.scala 9:38]
    node _T_340 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_341 = eq(UInt<31>("h040005033"), _T_340) @[Lookup.scala 9:38]
    node _T_344 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_345 = eq(UInt<15>("h05033"), _T_344) @[Lookup.scala 9:38]
    node _T_348 = and(io.dat.dec_inst, UInt<7>("h07f")) @[Lookup.scala 9:38]
    node _T_349 = eq(UInt<7>("h06f"), _T_348) @[Lookup.scala 9:38]
    node _T_352 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_353 = eq(UInt<7>("h067"), _T_352) @[Lookup.scala 9:38]
    node _T_356 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_357 = eq(UInt<7>("h063"), _T_356) @[Lookup.scala 9:38]
    node _T_360 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_361 = eq(UInt<13>("h01063"), _T_360) @[Lookup.scala 9:38]
    node _T_364 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_365 = eq(UInt<15>("h05063"), _T_364) @[Lookup.scala 9:38]
    node _T_368 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_369 = eq(UInt<15>("h07063"), _T_368) @[Lookup.scala 9:38]
    node _T_372 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_373 = eq(UInt<15>("h04063"), _T_372) @[Lookup.scala 9:38]
    node _T_376 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_377 = eq(UInt<15>("h06063"), _T_376) @[Lookup.scala 9:38]
    node _T_380 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_381 = eq(UInt<15>("h05073"), _T_380) @[Lookup.scala 9:38]
    node _T_384 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_385 = eq(UInt<15>("h06073"), _T_384) @[Lookup.scala 9:38]
    node _T_388 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_389 = eq(UInt<13>("h01073"), _T_388) @[Lookup.scala 9:38]
    node _T_392 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_393 = eq(UInt<14>("h02073"), _T_392) @[Lookup.scala 9:38]
    node _T_396 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_397 = eq(UInt<14>("h03073"), _T_396) @[Lookup.scala 9:38]
    node _T_400 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_401 = eq(UInt<15>("h07073"), _T_400) @[Lookup.scala 9:38]
    node _T_404 = and(io.dat.dec_inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_405 = eq(UInt<7>("h073"), _T_404) @[Lookup.scala 9:38]
    node _T_408 = and(io.dat.dec_inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_409 = eq(UInt<30>("h030200073"), _T_408) @[Lookup.scala 9:38]
    node _T_412 = and(io.dat.dec_inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_413 = eq(UInt<31>("h07b200073"), _T_412) @[Lookup.scala 9:38]
    node _T_416 = and(io.dat.dec_inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_417 = eq(UInt<21>("h0100073"), _T_416) @[Lookup.scala 9:38]
    node _T_420 = and(io.dat.dec_inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_421 = eq(UInt<29>("h010500073"), _T_420) @[Lookup.scala 9:38]
    node _T_424 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_425 = eq(UInt<13>("h0100f"), _T_424) @[Lookup.scala 9:38]
    node _T_428 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_429 = eq(UInt<4>("h0f"), _T_428) @[Lookup.scala 9:38]
    node _T_430 = mux(_T_429, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_431 = mux(_T_425, UInt<1>("h01"), _T_430) @[Lookup.scala 11:37]
    node _T_432 = mux(_T_421, UInt<1>("h01"), _T_431) @[Lookup.scala 11:37]
    node _T_433 = mux(_T_417, UInt<1>("h01"), _T_432) @[Lookup.scala 11:37]
    node _T_434 = mux(_T_413, UInt<1>("h01"), _T_433) @[Lookup.scala 11:37]
    node _T_435 = mux(_T_409, UInt<1>("h01"), _T_434) @[Lookup.scala 11:37]
    node _T_436 = mux(_T_405, UInt<1>("h01"), _T_435) @[Lookup.scala 11:37]
    node _T_437 = mux(_T_401, UInt<1>("h01"), _T_436) @[Lookup.scala 11:37]
    node _T_438 = mux(_T_397, UInt<1>("h01"), _T_437) @[Lookup.scala 11:37]
    node _T_439 = mux(_T_393, UInt<1>("h01"), _T_438) @[Lookup.scala 11:37]
    node _T_440 = mux(_T_389, UInt<1>("h01"), _T_439) @[Lookup.scala 11:37]
    node _T_441 = mux(_T_385, UInt<1>("h01"), _T_440) @[Lookup.scala 11:37]
    node _T_442 = mux(_T_381, UInt<1>("h01"), _T_441) @[Lookup.scala 11:37]
    node _T_443 = mux(_T_377, UInt<1>("h01"), _T_442) @[Lookup.scala 11:37]
    node _T_444 = mux(_T_373, UInt<1>("h01"), _T_443) @[Lookup.scala 11:37]
    node _T_445 = mux(_T_369, UInt<1>("h01"), _T_444) @[Lookup.scala 11:37]
    node _T_446 = mux(_T_365, UInt<1>("h01"), _T_445) @[Lookup.scala 11:37]
    node _T_447 = mux(_T_361, UInt<1>("h01"), _T_446) @[Lookup.scala 11:37]
    node _T_448 = mux(_T_357, UInt<1>("h01"), _T_447) @[Lookup.scala 11:37]
    node _T_449 = mux(_T_353, UInt<1>("h01"), _T_448) @[Lookup.scala 11:37]
    node _T_450 = mux(_T_349, UInt<1>("h01"), _T_449) @[Lookup.scala 11:37]
    node _T_451 = mux(_T_345, UInt<1>("h01"), _T_450) @[Lookup.scala 11:37]
    node _T_452 = mux(_T_341, UInt<1>("h01"), _T_451) @[Lookup.scala 11:37]
    node _T_453 = mux(_T_337, UInt<1>("h01"), _T_452) @[Lookup.scala 11:37]
    node _T_454 = mux(_T_333, UInt<1>("h01"), _T_453) @[Lookup.scala 11:37]
    node _T_455 = mux(_T_329, UInt<1>("h01"), _T_454) @[Lookup.scala 11:37]
    node _T_456 = mux(_T_325, UInt<1>("h01"), _T_455) @[Lookup.scala 11:37]
    node _T_457 = mux(_T_321, UInt<1>("h01"), _T_456) @[Lookup.scala 11:37]
    node _T_458 = mux(_T_317, UInt<1>("h01"), _T_457) @[Lookup.scala 11:37]
    node _T_459 = mux(_T_313, UInt<1>("h01"), _T_458) @[Lookup.scala 11:37]
    node _T_460 = mux(_T_309, UInt<1>("h01"), _T_459) @[Lookup.scala 11:37]
    node _T_461 = mux(_T_305, UInt<1>("h01"), _T_460) @[Lookup.scala 11:37]
    node _T_462 = mux(_T_301, UInt<1>("h01"), _T_461) @[Lookup.scala 11:37]
    node _T_463 = mux(_T_297, UInt<1>("h01"), _T_462) @[Lookup.scala 11:37]
    node _T_464 = mux(_T_293, UInt<1>("h01"), _T_463) @[Lookup.scala 11:37]
    node _T_465 = mux(_T_289, UInt<1>("h01"), _T_464) @[Lookup.scala 11:37]
    node _T_466 = mux(_T_285, UInt<1>("h01"), _T_465) @[Lookup.scala 11:37]
    node _T_467 = mux(_T_281, UInt<1>("h01"), _T_466) @[Lookup.scala 11:37]
    node _T_468 = mux(_T_277, UInt<1>("h01"), _T_467) @[Lookup.scala 11:37]
    node _T_469 = mux(_T_273, UInt<1>("h01"), _T_468) @[Lookup.scala 11:37]
    node _T_470 = mux(_T_269, UInt<1>("h01"), _T_469) @[Lookup.scala 11:37]
    node _T_471 = mux(_T_265, UInt<1>("h01"), _T_470) @[Lookup.scala 11:37]
    node _T_472 = mux(_T_261, UInt<1>("h01"), _T_471) @[Lookup.scala 11:37]
    node _T_473 = mux(_T_257, UInt<1>("h01"), _T_472) @[Lookup.scala 11:37]
    node _T_474 = mux(_T_253, UInt<1>("h01"), _T_473) @[Lookup.scala 11:37]
    node _T_475 = mux(_T_249, UInt<1>("h01"), _T_474) @[Lookup.scala 11:37]
    node _T_476 = mux(_T_245, UInt<1>("h01"), _T_475) @[Lookup.scala 11:37]
    node _T_477 = mux(_T_241, UInt<1>("h01"), _T_476) @[Lookup.scala 11:37]
    node _T_478 = mux(_T_237, UInt<1>("h01"), _T_477) @[Lookup.scala 11:37]
    node cs_val_inst = mux(_T_233, UInt<1>("h01"), _T_478) @[Lookup.scala 11:37]
    node _T_479 = mux(_T_429, UInt<4>("h00"), UInt<4>("h00")) @[Lookup.scala 11:37]
    node _T_480 = mux(_T_425, UInt<4>("h00"), _T_479) @[Lookup.scala 11:37]
    node _T_481 = mux(_T_421, UInt<4>("h00"), _T_480) @[Lookup.scala 11:37]
    node _T_482 = mux(_T_417, UInt<4>("h00"), _T_481) @[Lookup.scala 11:37]
    node _T_483 = mux(_T_413, UInt<4>("h00"), _T_482) @[Lookup.scala 11:37]
    node _T_484 = mux(_T_409, UInt<4>("h00"), _T_483) @[Lookup.scala 11:37]
    node _T_485 = mux(_T_405, UInt<4>("h00"), _T_484) @[Lookup.scala 11:37]
    node _T_486 = mux(_T_401, UInt<4>("h00"), _T_485) @[Lookup.scala 11:37]
    node _T_487 = mux(_T_397, UInt<4>("h00"), _T_486) @[Lookup.scala 11:37]
    node _T_488 = mux(_T_393, UInt<4>("h00"), _T_487) @[Lookup.scala 11:37]
    node _T_489 = mux(_T_389, UInt<4>("h00"), _T_488) @[Lookup.scala 11:37]
    node _T_490 = mux(_T_385, UInt<4>("h00"), _T_489) @[Lookup.scala 11:37]
    node _T_491 = mux(_T_381, UInt<4>("h00"), _T_490) @[Lookup.scala 11:37]
    node _T_492 = mux(_T_377, UInt<4>("h06"), _T_491) @[Lookup.scala 11:37]
    node _T_493 = mux(_T_373, UInt<4>("h05"), _T_492) @[Lookup.scala 11:37]
    node _T_494 = mux(_T_369, UInt<4>("h04"), _T_493) @[Lookup.scala 11:37]
    node _T_495 = mux(_T_365, UInt<4>("h03"), _T_494) @[Lookup.scala 11:37]
    node _T_496 = mux(_T_361, UInt<4>("h01"), _T_495) @[Lookup.scala 11:37]
    node _T_497 = mux(_T_357, UInt<4>("h02"), _T_496) @[Lookup.scala 11:37]
    node _T_498 = mux(_T_353, UInt<4>("h08"), _T_497) @[Lookup.scala 11:37]
    node _T_499 = mux(_T_349, UInt<4>("h07"), _T_498) @[Lookup.scala 11:37]
    node _T_500 = mux(_T_345, UInt<4>("h00"), _T_499) @[Lookup.scala 11:37]
    node _T_501 = mux(_T_341, UInt<4>("h00"), _T_500) @[Lookup.scala 11:37]
    node _T_502 = mux(_T_337, UInt<4>("h00"), _T_501) @[Lookup.scala 11:37]
    node _T_503 = mux(_T_333, UInt<4>("h00"), _T_502) @[Lookup.scala 11:37]
    node _T_504 = mux(_T_329, UInt<4>("h00"), _T_503) @[Lookup.scala 11:37]
    node _T_505 = mux(_T_325, UInt<4>("h00"), _T_504) @[Lookup.scala 11:37]
    node _T_506 = mux(_T_321, UInt<4>("h00"), _T_505) @[Lookup.scala 11:37]
    node _T_507 = mux(_T_317, UInt<4>("h00"), _T_506) @[Lookup.scala 11:37]
    node _T_508 = mux(_T_313, UInt<4>("h00"), _T_507) @[Lookup.scala 11:37]
    node _T_509 = mux(_T_309, UInt<4>("h00"), _T_508) @[Lookup.scala 11:37]
    node _T_510 = mux(_T_305, UInt<4>("h00"), _T_509) @[Lookup.scala 11:37]
    node _T_511 = mux(_T_301, UInt<4>("h00"), _T_510) @[Lookup.scala 11:37]
    node _T_512 = mux(_T_297, UInt<4>("h00"), _T_511) @[Lookup.scala 11:37]
    node _T_513 = mux(_T_293, UInt<4>("h00"), _T_512) @[Lookup.scala 11:37]
    node _T_514 = mux(_T_289, UInt<4>("h00"), _T_513) @[Lookup.scala 11:37]
    node _T_515 = mux(_T_285, UInt<4>("h00"), _T_514) @[Lookup.scala 11:37]
    node _T_516 = mux(_T_281, UInt<4>("h00"), _T_515) @[Lookup.scala 11:37]
    node _T_517 = mux(_T_277, UInt<4>("h00"), _T_516) @[Lookup.scala 11:37]
    node _T_518 = mux(_T_273, UInt<4>("h00"), _T_517) @[Lookup.scala 11:37]
    node _T_519 = mux(_T_269, UInt<4>("h00"), _T_518) @[Lookup.scala 11:37]
    node _T_520 = mux(_T_265, UInt<4>("h00"), _T_519) @[Lookup.scala 11:37]
    node _T_521 = mux(_T_261, UInt<4>("h00"), _T_520) @[Lookup.scala 11:37]
    node _T_522 = mux(_T_257, UInt<4>("h00"), _T_521) @[Lookup.scala 11:37]
    node _T_523 = mux(_T_253, UInt<4>("h00"), _T_522) @[Lookup.scala 11:37]
    node _T_524 = mux(_T_249, UInt<4>("h00"), _T_523) @[Lookup.scala 11:37]
    node _T_525 = mux(_T_245, UInt<4>("h00"), _T_524) @[Lookup.scala 11:37]
    node _T_526 = mux(_T_241, UInt<4>("h00"), _T_525) @[Lookup.scala 11:37]
    node _T_527 = mux(_T_237, UInt<4>("h00"), _T_526) @[Lookup.scala 11:37]
    node cs_br_type = mux(_T_233, UInt<4>("h00"), _T_527) @[Lookup.scala 11:37]
    node _T_528 = mux(_T_429, UInt<2>("h00"), UInt<2>("h00")) @[Lookup.scala 11:37]
    node _T_529 = mux(_T_425, UInt<2>("h00"), _T_528) @[Lookup.scala 11:37]
    node _T_530 = mux(_T_421, UInt<2>("h00"), _T_529) @[Lookup.scala 11:37]
    node _T_531 = mux(_T_417, UInt<2>("h00"), _T_530) @[Lookup.scala 11:37]
    node _T_532 = mux(_T_413, UInt<2>("h00"), _T_531) @[Lookup.scala 11:37]
    node _T_533 = mux(_T_409, UInt<2>("h00"), _T_532) @[Lookup.scala 11:37]
    node _T_534 = mux(_T_405, UInt<2>("h00"), _T_533) @[Lookup.scala 11:37]
    node _T_535 = mux(_T_401, UInt<2>("h02"), _T_534) @[Lookup.scala 11:37]
    node _T_536 = mux(_T_397, UInt<2>("h00"), _T_535) @[Lookup.scala 11:37]
    node _T_537 = mux(_T_393, UInt<2>("h00"), _T_536) @[Lookup.scala 11:37]
    node _T_538 = mux(_T_389, UInt<2>("h00"), _T_537) @[Lookup.scala 11:37]
    node _T_539 = mux(_T_385, UInt<2>("h02"), _T_538) @[Lookup.scala 11:37]
    node _T_540 = mux(_T_381, UInt<2>("h02"), _T_539) @[Lookup.scala 11:37]
    node _T_541 = mux(_T_377, UInt<2>("h00"), _T_540) @[Lookup.scala 11:37]
    node _T_542 = mux(_T_373, UInt<2>("h00"), _T_541) @[Lookup.scala 11:37]
    node _T_543 = mux(_T_369, UInt<2>("h00"), _T_542) @[Lookup.scala 11:37]
    node _T_544 = mux(_T_365, UInt<2>("h00"), _T_543) @[Lookup.scala 11:37]
    node _T_545 = mux(_T_361, UInt<2>("h00"), _T_544) @[Lookup.scala 11:37]
    node _T_546 = mux(_T_357, UInt<2>("h00"), _T_545) @[Lookup.scala 11:37]
    node _T_547 = mux(_T_353, UInt<2>("h00"), _T_546) @[Lookup.scala 11:37]
    node _T_548 = mux(_T_349, UInt<2>("h00"), _T_547) @[Lookup.scala 11:37]
    node _T_549 = mux(_T_345, UInt<2>("h00"), _T_548) @[Lookup.scala 11:37]
    node _T_550 = mux(_T_341, UInt<2>("h00"), _T_549) @[Lookup.scala 11:37]
    node _T_551 = mux(_T_337, UInt<2>("h00"), _T_550) @[Lookup.scala 11:37]
    node _T_552 = mux(_T_333, UInt<2>("h00"), _T_551) @[Lookup.scala 11:37]
    node _T_553 = mux(_T_329, UInt<2>("h00"), _T_552) @[Lookup.scala 11:37]
    node _T_554 = mux(_T_325, UInt<2>("h00"), _T_553) @[Lookup.scala 11:37]
    node _T_555 = mux(_T_321, UInt<2>("h00"), _T_554) @[Lookup.scala 11:37]
    node _T_556 = mux(_T_317, UInt<2>("h00"), _T_555) @[Lookup.scala 11:37]
    node _T_557 = mux(_T_313, UInt<2>("h00"), _T_556) @[Lookup.scala 11:37]
    node _T_558 = mux(_T_309, UInt<2>("h00"), _T_557) @[Lookup.scala 11:37]
    node _T_559 = mux(_T_305, UInt<2>("h00"), _T_558) @[Lookup.scala 11:37]
    node _T_560 = mux(_T_301, UInt<2>("h00"), _T_559) @[Lookup.scala 11:37]
    node _T_561 = mux(_T_297, UInt<2>("h00"), _T_560) @[Lookup.scala 11:37]
    node _T_562 = mux(_T_293, UInt<2>("h00"), _T_561) @[Lookup.scala 11:37]
    node _T_563 = mux(_T_289, UInt<2>("h00"), _T_562) @[Lookup.scala 11:37]
    node _T_564 = mux(_T_285, UInt<2>("h00"), _T_563) @[Lookup.scala 11:37]
    node _T_565 = mux(_T_281, UInt<2>("h00"), _T_564) @[Lookup.scala 11:37]
    node _T_566 = mux(_T_277, UInt<2>("h00"), _T_565) @[Lookup.scala 11:37]
    node _T_567 = mux(_T_273, UInt<2>("h00"), _T_566) @[Lookup.scala 11:37]
    node _T_568 = mux(_T_269, UInt<2>("h00"), _T_567) @[Lookup.scala 11:37]
    node _T_569 = mux(_T_265, UInt<2>("h01"), _T_568) @[Lookup.scala 11:37]
    node _T_570 = mux(_T_261, UInt<2>("h00"), _T_569) @[Lookup.scala 11:37]
    node _T_571 = mux(_T_257, UInt<2>("h00"), _T_570) @[Lookup.scala 11:37]
    node _T_572 = mux(_T_253, UInt<2>("h00"), _T_571) @[Lookup.scala 11:37]
    node _T_573 = mux(_T_249, UInt<2>("h00"), _T_572) @[Lookup.scala 11:37]
    node _T_574 = mux(_T_245, UInt<2>("h00"), _T_573) @[Lookup.scala 11:37]
    node _T_575 = mux(_T_241, UInt<2>("h00"), _T_574) @[Lookup.scala 11:37]
    node _T_576 = mux(_T_237, UInt<2>("h00"), _T_575) @[Lookup.scala 11:37]
    node cs_op1_sel = mux(_T_233, UInt<2>("h00"), _T_576) @[Lookup.scala 11:37]
    node _T_577 = mux(_T_429, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 11:37]
    node _T_578 = mux(_T_425, UInt<3>("h00"), _T_577) @[Lookup.scala 11:37]
    node _T_579 = mux(_T_421, UInt<3>("h00"), _T_578) @[Lookup.scala 11:37]
    node _T_580 = mux(_T_417, UInt<3>("h00"), _T_579) @[Lookup.scala 11:37]
    node _T_581 = mux(_T_413, UInt<3>("h00"), _T_580) @[Lookup.scala 11:37]
    node _T_582 = mux(_T_409, UInt<3>("h00"), _T_581) @[Lookup.scala 11:37]
    node _T_583 = mux(_T_405, UInt<3>("h00"), _T_582) @[Lookup.scala 11:37]
    node _T_584 = mux(_T_401, UInt<3>("h00"), _T_583) @[Lookup.scala 11:37]
    node _T_585 = mux(_T_397, UInt<3>("h00"), _T_584) @[Lookup.scala 11:37]
    node _T_586 = mux(_T_393, UInt<3>("h00"), _T_585) @[Lookup.scala 11:37]
    node _T_587 = mux(_T_389, UInt<3>("h00"), _T_586) @[Lookup.scala 11:37]
    node _T_588 = mux(_T_385, UInt<3>("h00"), _T_587) @[Lookup.scala 11:37]
    node _T_589 = mux(_T_381, UInt<3>("h00"), _T_588) @[Lookup.scala 11:37]
    node _T_590 = mux(_T_377, UInt<3>("h03"), _T_589) @[Lookup.scala 11:37]
    node _T_591 = mux(_T_373, UInt<3>("h03"), _T_590) @[Lookup.scala 11:37]
    node _T_592 = mux(_T_369, UInt<3>("h03"), _T_591) @[Lookup.scala 11:37]
    node _T_593 = mux(_T_365, UInt<3>("h03"), _T_592) @[Lookup.scala 11:37]
    node _T_594 = mux(_T_361, UInt<3>("h03"), _T_593) @[Lookup.scala 11:37]
    node _T_595 = mux(_T_357, UInt<3>("h03"), _T_594) @[Lookup.scala 11:37]
    node _T_596 = mux(_T_353, UInt<3>("h01"), _T_595) @[Lookup.scala 11:37]
    node _T_597 = mux(_T_349, UInt<3>("h05"), _T_596) @[Lookup.scala 11:37]
    node _T_598 = mux(_T_345, UInt<3>("h00"), _T_597) @[Lookup.scala 11:37]
    node _T_599 = mux(_T_341, UInt<3>("h00"), _T_598) @[Lookup.scala 11:37]
    node _T_600 = mux(_T_337, UInt<3>("h00"), _T_599) @[Lookup.scala 11:37]
    node _T_601 = mux(_T_333, UInt<3>("h00"), _T_600) @[Lookup.scala 11:37]
    node _T_602 = mux(_T_329, UInt<3>("h00"), _T_601) @[Lookup.scala 11:37]
    node _T_603 = mux(_T_325, UInt<3>("h00"), _T_602) @[Lookup.scala 11:37]
    node _T_604 = mux(_T_321, UInt<3>("h00"), _T_603) @[Lookup.scala 11:37]
    node _T_605 = mux(_T_317, UInt<3>("h00"), _T_604) @[Lookup.scala 11:37]
    node _T_606 = mux(_T_313, UInt<3>("h00"), _T_605) @[Lookup.scala 11:37]
    node _T_607 = mux(_T_309, UInt<3>("h00"), _T_606) @[Lookup.scala 11:37]
    node _T_608 = mux(_T_305, UInt<3>("h01"), _T_607) @[Lookup.scala 11:37]
    node _T_609 = mux(_T_301, UInt<3>("h01"), _T_608) @[Lookup.scala 11:37]
    node _T_610 = mux(_T_297, UInt<3>("h01"), _T_609) @[Lookup.scala 11:37]
    node _T_611 = mux(_T_293, UInt<3>("h01"), _T_610) @[Lookup.scala 11:37]
    node _T_612 = mux(_T_289, UInt<3>("h01"), _T_611) @[Lookup.scala 11:37]
    node _T_613 = mux(_T_285, UInt<3>("h01"), _T_612) @[Lookup.scala 11:37]
    node _T_614 = mux(_T_281, UInt<3>("h01"), _T_613) @[Lookup.scala 11:37]
    node _T_615 = mux(_T_277, UInt<3>("h01"), _T_614) @[Lookup.scala 11:37]
    node _T_616 = mux(_T_273, UInt<3>("h01"), _T_615) @[Lookup.scala 11:37]
    node _T_617 = mux(_T_269, UInt<3>("h04"), _T_616) @[Lookup.scala 11:37]
    node _T_618 = mux(_T_265, UInt<3>("h04"), _T_617) @[Lookup.scala 11:37]
    node _T_619 = mux(_T_261, UInt<3>("h02"), _T_618) @[Lookup.scala 11:37]
    node _T_620 = mux(_T_257, UInt<3>("h02"), _T_619) @[Lookup.scala 11:37]
    node _T_621 = mux(_T_253, UInt<3>("h02"), _T_620) @[Lookup.scala 11:37]
    node _T_622 = mux(_T_249, UInt<3>("h01"), _T_621) @[Lookup.scala 11:37]
    node _T_623 = mux(_T_245, UInt<3>("h01"), _T_622) @[Lookup.scala 11:37]
    node _T_624 = mux(_T_241, UInt<3>("h01"), _T_623) @[Lookup.scala 11:37]
    node _T_625 = mux(_T_237, UInt<3>("h01"), _T_624) @[Lookup.scala 11:37]
    node cs_op2_sel = mux(_T_233, UInt<3>("h01"), _T_625) @[Lookup.scala 11:37]
    node _T_626 = mux(_T_429, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_627 = mux(_T_425, UInt<1>("h00"), _T_626) @[Lookup.scala 11:37]
    node _T_628 = mux(_T_421, UInt<1>("h00"), _T_627) @[Lookup.scala 11:37]
    node _T_629 = mux(_T_417, UInt<1>("h00"), _T_628) @[Lookup.scala 11:37]
    node _T_630 = mux(_T_413, UInt<1>("h00"), _T_629) @[Lookup.scala 11:37]
    node _T_631 = mux(_T_409, UInt<1>("h00"), _T_630) @[Lookup.scala 11:37]
    node _T_632 = mux(_T_405, UInt<1>("h00"), _T_631) @[Lookup.scala 11:37]
    node _T_633 = mux(_T_401, UInt<1>("h01"), _T_632) @[Lookup.scala 11:37]
    node _T_634 = mux(_T_397, UInt<1>("h01"), _T_633) @[Lookup.scala 11:37]
    node _T_635 = mux(_T_393, UInt<1>("h01"), _T_634) @[Lookup.scala 11:37]
    node _T_636 = mux(_T_389, UInt<1>("h01"), _T_635) @[Lookup.scala 11:37]
    node _T_637 = mux(_T_385, UInt<1>("h01"), _T_636) @[Lookup.scala 11:37]
    node _T_638 = mux(_T_381, UInt<1>("h01"), _T_637) @[Lookup.scala 11:37]
    node _T_639 = mux(_T_377, UInt<1>("h01"), _T_638) @[Lookup.scala 11:37]
    node _T_640 = mux(_T_373, UInt<1>("h01"), _T_639) @[Lookup.scala 11:37]
    node _T_641 = mux(_T_369, UInt<1>("h01"), _T_640) @[Lookup.scala 11:37]
    node _T_642 = mux(_T_365, UInt<1>("h01"), _T_641) @[Lookup.scala 11:37]
    node _T_643 = mux(_T_361, UInt<1>("h01"), _T_642) @[Lookup.scala 11:37]
    node _T_644 = mux(_T_357, UInt<1>("h01"), _T_643) @[Lookup.scala 11:37]
    node _T_645 = mux(_T_353, UInt<1>("h01"), _T_644) @[Lookup.scala 11:37]
    node _T_646 = mux(_T_349, UInt<1>("h00"), _T_645) @[Lookup.scala 11:37]
    node _T_647 = mux(_T_345, UInt<1>("h01"), _T_646) @[Lookup.scala 11:37]
    node _T_648 = mux(_T_341, UInt<1>("h01"), _T_647) @[Lookup.scala 11:37]
    node _T_649 = mux(_T_337, UInt<1>("h01"), _T_648) @[Lookup.scala 11:37]
    node _T_650 = mux(_T_333, UInt<1>("h01"), _T_649) @[Lookup.scala 11:37]
    node _T_651 = mux(_T_329, UInt<1>("h01"), _T_650) @[Lookup.scala 11:37]
    node _T_652 = mux(_T_325, UInt<1>("h01"), _T_651) @[Lookup.scala 11:37]
    node _T_653 = mux(_T_321, UInt<1>("h01"), _T_652) @[Lookup.scala 11:37]
    node _T_654 = mux(_T_317, UInt<1>("h01"), _T_653) @[Lookup.scala 11:37]
    node _T_655 = mux(_T_313, UInt<1>("h01"), _T_654) @[Lookup.scala 11:37]
    node _T_656 = mux(_T_309, UInt<1>("h01"), _T_655) @[Lookup.scala 11:37]
    node _T_657 = mux(_T_305, UInt<1>("h01"), _T_656) @[Lookup.scala 11:37]
    node _T_658 = mux(_T_301, UInt<1>("h01"), _T_657) @[Lookup.scala 11:37]
    node _T_659 = mux(_T_297, UInt<1>("h01"), _T_658) @[Lookup.scala 11:37]
    node _T_660 = mux(_T_293, UInt<1>("h01"), _T_659) @[Lookup.scala 11:37]
    node _T_661 = mux(_T_289, UInt<1>("h01"), _T_660) @[Lookup.scala 11:37]
    node _T_662 = mux(_T_285, UInt<1>("h01"), _T_661) @[Lookup.scala 11:37]
    node _T_663 = mux(_T_281, UInt<1>("h01"), _T_662) @[Lookup.scala 11:37]
    node _T_664 = mux(_T_277, UInt<1>("h01"), _T_663) @[Lookup.scala 11:37]
    node _T_665 = mux(_T_273, UInt<1>("h01"), _T_664) @[Lookup.scala 11:37]
    node _T_666 = mux(_T_269, UInt<1>("h00"), _T_665) @[Lookup.scala 11:37]
    node _T_667 = mux(_T_265, UInt<1>("h00"), _T_666) @[Lookup.scala 11:37]
    node _T_668 = mux(_T_261, UInt<1>("h01"), _T_667) @[Lookup.scala 11:37]
    node _T_669 = mux(_T_257, UInt<1>("h01"), _T_668) @[Lookup.scala 11:37]
    node _T_670 = mux(_T_253, UInt<1>("h01"), _T_669) @[Lookup.scala 11:37]
    node _T_671 = mux(_T_249, UInt<1>("h01"), _T_670) @[Lookup.scala 11:37]
    node _T_672 = mux(_T_245, UInt<1>("h01"), _T_671) @[Lookup.scala 11:37]
    node _T_673 = mux(_T_241, UInt<1>("h01"), _T_672) @[Lookup.scala 11:37]
    node _T_674 = mux(_T_237, UInt<1>("h01"), _T_673) @[Lookup.scala 11:37]
    node cs_rs1_oen = mux(_T_233, UInt<1>("h01"), _T_674) @[Lookup.scala 11:37]
    node _T_675 = mux(_T_429, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_676 = mux(_T_425, UInt<1>("h00"), _T_675) @[Lookup.scala 11:37]
    node _T_677 = mux(_T_421, UInt<1>("h00"), _T_676) @[Lookup.scala 11:37]
    node _T_678 = mux(_T_417, UInt<1>("h00"), _T_677) @[Lookup.scala 11:37]
    node _T_679 = mux(_T_413, UInt<1>("h00"), _T_678) @[Lookup.scala 11:37]
    node _T_680 = mux(_T_409, UInt<1>("h00"), _T_679) @[Lookup.scala 11:37]
    node _T_681 = mux(_T_405, UInt<1>("h00"), _T_680) @[Lookup.scala 11:37]
    node _T_682 = mux(_T_401, UInt<1>("h01"), _T_681) @[Lookup.scala 11:37]
    node _T_683 = mux(_T_397, UInt<1>("h01"), _T_682) @[Lookup.scala 11:37]
    node _T_684 = mux(_T_393, UInt<1>("h01"), _T_683) @[Lookup.scala 11:37]
    node _T_685 = mux(_T_389, UInt<1>("h01"), _T_684) @[Lookup.scala 11:37]
    node _T_686 = mux(_T_385, UInt<1>("h01"), _T_685) @[Lookup.scala 11:37]
    node _T_687 = mux(_T_381, UInt<1>("h01"), _T_686) @[Lookup.scala 11:37]
    node _T_688 = mux(_T_377, UInt<1>("h01"), _T_687) @[Lookup.scala 11:37]
    node _T_689 = mux(_T_373, UInt<1>("h01"), _T_688) @[Lookup.scala 11:37]
    node _T_690 = mux(_T_369, UInt<1>("h01"), _T_689) @[Lookup.scala 11:37]
    node _T_691 = mux(_T_365, UInt<1>("h01"), _T_690) @[Lookup.scala 11:37]
    node _T_692 = mux(_T_361, UInt<1>("h01"), _T_691) @[Lookup.scala 11:37]
    node _T_693 = mux(_T_357, UInt<1>("h01"), _T_692) @[Lookup.scala 11:37]
    node _T_694 = mux(_T_353, UInt<1>("h00"), _T_693) @[Lookup.scala 11:37]
    node _T_695 = mux(_T_349, UInt<1>("h00"), _T_694) @[Lookup.scala 11:37]
    node _T_696 = mux(_T_345, UInt<1>("h01"), _T_695) @[Lookup.scala 11:37]
    node _T_697 = mux(_T_341, UInt<1>("h01"), _T_696) @[Lookup.scala 11:37]
    node _T_698 = mux(_T_337, UInt<1>("h01"), _T_697) @[Lookup.scala 11:37]
    node _T_699 = mux(_T_333, UInt<1>("h01"), _T_698) @[Lookup.scala 11:37]
    node _T_700 = mux(_T_329, UInt<1>("h01"), _T_699) @[Lookup.scala 11:37]
    node _T_701 = mux(_T_325, UInt<1>("h01"), _T_700) @[Lookup.scala 11:37]
    node _T_702 = mux(_T_321, UInt<1>("h01"), _T_701) @[Lookup.scala 11:37]
    node _T_703 = mux(_T_317, UInt<1>("h01"), _T_702) @[Lookup.scala 11:37]
    node _T_704 = mux(_T_313, UInt<1>("h01"), _T_703) @[Lookup.scala 11:37]
    node _T_705 = mux(_T_309, UInt<1>("h01"), _T_704) @[Lookup.scala 11:37]
    node _T_706 = mux(_T_305, UInt<1>("h00"), _T_705) @[Lookup.scala 11:37]
    node _T_707 = mux(_T_301, UInt<1>("h00"), _T_706) @[Lookup.scala 11:37]
    node _T_708 = mux(_T_297, UInt<1>("h00"), _T_707) @[Lookup.scala 11:37]
    node _T_709 = mux(_T_293, UInt<1>("h00"), _T_708) @[Lookup.scala 11:37]
    node _T_710 = mux(_T_289, UInt<1>("h00"), _T_709) @[Lookup.scala 11:37]
    node _T_711 = mux(_T_285, UInt<1>("h00"), _T_710) @[Lookup.scala 11:37]
    node _T_712 = mux(_T_281, UInt<1>("h00"), _T_711) @[Lookup.scala 11:37]
    node _T_713 = mux(_T_277, UInt<1>("h00"), _T_712) @[Lookup.scala 11:37]
    node _T_714 = mux(_T_273, UInt<1>("h00"), _T_713) @[Lookup.scala 11:37]
    node _T_715 = mux(_T_269, UInt<1>("h00"), _T_714) @[Lookup.scala 11:37]
    node _T_716 = mux(_T_265, UInt<1>("h00"), _T_715) @[Lookup.scala 11:37]
    node _T_717 = mux(_T_261, UInt<1>("h01"), _T_716) @[Lookup.scala 11:37]
    node _T_718 = mux(_T_257, UInt<1>("h01"), _T_717) @[Lookup.scala 11:37]
    node _T_719 = mux(_T_253, UInt<1>("h01"), _T_718) @[Lookup.scala 11:37]
    node _T_720 = mux(_T_249, UInt<1>("h00"), _T_719) @[Lookup.scala 11:37]
    node _T_721 = mux(_T_245, UInt<1>("h00"), _T_720) @[Lookup.scala 11:37]
    node _T_722 = mux(_T_241, UInt<1>("h00"), _T_721) @[Lookup.scala 11:37]
    node _T_723 = mux(_T_237, UInt<1>("h00"), _T_722) @[Lookup.scala 11:37]
    node cs_rs2_oen = mux(_T_233, UInt<1>("h00"), _T_723) @[Lookup.scala 11:37]
    node _T_724 = mux(_T_429, UInt<4>("h00"), UInt<4>("h00")) @[Lookup.scala 11:37]
    node _T_725 = mux(_T_425, UInt<4>("h00"), _T_724) @[Lookup.scala 11:37]
    node _T_726 = mux(_T_421, UInt<4>("h00"), _T_725) @[Lookup.scala 11:37]
    node _T_727 = mux(_T_417, UInt<4>("h00"), _T_726) @[Lookup.scala 11:37]
    node _T_728 = mux(_T_413, UInt<4>("h00"), _T_727) @[Lookup.scala 11:37]
    node _T_729 = mux(_T_409, UInt<4>("h00"), _T_728) @[Lookup.scala 11:37]
    node _T_730 = mux(_T_405, UInt<4>("h00"), _T_729) @[Lookup.scala 11:37]
    node _T_731 = mux(_T_401, UInt<4>("h0a"), _T_730) @[Lookup.scala 11:37]
    node _T_732 = mux(_T_397, UInt<4>("h0a"), _T_731) @[Lookup.scala 11:37]
    node _T_733 = mux(_T_393, UInt<4>("h0a"), _T_732) @[Lookup.scala 11:37]
    node _T_734 = mux(_T_389, UInt<4>("h0a"), _T_733) @[Lookup.scala 11:37]
    node _T_735 = mux(_T_385, UInt<4>("h0a"), _T_734) @[Lookup.scala 11:37]
    node _T_736 = mux(_T_381, UInt<4>("h0a"), _T_735) @[Lookup.scala 11:37]
    node _T_737 = mux(_T_377, UInt<4>("h00"), _T_736) @[Lookup.scala 11:37]
    node _T_738 = mux(_T_373, UInt<4>("h00"), _T_737) @[Lookup.scala 11:37]
    node _T_739 = mux(_T_369, UInt<4>("h00"), _T_738) @[Lookup.scala 11:37]
    node _T_740 = mux(_T_365, UInt<4>("h00"), _T_739) @[Lookup.scala 11:37]
    node _T_741 = mux(_T_361, UInt<4>("h00"), _T_740) @[Lookup.scala 11:37]
    node _T_742 = mux(_T_357, UInt<4>("h00"), _T_741) @[Lookup.scala 11:37]
    node _T_743 = mux(_T_353, UInt<4>("h00"), _T_742) @[Lookup.scala 11:37]
    node _T_744 = mux(_T_349, UInt<4>("h00"), _T_743) @[Lookup.scala 11:37]
    node _T_745 = mux(_T_345, UInt<4>("h03"), _T_744) @[Lookup.scala 11:37]
    node _T_746 = mux(_T_341, UInt<4>("h04"), _T_745) @[Lookup.scala 11:37]
    node _T_747 = mux(_T_337, UInt<4>("h07"), _T_746) @[Lookup.scala 11:37]
    node _T_748 = mux(_T_333, UInt<4>("h06"), _T_747) @[Lookup.scala 11:37]
    node _T_749 = mux(_T_329, UInt<4>("h05"), _T_748) @[Lookup.scala 11:37]
    node _T_750 = mux(_T_325, UInt<4>("h09"), _T_749) @[Lookup.scala 11:37]
    node _T_751 = mux(_T_321, UInt<4>("h08"), _T_750) @[Lookup.scala 11:37]
    node _T_752 = mux(_T_317, UInt<4>("h01"), _T_751) @[Lookup.scala 11:37]
    node _T_753 = mux(_T_313, UInt<4>("h00"), _T_752) @[Lookup.scala 11:37]
    node _T_754 = mux(_T_309, UInt<4>("h02"), _T_753) @[Lookup.scala 11:37]
    node _T_755 = mux(_T_305, UInt<4>("h03"), _T_754) @[Lookup.scala 11:37]
    node _T_756 = mux(_T_301, UInt<4>("h04"), _T_755) @[Lookup.scala 11:37]
    node _T_757 = mux(_T_297, UInt<4>("h02"), _T_756) @[Lookup.scala 11:37]
    node _T_758 = mux(_T_293, UInt<4>("h09"), _T_757) @[Lookup.scala 11:37]
    node _T_759 = mux(_T_289, UInt<4>("h08"), _T_758) @[Lookup.scala 11:37]
    node _T_760 = mux(_T_285, UInt<4>("h07"), _T_759) @[Lookup.scala 11:37]
    node _T_761 = mux(_T_281, UInt<4>("h06"), _T_760) @[Lookup.scala 11:37]
    node _T_762 = mux(_T_277, UInt<4>("h05"), _T_761) @[Lookup.scala 11:37]
    node _T_763 = mux(_T_273, UInt<4>("h00"), _T_762) @[Lookup.scala 11:37]
    node _T_764 = mux(_T_269, UInt<4>("h0b"), _T_763) @[Lookup.scala 11:37]
    node _T_765 = mux(_T_265, UInt<4>("h00"), _T_764) @[Lookup.scala 11:37]
    node _T_766 = mux(_T_261, UInt<4>("h00"), _T_765) @[Lookup.scala 11:37]
    node _T_767 = mux(_T_257, UInt<4>("h00"), _T_766) @[Lookup.scala 11:37]
    node _T_768 = mux(_T_253, UInt<4>("h00"), _T_767) @[Lookup.scala 11:37]
    node _T_769 = mux(_T_249, UInt<4>("h00"), _T_768) @[Lookup.scala 11:37]
    node _T_770 = mux(_T_245, UInt<4>("h00"), _T_769) @[Lookup.scala 11:37]
    node _T_771 = mux(_T_241, UInt<4>("h00"), _T_770) @[Lookup.scala 11:37]
    node _T_772 = mux(_T_237, UInt<4>("h00"), _T_771) @[Lookup.scala 11:37]
    node cs0_0 = mux(_T_233, UInt<4>("h00"), _T_772) @[Lookup.scala 11:37]
    node _T_773 = mux(_T_429, UInt<2>("h00"), UInt<2>("h00")) @[Lookup.scala 11:37]
    node _T_774 = mux(_T_425, UInt<2>("h00"), _T_773) @[Lookup.scala 11:37]
    node _T_775 = mux(_T_421, UInt<2>("h00"), _T_774) @[Lookup.scala 11:37]
    node _T_776 = mux(_T_417, UInt<2>("h00"), _T_775) @[Lookup.scala 11:37]
    node _T_777 = mux(_T_413, UInt<2>("h00"), _T_776) @[Lookup.scala 11:37]
    node _T_778 = mux(_T_409, UInt<2>("h00"), _T_777) @[Lookup.scala 11:37]
    node _T_779 = mux(_T_405, UInt<2>("h00"), _T_778) @[Lookup.scala 11:37]
    node _T_780 = mux(_T_401, UInt<2>("h03"), _T_779) @[Lookup.scala 11:37]
    node _T_781 = mux(_T_397, UInt<2>("h03"), _T_780) @[Lookup.scala 11:37]
    node _T_782 = mux(_T_393, UInt<2>("h03"), _T_781) @[Lookup.scala 11:37]
    node _T_783 = mux(_T_389, UInt<2>("h03"), _T_782) @[Lookup.scala 11:37]
    node _T_784 = mux(_T_385, UInt<2>("h03"), _T_783) @[Lookup.scala 11:37]
    node _T_785 = mux(_T_381, UInt<2>("h03"), _T_784) @[Lookup.scala 11:37]
    node _T_786 = mux(_T_377, UInt<2>("h00"), _T_785) @[Lookup.scala 11:37]
    node _T_787 = mux(_T_373, UInt<2>("h00"), _T_786) @[Lookup.scala 11:37]
    node _T_788 = mux(_T_369, UInt<2>("h00"), _T_787) @[Lookup.scala 11:37]
    node _T_789 = mux(_T_365, UInt<2>("h00"), _T_788) @[Lookup.scala 11:37]
    node _T_790 = mux(_T_361, UInt<2>("h00"), _T_789) @[Lookup.scala 11:37]
    node _T_791 = mux(_T_357, UInt<2>("h00"), _T_790) @[Lookup.scala 11:37]
    node _T_792 = mux(_T_353, UInt<2>("h02"), _T_791) @[Lookup.scala 11:37]
    node _T_793 = mux(_T_349, UInt<2>("h02"), _T_792) @[Lookup.scala 11:37]
    node _T_794 = mux(_T_345, UInt<2>("h00"), _T_793) @[Lookup.scala 11:37]
    node _T_795 = mux(_T_341, UInt<2>("h00"), _T_794) @[Lookup.scala 11:37]
    node _T_796 = mux(_T_337, UInt<2>("h00"), _T_795) @[Lookup.scala 11:37]
    node _T_797 = mux(_T_333, UInt<2>("h00"), _T_796) @[Lookup.scala 11:37]
    node _T_798 = mux(_T_329, UInt<2>("h00"), _T_797) @[Lookup.scala 11:37]
    node _T_799 = mux(_T_325, UInt<2>("h00"), _T_798) @[Lookup.scala 11:37]
    node _T_800 = mux(_T_321, UInt<2>("h00"), _T_799) @[Lookup.scala 11:37]
    node _T_801 = mux(_T_317, UInt<2>("h00"), _T_800) @[Lookup.scala 11:37]
    node _T_802 = mux(_T_313, UInt<2>("h00"), _T_801) @[Lookup.scala 11:37]
    node _T_803 = mux(_T_309, UInt<2>("h00"), _T_802) @[Lookup.scala 11:37]
    node _T_804 = mux(_T_305, UInt<2>("h00"), _T_803) @[Lookup.scala 11:37]
    node _T_805 = mux(_T_301, UInt<2>("h00"), _T_804) @[Lookup.scala 11:37]
    node _T_806 = mux(_T_297, UInt<2>("h00"), _T_805) @[Lookup.scala 11:37]
    node _T_807 = mux(_T_293, UInt<2>("h00"), _T_806) @[Lookup.scala 11:37]
    node _T_808 = mux(_T_289, UInt<2>("h00"), _T_807) @[Lookup.scala 11:37]
    node _T_809 = mux(_T_285, UInt<2>("h00"), _T_808) @[Lookup.scala 11:37]
    node _T_810 = mux(_T_281, UInt<2>("h00"), _T_809) @[Lookup.scala 11:37]
    node _T_811 = mux(_T_277, UInt<2>("h00"), _T_810) @[Lookup.scala 11:37]
    node _T_812 = mux(_T_273, UInt<2>("h00"), _T_811) @[Lookup.scala 11:37]
    node _T_813 = mux(_T_269, UInt<2>("h00"), _T_812) @[Lookup.scala 11:37]
    node _T_814 = mux(_T_265, UInt<2>("h00"), _T_813) @[Lookup.scala 11:37]
    node _T_815 = mux(_T_261, UInt<2>("h00"), _T_814) @[Lookup.scala 11:37]
    node _T_816 = mux(_T_257, UInt<2>("h00"), _T_815) @[Lookup.scala 11:37]
    node _T_817 = mux(_T_253, UInt<2>("h00"), _T_816) @[Lookup.scala 11:37]
    node _T_818 = mux(_T_249, UInt<2>("h01"), _T_817) @[Lookup.scala 11:37]
    node _T_819 = mux(_T_245, UInt<2>("h01"), _T_818) @[Lookup.scala 11:37]
    node _T_820 = mux(_T_241, UInt<2>("h01"), _T_819) @[Lookup.scala 11:37]
    node _T_821 = mux(_T_237, UInt<2>("h01"), _T_820) @[Lookup.scala 11:37]
    node cs0_1 = mux(_T_233, UInt<2>("h01"), _T_821) @[Lookup.scala 11:37]
    node _T_822 = mux(_T_429, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_823 = mux(_T_425, UInt<1>("h00"), _T_822) @[Lookup.scala 11:37]
    node _T_824 = mux(_T_421, UInt<1>("h00"), _T_823) @[Lookup.scala 11:37]
    node _T_825 = mux(_T_417, UInt<1>("h00"), _T_824) @[Lookup.scala 11:37]
    node _T_826 = mux(_T_413, UInt<1>("h00"), _T_825) @[Lookup.scala 11:37]
    node _T_827 = mux(_T_409, UInt<1>("h00"), _T_826) @[Lookup.scala 11:37]
    node _T_828 = mux(_T_405, UInt<1>("h00"), _T_827) @[Lookup.scala 11:37]
    node _T_829 = mux(_T_401, UInt<1>("h01"), _T_828) @[Lookup.scala 11:37]
    node _T_830 = mux(_T_397, UInt<1>("h01"), _T_829) @[Lookup.scala 11:37]
    node _T_831 = mux(_T_393, UInt<1>("h01"), _T_830) @[Lookup.scala 11:37]
    node _T_832 = mux(_T_389, UInt<1>("h01"), _T_831) @[Lookup.scala 11:37]
    node _T_833 = mux(_T_385, UInt<1>("h01"), _T_832) @[Lookup.scala 11:37]
    node _T_834 = mux(_T_381, UInt<1>("h01"), _T_833) @[Lookup.scala 11:37]
    node _T_835 = mux(_T_377, UInt<1>("h00"), _T_834) @[Lookup.scala 11:37]
    node _T_836 = mux(_T_373, UInt<1>("h00"), _T_835) @[Lookup.scala 11:37]
    node _T_837 = mux(_T_369, UInt<1>("h00"), _T_836) @[Lookup.scala 11:37]
    node _T_838 = mux(_T_365, UInt<1>("h00"), _T_837) @[Lookup.scala 11:37]
    node _T_839 = mux(_T_361, UInt<1>("h00"), _T_838) @[Lookup.scala 11:37]
    node _T_840 = mux(_T_357, UInt<1>("h00"), _T_839) @[Lookup.scala 11:37]
    node _T_841 = mux(_T_353, UInt<1>("h01"), _T_840) @[Lookup.scala 11:37]
    node _T_842 = mux(_T_349, UInt<1>("h01"), _T_841) @[Lookup.scala 11:37]
    node _T_843 = mux(_T_345, UInt<1>("h01"), _T_842) @[Lookup.scala 11:37]
    node _T_844 = mux(_T_341, UInt<1>("h01"), _T_843) @[Lookup.scala 11:37]
    node _T_845 = mux(_T_337, UInt<1>("h01"), _T_844) @[Lookup.scala 11:37]
    node _T_846 = mux(_T_333, UInt<1>("h01"), _T_845) @[Lookup.scala 11:37]
    node _T_847 = mux(_T_329, UInt<1>("h01"), _T_846) @[Lookup.scala 11:37]
    node _T_848 = mux(_T_325, UInt<1>("h01"), _T_847) @[Lookup.scala 11:37]
    node _T_849 = mux(_T_321, UInt<1>("h01"), _T_848) @[Lookup.scala 11:37]
    node _T_850 = mux(_T_317, UInt<1>("h01"), _T_849) @[Lookup.scala 11:37]
    node _T_851 = mux(_T_313, UInt<1>("h01"), _T_850) @[Lookup.scala 11:37]
    node _T_852 = mux(_T_309, UInt<1>("h01"), _T_851) @[Lookup.scala 11:37]
    node _T_853 = mux(_T_305, UInt<1>("h01"), _T_852) @[Lookup.scala 11:37]
    node _T_854 = mux(_T_301, UInt<1>("h01"), _T_853) @[Lookup.scala 11:37]
    node _T_855 = mux(_T_297, UInt<1>("h01"), _T_854) @[Lookup.scala 11:37]
    node _T_856 = mux(_T_293, UInt<1>("h01"), _T_855) @[Lookup.scala 11:37]
    node _T_857 = mux(_T_289, UInt<1>("h01"), _T_856) @[Lookup.scala 11:37]
    node _T_858 = mux(_T_285, UInt<1>("h01"), _T_857) @[Lookup.scala 11:37]
    node _T_859 = mux(_T_281, UInt<1>("h01"), _T_858) @[Lookup.scala 11:37]
    node _T_860 = mux(_T_277, UInt<1>("h01"), _T_859) @[Lookup.scala 11:37]
    node _T_861 = mux(_T_273, UInt<1>("h01"), _T_860) @[Lookup.scala 11:37]
    node _T_862 = mux(_T_269, UInt<1>("h01"), _T_861) @[Lookup.scala 11:37]
    node _T_863 = mux(_T_265, UInt<1>("h01"), _T_862) @[Lookup.scala 11:37]
    node _T_864 = mux(_T_261, UInt<1>("h00"), _T_863) @[Lookup.scala 11:37]
    node _T_865 = mux(_T_257, UInt<1>("h00"), _T_864) @[Lookup.scala 11:37]
    node _T_866 = mux(_T_253, UInt<1>("h00"), _T_865) @[Lookup.scala 11:37]
    node _T_867 = mux(_T_249, UInt<1>("h01"), _T_866) @[Lookup.scala 11:37]
    node _T_868 = mux(_T_245, UInt<1>("h01"), _T_867) @[Lookup.scala 11:37]
    node _T_869 = mux(_T_241, UInt<1>("h01"), _T_868) @[Lookup.scala 11:37]
    node _T_870 = mux(_T_237, UInt<1>("h01"), _T_869) @[Lookup.scala 11:37]
    node cs0_2 = mux(_T_233, UInt<1>("h01"), _T_870) @[Lookup.scala 11:37]
    node _T_871 = mux(_T_429, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_872 = mux(_T_425, UInt<1>("h00"), _T_871) @[Lookup.scala 11:37]
    node _T_873 = mux(_T_421, UInt<1>("h00"), _T_872) @[Lookup.scala 11:37]
    node _T_874 = mux(_T_417, UInt<1>("h00"), _T_873) @[Lookup.scala 11:37]
    node _T_875 = mux(_T_413, UInt<1>("h00"), _T_874) @[Lookup.scala 11:37]
    node _T_876 = mux(_T_409, UInt<1>("h00"), _T_875) @[Lookup.scala 11:37]
    node _T_877 = mux(_T_405, UInt<1>("h00"), _T_876) @[Lookup.scala 11:37]
    node _T_878 = mux(_T_401, UInt<1>("h00"), _T_877) @[Lookup.scala 11:37]
    node _T_879 = mux(_T_397, UInt<1>("h00"), _T_878) @[Lookup.scala 11:37]
    node _T_880 = mux(_T_393, UInt<1>("h00"), _T_879) @[Lookup.scala 11:37]
    node _T_881 = mux(_T_389, UInt<1>("h00"), _T_880) @[Lookup.scala 11:37]
    node _T_882 = mux(_T_385, UInt<1>("h00"), _T_881) @[Lookup.scala 11:37]
    node _T_883 = mux(_T_381, UInt<1>("h00"), _T_882) @[Lookup.scala 11:37]
    node _T_884 = mux(_T_377, UInt<1>("h00"), _T_883) @[Lookup.scala 11:37]
    node _T_885 = mux(_T_373, UInt<1>("h00"), _T_884) @[Lookup.scala 11:37]
    node _T_886 = mux(_T_369, UInt<1>("h00"), _T_885) @[Lookup.scala 11:37]
    node _T_887 = mux(_T_365, UInt<1>("h00"), _T_886) @[Lookup.scala 11:37]
    node _T_888 = mux(_T_361, UInt<1>("h00"), _T_887) @[Lookup.scala 11:37]
    node _T_889 = mux(_T_357, UInt<1>("h00"), _T_888) @[Lookup.scala 11:37]
    node _T_890 = mux(_T_353, UInt<1>("h00"), _T_889) @[Lookup.scala 11:37]
    node _T_891 = mux(_T_349, UInt<1>("h00"), _T_890) @[Lookup.scala 11:37]
    node _T_892 = mux(_T_345, UInt<1>("h00"), _T_891) @[Lookup.scala 11:37]
    node _T_893 = mux(_T_341, UInt<1>("h00"), _T_892) @[Lookup.scala 11:37]
    node _T_894 = mux(_T_337, UInt<1>("h00"), _T_893) @[Lookup.scala 11:37]
    node _T_895 = mux(_T_333, UInt<1>("h00"), _T_894) @[Lookup.scala 11:37]
    node _T_896 = mux(_T_329, UInt<1>("h00"), _T_895) @[Lookup.scala 11:37]
    node _T_897 = mux(_T_325, UInt<1>("h00"), _T_896) @[Lookup.scala 11:37]
    node _T_898 = mux(_T_321, UInt<1>("h00"), _T_897) @[Lookup.scala 11:37]
    node _T_899 = mux(_T_317, UInt<1>("h00"), _T_898) @[Lookup.scala 11:37]
    node _T_900 = mux(_T_313, UInt<1>("h00"), _T_899) @[Lookup.scala 11:37]
    node _T_901 = mux(_T_309, UInt<1>("h00"), _T_900) @[Lookup.scala 11:37]
    node _T_902 = mux(_T_305, UInt<1>("h00"), _T_901) @[Lookup.scala 11:37]
    node _T_903 = mux(_T_301, UInt<1>("h00"), _T_902) @[Lookup.scala 11:37]
    node _T_904 = mux(_T_297, UInt<1>("h00"), _T_903) @[Lookup.scala 11:37]
    node _T_905 = mux(_T_293, UInt<1>("h00"), _T_904) @[Lookup.scala 11:37]
    node _T_906 = mux(_T_289, UInt<1>("h00"), _T_905) @[Lookup.scala 11:37]
    node _T_907 = mux(_T_285, UInt<1>("h00"), _T_906) @[Lookup.scala 11:37]
    node _T_908 = mux(_T_281, UInt<1>("h00"), _T_907) @[Lookup.scala 11:37]
    node _T_909 = mux(_T_277, UInt<1>("h00"), _T_908) @[Lookup.scala 11:37]
    node _T_910 = mux(_T_273, UInt<1>("h00"), _T_909) @[Lookup.scala 11:37]
    node _T_911 = mux(_T_269, UInt<1>("h00"), _T_910) @[Lookup.scala 11:37]
    node _T_912 = mux(_T_265, UInt<1>("h00"), _T_911) @[Lookup.scala 11:37]
    node _T_913 = mux(_T_261, UInt<1>("h01"), _T_912) @[Lookup.scala 11:37]
    node _T_914 = mux(_T_257, UInt<1>("h01"), _T_913) @[Lookup.scala 11:37]
    node _T_915 = mux(_T_253, UInt<1>("h01"), _T_914) @[Lookup.scala 11:37]
    node _T_916 = mux(_T_249, UInt<1>("h01"), _T_915) @[Lookup.scala 11:37]
    node _T_917 = mux(_T_245, UInt<1>("h01"), _T_916) @[Lookup.scala 11:37]
    node _T_918 = mux(_T_241, UInt<1>("h01"), _T_917) @[Lookup.scala 11:37]
    node _T_919 = mux(_T_237, UInt<1>("h01"), _T_918) @[Lookup.scala 11:37]
    node cs0_3 = mux(_T_233, UInt<1>("h01"), _T_919) @[Lookup.scala 11:37]
    node _T_920 = mux(_T_429, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_921 = mux(_T_425, UInt<1>("h00"), _T_920) @[Lookup.scala 11:37]
    node _T_922 = mux(_T_421, UInt<1>("h00"), _T_921) @[Lookup.scala 11:37]
    node _T_923 = mux(_T_417, UInt<1>("h00"), _T_922) @[Lookup.scala 11:37]
    node _T_924 = mux(_T_413, UInt<1>("h00"), _T_923) @[Lookup.scala 11:37]
    node _T_925 = mux(_T_409, UInt<1>("h00"), _T_924) @[Lookup.scala 11:37]
    node _T_926 = mux(_T_405, UInt<1>("h00"), _T_925) @[Lookup.scala 11:37]
    node _T_927 = mux(_T_401, UInt<1>("h00"), _T_926) @[Lookup.scala 11:37]
    node _T_928 = mux(_T_397, UInt<1>("h00"), _T_927) @[Lookup.scala 11:37]
    node _T_929 = mux(_T_393, UInt<1>("h00"), _T_928) @[Lookup.scala 11:37]
    node _T_930 = mux(_T_389, UInt<1>("h00"), _T_929) @[Lookup.scala 11:37]
    node _T_931 = mux(_T_385, UInt<1>("h00"), _T_930) @[Lookup.scala 11:37]
    node _T_932 = mux(_T_381, UInt<1>("h00"), _T_931) @[Lookup.scala 11:37]
    node _T_933 = mux(_T_377, UInt<1>("h00"), _T_932) @[Lookup.scala 11:37]
    node _T_934 = mux(_T_373, UInt<1>("h00"), _T_933) @[Lookup.scala 11:37]
    node _T_935 = mux(_T_369, UInt<1>("h00"), _T_934) @[Lookup.scala 11:37]
    node _T_936 = mux(_T_365, UInt<1>("h00"), _T_935) @[Lookup.scala 11:37]
    node _T_937 = mux(_T_361, UInt<1>("h00"), _T_936) @[Lookup.scala 11:37]
    node _T_938 = mux(_T_357, UInt<1>("h00"), _T_937) @[Lookup.scala 11:37]
    node _T_939 = mux(_T_353, UInt<1>("h00"), _T_938) @[Lookup.scala 11:37]
    node _T_940 = mux(_T_349, UInt<1>("h00"), _T_939) @[Lookup.scala 11:37]
    node _T_941 = mux(_T_345, UInt<1>("h00"), _T_940) @[Lookup.scala 11:37]
    node _T_942 = mux(_T_341, UInt<1>("h00"), _T_941) @[Lookup.scala 11:37]
    node _T_943 = mux(_T_337, UInt<1>("h00"), _T_942) @[Lookup.scala 11:37]
    node _T_944 = mux(_T_333, UInt<1>("h00"), _T_943) @[Lookup.scala 11:37]
    node _T_945 = mux(_T_329, UInt<1>("h00"), _T_944) @[Lookup.scala 11:37]
    node _T_946 = mux(_T_325, UInt<1>("h00"), _T_945) @[Lookup.scala 11:37]
    node _T_947 = mux(_T_321, UInt<1>("h00"), _T_946) @[Lookup.scala 11:37]
    node _T_948 = mux(_T_317, UInt<1>("h00"), _T_947) @[Lookup.scala 11:37]
    node _T_949 = mux(_T_313, UInt<1>("h00"), _T_948) @[Lookup.scala 11:37]
    node _T_950 = mux(_T_309, UInt<1>("h00"), _T_949) @[Lookup.scala 11:37]
    node _T_951 = mux(_T_305, UInt<1>("h00"), _T_950) @[Lookup.scala 11:37]
    node _T_952 = mux(_T_301, UInt<1>("h00"), _T_951) @[Lookup.scala 11:37]
    node _T_953 = mux(_T_297, UInt<1>("h00"), _T_952) @[Lookup.scala 11:37]
    node _T_954 = mux(_T_293, UInt<1>("h00"), _T_953) @[Lookup.scala 11:37]
    node _T_955 = mux(_T_289, UInt<1>("h00"), _T_954) @[Lookup.scala 11:37]
    node _T_956 = mux(_T_285, UInt<1>("h00"), _T_955) @[Lookup.scala 11:37]
    node _T_957 = mux(_T_281, UInt<1>("h00"), _T_956) @[Lookup.scala 11:37]
    node _T_958 = mux(_T_277, UInt<1>("h00"), _T_957) @[Lookup.scala 11:37]
    node _T_959 = mux(_T_273, UInt<1>("h00"), _T_958) @[Lookup.scala 11:37]
    node _T_960 = mux(_T_269, UInt<1>("h00"), _T_959) @[Lookup.scala 11:37]
    node _T_961 = mux(_T_265, UInt<1>("h00"), _T_960) @[Lookup.scala 11:37]
    node _T_962 = mux(_T_261, UInt<1>("h01"), _T_961) @[Lookup.scala 11:37]
    node _T_963 = mux(_T_257, UInt<1>("h01"), _T_962) @[Lookup.scala 11:37]
    node _T_964 = mux(_T_253, UInt<1>("h01"), _T_963) @[Lookup.scala 11:37]
    node _T_965 = mux(_T_249, UInt<1>("h00"), _T_964) @[Lookup.scala 11:37]
    node _T_966 = mux(_T_245, UInt<1>("h00"), _T_965) @[Lookup.scala 11:37]
    node _T_967 = mux(_T_241, UInt<1>("h00"), _T_966) @[Lookup.scala 11:37]
    node _T_968 = mux(_T_237, UInt<1>("h00"), _T_967) @[Lookup.scala 11:37]
    node cs0_4 = mux(_T_233, UInt<1>("h00"), _T_968) @[Lookup.scala 11:37]
    node _T_969 = mux(_T_429, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 11:37]
    node _T_970 = mux(_T_425, UInt<3>("h00"), _T_969) @[Lookup.scala 11:37]
    node _T_971 = mux(_T_421, UInt<3>("h00"), _T_970) @[Lookup.scala 11:37]
    node _T_972 = mux(_T_417, UInt<3>("h00"), _T_971) @[Lookup.scala 11:37]
    node _T_973 = mux(_T_413, UInt<3>("h00"), _T_972) @[Lookup.scala 11:37]
    node _T_974 = mux(_T_409, UInt<3>("h00"), _T_973) @[Lookup.scala 11:37]
    node _T_975 = mux(_T_405, UInt<3>("h00"), _T_974) @[Lookup.scala 11:37]
    node _T_976 = mux(_T_401, UInt<3>("h00"), _T_975) @[Lookup.scala 11:37]
    node _T_977 = mux(_T_397, UInt<3>("h00"), _T_976) @[Lookup.scala 11:37]
    node _T_978 = mux(_T_393, UInt<3>("h00"), _T_977) @[Lookup.scala 11:37]
    node _T_979 = mux(_T_389, UInt<3>("h00"), _T_978) @[Lookup.scala 11:37]
    node _T_980 = mux(_T_385, UInt<3>("h00"), _T_979) @[Lookup.scala 11:37]
    node _T_981 = mux(_T_381, UInt<3>("h00"), _T_980) @[Lookup.scala 11:37]
    node _T_982 = mux(_T_377, UInt<3>("h00"), _T_981) @[Lookup.scala 11:37]
    node _T_983 = mux(_T_373, UInt<3>("h00"), _T_982) @[Lookup.scala 11:37]
    node _T_984 = mux(_T_369, UInt<3>("h00"), _T_983) @[Lookup.scala 11:37]
    node _T_985 = mux(_T_365, UInt<3>("h00"), _T_984) @[Lookup.scala 11:37]
    node _T_986 = mux(_T_361, UInt<3>("h00"), _T_985) @[Lookup.scala 11:37]
    node _T_987 = mux(_T_357, UInt<3>("h00"), _T_986) @[Lookup.scala 11:37]
    node _T_988 = mux(_T_353, UInt<3>("h00"), _T_987) @[Lookup.scala 11:37]
    node _T_989 = mux(_T_349, UInt<3>("h00"), _T_988) @[Lookup.scala 11:37]
    node _T_990 = mux(_T_345, UInt<3>("h00"), _T_989) @[Lookup.scala 11:37]
    node _T_991 = mux(_T_341, UInt<3>("h00"), _T_990) @[Lookup.scala 11:37]
    node _T_992 = mux(_T_337, UInt<3>("h00"), _T_991) @[Lookup.scala 11:37]
    node _T_993 = mux(_T_333, UInt<3>("h00"), _T_992) @[Lookup.scala 11:37]
    node _T_994 = mux(_T_329, UInt<3>("h00"), _T_993) @[Lookup.scala 11:37]
    node _T_995 = mux(_T_325, UInt<3>("h00"), _T_994) @[Lookup.scala 11:37]
    node _T_996 = mux(_T_321, UInt<3>("h00"), _T_995) @[Lookup.scala 11:37]
    node _T_997 = mux(_T_317, UInt<3>("h00"), _T_996) @[Lookup.scala 11:37]
    node _T_998 = mux(_T_313, UInt<3>("h00"), _T_997) @[Lookup.scala 11:37]
    node _T_999 = mux(_T_309, UInt<3>("h00"), _T_998) @[Lookup.scala 11:37]
    node _T_1000 = mux(_T_305, UInt<3>("h00"), _T_999) @[Lookup.scala 11:37]
    node _T_1001 = mux(_T_301, UInt<3>("h00"), _T_1000) @[Lookup.scala 11:37]
    node _T_1002 = mux(_T_297, UInt<3>("h00"), _T_1001) @[Lookup.scala 11:37]
    node _T_1003 = mux(_T_293, UInt<3>("h00"), _T_1002) @[Lookup.scala 11:37]
    node _T_1004 = mux(_T_289, UInt<3>("h00"), _T_1003) @[Lookup.scala 11:37]
    node _T_1005 = mux(_T_285, UInt<3>("h00"), _T_1004) @[Lookup.scala 11:37]
    node _T_1006 = mux(_T_281, UInt<3>("h00"), _T_1005) @[Lookup.scala 11:37]
    node _T_1007 = mux(_T_277, UInt<3>("h00"), _T_1006) @[Lookup.scala 11:37]
    node _T_1008 = mux(_T_273, UInt<3>("h00"), _T_1007) @[Lookup.scala 11:37]
    node _T_1009 = mux(_T_269, UInt<3>("h00"), _T_1008) @[Lookup.scala 11:37]
    node _T_1010 = mux(_T_265, UInt<3>("h00"), _T_1009) @[Lookup.scala 11:37]
    node _T_1011 = mux(_T_261, UInt<3>("h02"), _T_1010) @[Lookup.scala 11:37]
    node _T_1012 = mux(_T_257, UInt<3>("h01"), _T_1011) @[Lookup.scala 11:37]
    node _T_1013 = mux(_T_253, UInt<3>("h03"), _T_1012) @[Lookup.scala 11:37]
    node _T_1014 = mux(_T_249, UInt<3>("h06"), _T_1013) @[Lookup.scala 11:37]
    node _T_1015 = mux(_T_245, UInt<3>("h02"), _T_1014) @[Lookup.scala 11:37]
    node _T_1016 = mux(_T_241, UInt<3>("h05"), _T_1015) @[Lookup.scala 11:37]
    node _T_1017 = mux(_T_237, UInt<3>("h01"), _T_1016) @[Lookup.scala 11:37]
    node cs0_5 = mux(_T_233, UInt<3>("h03"), _T_1017) @[Lookup.scala 11:37]
    node _T_1018 = mux(_T_429, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 11:37]
    node _T_1019 = mux(_T_425, UInt<3>("h00"), _T_1018) @[Lookup.scala 11:37]
    node _T_1020 = mux(_T_421, UInt<3>("h00"), _T_1019) @[Lookup.scala 11:37]
    node _T_1021 = mux(_T_417, UInt<3>("h04"), _T_1020) @[Lookup.scala 11:37]
    node _T_1022 = mux(_T_413, UInt<3>("h04"), _T_1021) @[Lookup.scala 11:37]
    node _T_1023 = mux(_T_409, UInt<3>("h04"), _T_1022) @[Lookup.scala 11:37]
    node _T_1024 = mux(_T_405, UInt<3>("h04"), _T_1023) @[Lookup.scala 11:37]
    node _T_1025 = mux(_T_401, UInt<3>("h03"), _T_1024) @[Lookup.scala 11:37]
    node _T_1026 = mux(_T_397, UInt<3>("h03"), _T_1025) @[Lookup.scala 11:37]
    node _T_1027 = mux(_T_393, UInt<3>("h02"), _T_1026) @[Lookup.scala 11:37]
    node _T_1028 = mux(_T_389, UInt<3>("h01"), _T_1027) @[Lookup.scala 11:37]
    node _T_1029 = mux(_T_385, UInt<3>("h02"), _T_1028) @[Lookup.scala 11:37]
    node _T_1030 = mux(_T_381, UInt<3>("h01"), _T_1029) @[Lookup.scala 11:37]
    node _T_1031 = mux(_T_377, UInt<3>("h00"), _T_1030) @[Lookup.scala 11:37]
    node _T_1032 = mux(_T_373, UInt<3>("h00"), _T_1031) @[Lookup.scala 11:37]
    node _T_1033 = mux(_T_369, UInt<3>("h00"), _T_1032) @[Lookup.scala 11:37]
    node _T_1034 = mux(_T_365, UInt<3>("h00"), _T_1033) @[Lookup.scala 11:37]
    node _T_1035 = mux(_T_361, UInt<3>("h00"), _T_1034) @[Lookup.scala 11:37]
    node _T_1036 = mux(_T_357, UInt<3>("h00"), _T_1035) @[Lookup.scala 11:37]
    node _T_1037 = mux(_T_353, UInt<3>("h00"), _T_1036) @[Lookup.scala 11:37]
    node _T_1038 = mux(_T_349, UInt<3>("h00"), _T_1037) @[Lookup.scala 11:37]
    node _T_1039 = mux(_T_345, UInt<3>("h00"), _T_1038) @[Lookup.scala 11:37]
    node _T_1040 = mux(_T_341, UInt<3>("h00"), _T_1039) @[Lookup.scala 11:37]
    node _T_1041 = mux(_T_337, UInt<3>("h00"), _T_1040) @[Lookup.scala 11:37]
    node _T_1042 = mux(_T_333, UInt<3>("h00"), _T_1041) @[Lookup.scala 11:37]
    node _T_1043 = mux(_T_329, UInt<3>("h00"), _T_1042) @[Lookup.scala 11:37]
    node _T_1044 = mux(_T_325, UInt<3>("h00"), _T_1043) @[Lookup.scala 11:37]
    node _T_1045 = mux(_T_321, UInt<3>("h00"), _T_1044) @[Lookup.scala 11:37]
    node _T_1046 = mux(_T_317, UInt<3>("h00"), _T_1045) @[Lookup.scala 11:37]
    node _T_1047 = mux(_T_313, UInt<3>("h00"), _T_1046) @[Lookup.scala 11:37]
    node _T_1048 = mux(_T_309, UInt<3>("h00"), _T_1047) @[Lookup.scala 11:37]
    node _T_1049 = mux(_T_305, UInt<3>("h00"), _T_1048) @[Lookup.scala 11:37]
    node _T_1050 = mux(_T_301, UInt<3>("h00"), _T_1049) @[Lookup.scala 11:37]
    node _T_1051 = mux(_T_297, UInt<3>("h00"), _T_1050) @[Lookup.scala 11:37]
    node _T_1052 = mux(_T_293, UInt<3>("h00"), _T_1051) @[Lookup.scala 11:37]
    node _T_1053 = mux(_T_289, UInt<3>("h00"), _T_1052) @[Lookup.scala 11:37]
    node _T_1054 = mux(_T_285, UInt<3>("h00"), _T_1053) @[Lookup.scala 11:37]
    node _T_1055 = mux(_T_281, UInt<3>("h00"), _T_1054) @[Lookup.scala 11:37]
    node _T_1056 = mux(_T_277, UInt<3>("h00"), _T_1055) @[Lookup.scala 11:37]
    node _T_1057 = mux(_T_273, UInt<3>("h00"), _T_1056) @[Lookup.scala 11:37]
    node _T_1058 = mux(_T_269, UInt<3>("h00"), _T_1057) @[Lookup.scala 11:37]
    node _T_1059 = mux(_T_265, UInt<3>("h00"), _T_1058) @[Lookup.scala 11:37]
    node _T_1060 = mux(_T_261, UInt<3>("h00"), _T_1059) @[Lookup.scala 11:37]
    node _T_1061 = mux(_T_257, UInt<3>("h00"), _T_1060) @[Lookup.scala 11:37]
    node _T_1062 = mux(_T_253, UInt<3>("h00"), _T_1061) @[Lookup.scala 11:37]
    node _T_1063 = mux(_T_249, UInt<3>("h00"), _T_1062) @[Lookup.scala 11:37]
    node _T_1064 = mux(_T_245, UInt<3>("h00"), _T_1063) @[Lookup.scala 11:37]
    node _T_1065 = mux(_T_241, UInt<3>("h00"), _T_1064) @[Lookup.scala 11:37]
    node _T_1066 = mux(_T_237, UInt<3>("h00"), _T_1065) @[Lookup.scala 11:37]
    node cs0_6 = mux(_T_233, UInt<3>("h00"), _T_1066) @[Lookup.scala 11:37]
    node _T_1067 = mux(_T_429, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_1068 = mux(_T_425, UInt<1>("h01"), _T_1067) @[Lookup.scala 11:37]
    node _T_1069 = mux(_T_421, UInt<1>("h00"), _T_1068) @[Lookup.scala 11:37]
    node _T_1070 = mux(_T_417, UInt<1>("h00"), _T_1069) @[Lookup.scala 11:37]
    node _T_1071 = mux(_T_413, UInt<1>("h00"), _T_1070) @[Lookup.scala 11:37]
    node _T_1072 = mux(_T_409, UInt<1>("h00"), _T_1071) @[Lookup.scala 11:37]
    node _T_1073 = mux(_T_405, UInt<1>("h00"), _T_1072) @[Lookup.scala 11:37]
    node _T_1074 = mux(_T_401, UInt<1>("h00"), _T_1073) @[Lookup.scala 11:37]
    node _T_1075 = mux(_T_397, UInt<1>("h00"), _T_1074) @[Lookup.scala 11:37]
    node _T_1076 = mux(_T_393, UInt<1>("h00"), _T_1075) @[Lookup.scala 11:37]
    node _T_1077 = mux(_T_389, UInt<1>("h00"), _T_1076) @[Lookup.scala 11:37]
    node _T_1078 = mux(_T_385, UInt<1>("h00"), _T_1077) @[Lookup.scala 11:37]
    node _T_1079 = mux(_T_381, UInt<1>("h00"), _T_1078) @[Lookup.scala 11:37]
    node _T_1080 = mux(_T_377, UInt<1>("h00"), _T_1079) @[Lookup.scala 11:37]
    node _T_1081 = mux(_T_373, UInt<1>("h00"), _T_1080) @[Lookup.scala 11:37]
    node _T_1082 = mux(_T_369, UInt<1>("h00"), _T_1081) @[Lookup.scala 11:37]
    node _T_1083 = mux(_T_365, UInt<1>("h00"), _T_1082) @[Lookup.scala 11:37]
    node _T_1084 = mux(_T_361, UInt<1>("h00"), _T_1083) @[Lookup.scala 11:37]
    node _T_1085 = mux(_T_357, UInt<1>("h00"), _T_1084) @[Lookup.scala 11:37]
    node _T_1086 = mux(_T_353, UInt<1>("h00"), _T_1085) @[Lookup.scala 11:37]
    node _T_1087 = mux(_T_349, UInt<1>("h00"), _T_1086) @[Lookup.scala 11:37]
    node _T_1088 = mux(_T_345, UInt<1>("h00"), _T_1087) @[Lookup.scala 11:37]
    node _T_1089 = mux(_T_341, UInt<1>("h00"), _T_1088) @[Lookup.scala 11:37]
    node _T_1090 = mux(_T_337, UInt<1>("h00"), _T_1089) @[Lookup.scala 11:37]
    node _T_1091 = mux(_T_333, UInt<1>("h00"), _T_1090) @[Lookup.scala 11:37]
    node _T_1092 = mux(_T_329, UInt<1>("h00"), _T_1091) @[Lookup.scala 11:37]
    node _T_1093 = mux(_T_325, UInt<1>("h00"), _T_1092) @[Lookup.scala 11:37]
    node _T_1094 = mux(_T_321, UInt<1>("h00"), _T_1093) @[Lookup.scala 11:37]
    node _T_1095 = mux(_T_317, UInt<1>("h00"), _T_1094) @[Lookup.scala 11:37]
    node _T_1096 = mux(_T_313, UInt<1>("h00"), _T_1095) @[Lookup.scala 11:37]
    node _T_1097 = mux(_T_309, UInt<1>("h00"), _T_1096) @[Lookup.scala 11:37]
    node _T_1098 = mux(_T_305, UInt<1>("h00"), _T_1097) @[Lookup.scala 11:37]
    node _T_1099 = mux(_T_301, UInt<1>("h00"), _T_1098) @[Lookup.scala 11:37]
    node _T_1100 = mux(_T_297, UInt<1>("h00"), _T_1099) @[Lookup.scala 11:37]
    node _T_1101 = mux(_T_293, UInt<1>("h00"), _T_1100) @[Lookup.scala 11:37]
    node _T_1102 = mux(_T_289, UInt<1>("h00"), _T_1101) @[Lookup.scala 11:37]
    node _T_1103 = mux(_T_285, UInt<1>("h00"), _T_1102) @[Lookup.scala 11:37]
    node _T_1104 = mux(_T_281, UInt<1>("h00"), _T_1103) @[Lookup.scala 11:37]
    node _T_1105 = mux(_T_277, UInt<1>("h00"), _T_1104) @[Lookup.scala 11:37]
    node _T_1106 = mux(_T_273, UInt<1>("h00"), _T_1105) @[Lookup.scala 11:37]
    node _T_1107 = mux(_T_269, UInt<1>("h00"), _T_1106) @[Lookup.scala 11:37]
    node _T_1108 = mux(_T_265, UInt<1>("h00"), _T_1107) @[Lookup.scala 11:37]
    node _T_1109 = mux(_T_261, UInt<1>("h00"), _T_1108) @[Lookup.scala 11:37]
    node _T_1110 = mux(_T_257, UInt<1>("h00"), _T_1109) @[Lookup.scala 11:37]
    node _T_1111 = mux(_T_253, UInt<1>("h00"), _T_1110) @[Lookup.scala 11:37]
    node _T_1112 = mux(_T_249, UInt<1>("h00"), _T_1111) @[Lookup.scala 11:37]
    node _T_1113 = mux(_T_245, UInt<1>("h00"), _T_1112) @[Lookup.scala 11:37]
    node _T_1114 = mux(_T_241, UInt<1>("h00"), _T_1113) @[Lookup.scala 11:37]
    node _T_1115 = mux(_T_237, UInt<1>("h00"), _T_1114) @[Lookup.scala 11:37]
    node cs0_7 = mux(_T_233, UInt<1>("h00"), _T_1115) @[Lookup.scala 11:37]
    node _T_1116 = eq(io.dat.exe_br_type, UInt<4>("h00")) @[cpath.scala 136:49]
    node _T_1117 = eq(io.dat.exe_br_type, UInt<4>("h01")) @[cpath.scala 137:49]
    node _T_1119 = eq(io.dat.exe_br_eq, UInt<1>("h00")) @[cpath.scala 137:65]
    node _T_1120 = mux(_T_1119, UInt<2>("h01"), UInt<2>("h00")) @[cpath.scala 137:64]
    node _T_1121 = eq(io.dat.exe_br_type, UInt<4>("h02")) @[cpath.scala 138:49]
    node _T_1122 = mux(io.dat.exe_br_eq, UInt<2>("h01"), UInt<2>("h00")) @[cpath.scala 138:64]
    node _T_1123 = eq(io.dat.exe_br_type, UInt<4>("h03")) @[cpath.scala 139:49]
    node _T_1125 = eq(io.dat.exe_br_lt, UInt<1>("h00")) @[cpath.scala 139:65]
    node _T_1126 = mux(_T_1125, UInt<2>("h01"), UInt<2>("h00")) @[cpath.scala 139:64]
    node _T_1127 = eq(io.dat.exe_br_type, UInt<4>("h04")) @[cpath.scala 140:49]
    node _T_1129 = eq(io.dat.exe_br_ltu, UInt<1>("h00")) @[cpath.scala 140:65]
    node _T_1130 = mux(_T_1129, UInt<2>("h01"), UInt<2>("h00")) @[cpath.scala 140:64]
    node _T_1131 = eq(io.dat.exe_br_type, UInt<4>("h05")) @[cpath.scala 141:49]
    node _T_1132 = mux(io.dat.exe_br_lt, UInt<2>("h01"), UInt<2>("h00")) @[cpath.scala 141:64]
    node _T_1133 = eq(io.dat.exe_br_type, UInt<4>("h06")) @[cpath.scala 142:49]
    node _T_1134 = mux(io.dat.exe_br_ltu, UInt<2>("h01"), UInt<2>("h00")) @[cpath.scala 142:64]
    node _T_1135 = eq(io.dat.exe_br_type, UInt<4>("h07")) @[cpath.scala 143:49]
    node _T_1136 = eq(io.dat.exe_br_type, UInt<4>("h08")) @[cpath.scala 144:49]
    node _T_1137 = mux(_T_1136, UInt<2>("h02"), UInt<2>("h00")) @[cpath.scala 144:29]
    node _T_1138 = mux(_T_1135, UInt<2>("h01"), _T_1137) @[cpath.scala 143:29]
    node _T_1139 = mux(_T_1133, _T_1134, _T_1138) @[cpath.scala 142:29]
    node _T_1140 = mux(_T_1131, _T_1132, _T_1139) @[cpath.scala 141:29]
    node _T_1141 = mux(_T_1127, _T_1130, _T_1140) @[cpath.scala 140:29]
    node _T_1142 = mux(_T_1123, _T_1126, _T_1141) @[cpath.scala 139:29]
    node _T_1143 = mux(_T_1121, _T_1122, _T_1142) @[cpath.scala 138:29]
    node _T_1144 = mux(_T_1117, _T_1120, _T_1143) @[cpath.scala 137:29]
    node _T_1145 = mux(_T_1116, UInt<2>("h00"), _T_1144) @[cpath.scala 136:29]
    node ctrl_exe_pc_sel = mux(io.ctl.pipeline_kill, UInt<2>("h03"), _T_1145) @[cpath.scala 135:29]
    node _T_1146 = neq(ctrl_exe_pc_sel, UInt<2>("h00")) @[cpath.scala 148:35]
    node _T_1148 = eq(io.imem.resp.valid, UInt<1>("h00")) @[cpath.scala 148:47]
    node _T_1149 = or(_T_1146, _T_1148) @[cpath.scala 148:44]
    node _T_1150 = or(_T_1149, cs0_7) @[cpath.scala 148:67]
    reg _T_1152 : UInt<1>, clock @[cpath.scala 148:86]
    _T_1152 <= cs0_7 @[cpath.scala 148:86]
    node ifkill = or(_T_1150, _T_1152) @[cpath.scala 148:80]
    node deckill = neq(ctrl_exe_pc_sel, UInt<2>("h00")) @[cpath.scala 149:35]
    node _T_1153 = or(io.dat.csr_eret, io.ctl.mem_exception) @[cpath.scala 153:45]
    io.ctl.pipeline_kill <= _T_1153 @[cpath.scala 153:25]
    node _T_1155 = eq(cs_val_inst, UInt<1>("h00")) @[cpath.scala 155:25]
    node dec_exception = and(_T_1155, io.imem.resp.valid) @[cpath.scala 155:38]
    wire stall : UInt<1> @[cpath.scala 158:22]
    node dec_rs1_addr = bits(io.dat.dec_inst, 19, 15) @[cpath.scala 160:38]
    node dec_rs2_addr = bits(io.dat.dec_inst, 24, 20) @[cpath.scala 161:38]
    node dec_wbaddr = bits(io.dat.dec_inst, 11, 7) @[cpath.scala 162:38]
    node dec_rs1_oen = mux(deckill, UInt<1>("h00"), cs_rs1_oen) @[cpath.scala 163:26]
    node dec_rs2_oen = mux(deckill, UInt<1>("h00"), cs_rs2_oen) @[cpath.scala 164:26]
    reg exe_reg_wbaddr : UInt, clock @[cpath.scala 166:33]
    reg mem_reg_wbaddr : UInt, clock @[cpath.scala 167:33]
    reg wb_reg_wbaddr : UInt, clock @[cpath.scala 168:33]
    reg exe_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[cpath.scala 169:33]
    reg mem_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[cpath.scala 170:33]
    reg wb_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[cpath.scala 171:33]
    reg exe_reg_exception : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[cpath.scala 172:33]
    reg exe_reg_is_csr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[cpath.scala 174:28]
    wire full_stall : UInt<1> @[cpath.scala 177:25]
    node _T_1174 = eq(stall, UInt<1>("h00")) @[cpath.scala 178:10]
    node _T_1176 = eq(full_stall, UInt<1>("h00")) @[cpath.scala 178:20]
    node _T_1177 = and(_T_1174, _T_1176) @[cpath.scala 178:17]
    when _T_1177 : @[cpath.scala 179:4]
      when deckill : @[cpath.scala 181:7]
        exe_reg_wbaddr <= UInt<1>("h00") @[cpath.scala 182:30]
        exe_reg_ctrl_rf_wen <= UInt<1>("h00") @[cpath.scala 183:30]
        exe_reg_is_csr <= UInt<1>("h00") @[cpath.scala 184:30]
        exe_reg_exception <= UInt<1>("h00") @[cpath.scala 185:30]
        skip @[cpath.scala 181:7]
      else : @[cpath.scala 188:7]
        exe_reg_wbaddr <= dec_wbaddr @[cpath.scala 189:30]
        exe_reg_ctrl_rf_wen <= cs0_2 @[cpath.scala 190:30]
        node _T_1182 = neq(cs0_6, UInt<3>("h00")) @[cpath.scala 191:44]
        node _T_1183 = neq(cs0_6, UInt<3>("h04")) @[cpath.scala 191:67]
        node _T_1184 = and(_T_1182, _T_1183) @[cpath.scala 191:53]
        exe_reg_is_csr <= _T_1184 @[cpath.scala 191:30]
        exe_reg_exception <= dec_exception @[cpath.scala 192:30]
        skip @[cpath.scala 188:7]
      skip @[cpath.scala 179:4]
    else : @[cpath.scala 196:4]
      node _T_1186 = eq(full_stall, UInt<1>("h00")) @[cpath.scala 195:24]
      node _T_1187 = and(stall, _T_1186) @[cpath.scala 195:21]
      when _T_1187 : @[cpath.scala 196:4]
        exe_reg_wbaddr <= UInt<1>("h00") @[cpath.scala 198:27]
        exe_reg_ctrl_rf_wen <= UInt<1>("h00") @[cpath.scala 199:27]
        exe_reg_is_csr <= UInt<1>("h00") @[cpath.scala 200:27]
        exe_reg_exception <= UInt<1>("h00") @[cpath.scala 201:27]
        skip @[cpath.scala 196:4]
    mem_reg_wbaddr <= exe_reg_wbaddr @[cpath.scala 204:24]
    wb_reg_wbaddr <= mem_reg_wbaddr @[cpath.scala 205:24]
    mem_reg_ctrl_rf_wen <= exe_reg_ctrl_rf_wen @[cpath.scala 206:24]
    wb_reg_ctrl_rf_wen <= mem_reg_ctrl_rf_wen @[cpath.scala 207:24]
    reg exe_inst_is_load : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[cpath.scala 209:30]
    node _T_1195 = eq(full_stall, UInt<1>("h00")) @[cpath.scala 211:10]
    when _T_1195 : @[cpath.scala 212:4]
      node _T_1196 = eq(cs0_4, UInt<1>("h00")) @[cpath.scala 213:52]
      node _T_1197 = and(cs0_3, _T_1196) @[cpath.scala 213:37]
      exe_inst_is_load <= _T_1197 @[cpath.scala 213:24]
      skip @[cpath.scala 212:4]
    node _T_1198 = eq(exe_reg_wbaddr, dec_rs1_addr) @[cpath.scala 223:55]
    node _T_1199 = and(exe_inst_is_load, _T_1198) @[cpath.scala 223:36]
    node _T_1201 = neq(exe_reg_wbaddr, UInt<1>("h00")) @[cpath.scala 223:92]
    node _T_1202 = and(_T_1199, _T_1201) @[cpath.scala 223:73]
    node _T_1203 = and(_T_1202, dec_rs1_oen) @[cpath.scala 223:100]
    node _T_1204 = eq(exe_reg_wbaddr, dec_rs2_addr) @[cpath.scala 224:55]
    node _T_1205 = and(exe_inst_is_load, _T_1204) @[cpath.scala 224:36]
    node _T_1207 = neq(exe_reg_wbaddr, UInt<1>("h00")) @[cpath.scala 224:92]
    node _T_1208 = and(_T_1205, _T_1207) @[cpath.scala 224:73]
    node _T_1209 = and(_T_1208, dec_rs2_oen) @[cpath.scala 224:100]
    node _T_1210 = or(_T_1203, _T_1209) @[cpath.scala 223:116]
    node _T_1211 = or(_T_1210, exe_reg_is_csr) @[cpath.scala 224:116]
    stall <= _T_1211 @[cpath.scala 223:13]
    node _T_1213 = eq(io.imem.resp.valid, UInt<1>("h00")) @[cpath.scala 244:18]
    node _T_1214 = and(io.dat.mem_ctrl_dmem_val, io.dmem.resp.valid) @[cpath.scala 244:53]
    node _T_1216 = eq(io.dat.mem_ctrl_dmem_val, UInt<1>("h00")) @[cpath.scala 244:79]
    node _T_1217 = or(_T_1214, _T_1216) @[cpath.scala 244:76]
    node _T_1219 = eq(_T_1217, UInt<1>("h00")) @[cpath.scala 244:41]
    node _T_1220 = or(_T_1213, _T_1219) @[cpath.scala 244:38]
    full_stall <= _T_1220 @[cpath.scala 244:15]
    io.ctl.dec_stall <= stall @[cpath.scala 247:22]
    io.ctl.full_stall <= full_stall @[cpath.scala 248:22]
    io.ctl.exe_pc_sel <= ctrl_exe_pc_sel @[cpath.scala 249:22]
    io.ctl.br_type <= cs_br_type @[cpath.scala 250:22]
    io.ctl.if_kill <= ifkill @[cpath.scala 251:22]
    io.ctl.dec_kill <= deckill @[cpath.scala 252:22]
    io.ctl.op1_sel <= cs_op1_sel @[cpath.scala 253:22]
    io.ctl.op2_sel <= cs_op2_sel @[cpath.scala 254:22]
    io.ctl.alu_fun <= cs0_0 @[cpath.scala 255:22]
    io.ctl.wb_sel <= cs0_1 @[cpath.scala 256:22]
    io.ctl.rf_wen <= cs0_2 @[cpath.scala 257:22]
    reg _T_1222 : UInt<1>, clock @[cpath.scala 261:41]
    _T_1222 <= cs0_7 @[cpath.scala 261:41]
    node _T_1223 = or(cs0_7, _T_1222) @[cpath.scala 261:35]
    io.ctl.fencei <= _T_1223 @[cpath.scala 261:22]
    reg _T_1225 : UInt<1>, clock @[cpath.scala 263:31]
    _T_1225 <= exe_reg_exception @[cpath.scala 263:31]
    io.ctl.mem_exception <= _T_1225 @[cpath.scala 263:25]
    node rs1_addr = bits(io.dat.dec_inst, 19, 15) @[cpath.scala 267:34]
    node _T_1226 = eq(cs0_6, UInt<3>("h02")) @[cpath.scala 268:30]
    node _T_1227 = eq(cs0_6, UInt<3>("h03")) @[cpath.scala 268:54]
    node _T_1228 = or(_T_1226, _T_1227) @[cpath.scala 268:40]
    node _T_1230 = eq(rs1_addr, UInt<1>("h00")) @[cpath.scala 268:77]
    node csr_ren = and(_T_1228, _T_1230) @[cpath.scala 268:65]
    node _T_1231 = mux(csr_ren, UInt<3>("h05"), cs0_6) @[cpath.scala 269:25]
    io.ctl.csr_cmd <= _T_1231 @[cpath.scala 269:19]
    io.imem.req.valid <= UInt<1>("h01") @[cpath.scala 271:22]
    io.imem.req.bits.fcn <= UInt<1>("h00") @[cpath.scala 272:25]
    io.imem.req.bits.typ <= UInt<3>("h07") @[cpath.scala 273:25]
    io.ctl.mem_val <= cs0_3 @[cpath.scala 274:22]
    io.ctl.mem_fcn <= cs0_4 @[cpath.scala 275:22]
    io.ctl.mem_typ <= cs0_5 @[cpath.scala 276:21]
    
  module RegisterFile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip rs1_addr : UInt<5>, rs1_data : UInt<32>, flip rs2_addr : UInt<5>, rs2_data : UInt<32>, flip dm_addr : UInt<5>, dm_rdata : UInt<32>, flip dm_wdata : UInt<32>, flip dm_en : UInt<1>, flip waddr : UInt<5>, flip wdata : UInt<32>, flip wen : UInt<1>}
    
    cmem regfile : UInt<32>[32]
    node _T_18 = neq(io.waddr, UInt<1>("h00")) @[regfile.scala 38:30]
    node _T_19 = and(io.wen, _T_18) @[regfile.scala 38:17]
    when _T_19 : @[regfile.scala 39:4]
      infer mport _T_20 = regfile[io.waddr], clock @[regfile.scala 40:14]
      _T_20 <= io.wdata @[regfile.scala 40:25]
      skip @[regfile.scala 39:4]
    node _T_22 = neq(io.dm_addr, UInt<1>("h00")) @[regfile.scala 43:34]
    node _T_23 = and(io.dm_en, _T_22) @[regfile.scala 43:19]
    when _T_23 : @[regfile.scala 44:4]
      infer mport _T_24 = regfile[io.dm_addr], clock @[regfile.scala 45:14]
      _T_24 <= io.dm_wdata @[regfile.scala 45:27]
      skip @[regfile.scala 44:4]
    node _T_26 = neq(io.rs1_addr, UInt<1>("h00")) @[regfile.scala 48:36]
    infer mport _T_27 = regfile[io.rs1_addr], clock @[regfile.scala 48:52]
    node _T_29 = mux(_T_26, _T_27, UInt<1>("h00")) @[regfile.scala 48:22]
    io.rs1_data <= _T_29 @[regfile.scala 48:16]
    node _T_31 = neq(io.rs2_addr, UInt<1>("h00")) @[regfile.scala 49:36]
    infer mport _T_32 = regfile[io.rs2_addr], clock @[regfile.scala 49:52]
    node _T_34 = mux(_T_31, _T_32, UInt<1>("h00")) @[regfile.scala 49:22]
    io.rs2_data <= _T_34 @[regfile.scala 49:16]
    node _T_36 = neq(io.dm_addr, UInt<1>("h00")) @[regfile.scala 50:35]
    infer mport _T_37 = regfile[io.dm_addr], clock @[regfile.scala 50:51]
    node _T_39 = mux(_T_36, _T_37, UInt<1>("h00")) @[regfile.scala 50:22]
    io.dm_rdata <= _T_39 @[regfile.scala 50:16]
    
  module CSRFile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip hartid : UInt<32>, rw : {flip cmd : UInt<3>, rdata : UInt<32>, flip wdata : UInt<32>}, csr_stall : UInt<1>, eret : UInt<1>, singleStep : UInt<1>, decode : {flip csr : UInt<12>, read_illegal : UInt<1>, write_illegal : UInt<1>, system_illegal : UInt<1>}, status : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}, evec : UInt<32>, flip exception : UInt<1>, flip retire : UInt<1>, flip pc : UInt<32>, time : UInt<32>, counters : {flip inc : UInt<32>}[60]}
    
    io.counters[0].inc is invalid @[csr.scala 158:6]
    io.counters[1].inc is invalid @[csr.scala 158:6]
    io.counters[2].inc is invalid @[csr.scala 158:6]
    io.counters[3].inc is invalid @[csr.scala 158:6]
    io.counters[4].inc is invalid @[csr.scala 158:6]
    io.counters[5].inc is invalid @[csr.scala 158:6]
    io.counters[6].inc is invalid @[csr.scala 158:6]
    io.counters[7].inc is invalid @[csr.scala 158:6]
    io.counters[8].inc is invalid @[csr.scala 158:6]
    io.counters[9].inc is invalid @[csr.scala 158:6]
    io.counters[10].inc is invalid @[csr.scala 158:6]
    io.counters[11].inc is invalid @[csr.scala 158:6]
    io.counters[12].inc is invalid @[csr.scala 158:6]
    io.counters[13].inc is invalid @[csr.scala 158:6]
    io.counters[14].inc is invalid @[csr.scala 158:6]
    io.counters[15].inc is invalid @[csr.scala 158:6]
    io.counters[16].inc is invalid @[csr.scala 158:6]
    io.counters[17].inc is invalid @[csr.scala 158:6]
    io.counters[18].inc is invalid @[csr.scala 158:6]
    io.counters[19].inc is invalid @[csr.scala 158:6]
    io.counters[20].inc is invalid @[csr.scala 158:6]
    io.counters[21].inc is invalid @[csr.scala 158:6]
    io.counters[22].inc is invalid @[csr.scala 158:6]
    io.counters[23].inc is invalid @[csr.scala 158:6]
    io.counters[24].inc is invalid @[csr.scala 158:6]
    io.counters[25].inc is invalid @[csr.scala 158:6]
    io.counters[26].inc is invalid @[csr.scala 158:6]
    io.counters[27].inc is invalid @[csr.scala 158:6]
    io.counters[28].inc is invalid @[csr.scala 158:6]
    io.counters[29].inc is invalid @[csr.scala 158:6]
    io.counters[30].inc is invalid @[csr.scala 158:6]
    io.counters[31].inc is invalid @[csr.scala 158:6]
    io.counters[32].inc is invalid @[csr.scala 158:6]
    io.counters[33].inc is invalid @[csr.scala 158:6]
    io.counters[34].inc is invalid @[csr.scala 158:6]
    io.counters[35].inc is invalid @[csr.scala 158:6]
    io.counters[36].inc is invalid @[csr.scala 158:6]
    io.counters[37].inc is invalid @[csr.scala 158:6]
    io.counters[38].inc is invalid @[csr.scala 158:6]
    io.counters[39].inc is invalid @[csr.scala 158:6]
    io.counters[40].inc is invalid @[csr.scala 158:6]
    io.counters[41].inc is invalid @[csr.scala 158:6]
    io.counters[42].inc is invalid @[csr.scala 158:6]
    io.counters[43].inc is invalid @[csr.scala 158:6]
    io.counters[44].inc is invalid @[csr.scala 158:6]
    io.counters[45].inc is invalid @[csr.scala 158:6]
    io.counters[46].inc is invalid @[csr.scala 158:6]
    io.counters[47].inc is invalid @[csr.scala 158:6]
    io.counters[48].inc is invalid @[csr.scala 158:6]
    io.counters[49].inc is invalid @[csr.scala 158:6]
    io.counters[50].inc is invalid @[csr.scala 158:6]
    io.counters[51].inc is invalid @[csr.scala 158:6]
    io.counters[52].inc is invalid @[csr.scala 158:6]
    io.counters[53].inc is invalid @[csr.scala 158:6]
    io.counters[54].inc is invalid @[csr.scala 158:6]
    io.counters[55].inc is invalid @[csr.scala 158:6]
    io.counters[56].inc is invalid @[csr.scala 158:6]
    io.counters[57].inc is invalid @[csr.scala 158:6]
    io.counters[58].inc is invalid @[csr.scala 158:6]
    io.counters[59].inc is invalid @[csr.scala 158:6]
    io.time is invalid @[csr.scala 158:6]
    io.pc is invalid @[csr.scala 158:6]
    io.retire is invalid @[csr.scala 158:6]
    io.exception is invalid @[csr.scala 158:6]
    io.evec is invalid @[csr.scala 158:6]
    io.status.uie is invalid @[csr.scala 158:6]
    io.status.sie is invalid @[csr.scala 158:6]
    io.status.hie is invalid @[csr.scala 158:6]
    io.status.mie is invalid @[csr.scala 158:6]
    io.status.upie is invalid @[csr.scala 158:6]
    io.status.spie is invalid @[csr.scala 158:6]
    io.status.hpie is invalid @[csr.scala 158:6]
    io.status.mpie is invalid @[csr.scala 158:6]
    io.status.spp is invalid @[csr.scala 158:6]
    io.status.hpp is invalid @[csr.scala 158:6]
    io.status.mpp is invalid @[csr.scala 158:6]
    io.status.fs is invalid @[csr.scala 158:6]
    io.status.xs is invalid @[csr.scala 158:6]
    io.status.mprv is invalid @[csr.scala 158:6]
    io.status.sum is invalid @[csr.scala 158:6]
    io.status.mxr is invalid @[csr.scala 158:6]
    io.status.tvm is invalid @[csr.scala 158:6]
    io.status.tw is invalid @[csr.scala 158:6]
    io.status.tsr is invalid @[csr.scala 158:6]
    io.status.zero1 is invalid @[csr.scala 158:6]
    io.status.sd is invalid @[csr.scala 158:6]
    io.status.prv is invalid @[csr.scala 158:6]
    io.status.debug is invalid @[csr.scala 158:6]
    io.decode.system_illegal is invalid @[csr.scala 158:6]
    io.decode.write_illegal is invalid @[csr.scala 158:6]
    io.decode.read_illegal is invalid @[csr.scala 158:6]
    io.decode.csr is invalid @[csr.scala 158:6]
    io.singleStep is invalid @[csr.scala 158:6]
    io.eret is invalid @[csr.scala 158:6]
    io.csr_stall is invalid @[csr.scala 158:6]
    io.rw.wdata is invalid @[csr.scala 158:6]
    io.rw.rdata is invalid @[csr.scala 158:6]
    io.rw.cmd is invalid @[csr.scala 158:6]
    io.hartid is invalid @[csr.scala 158:6]
    wire _T_88 : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>} @[csr.scala 160:55]
    wire _T_90 : UInt<35>
    _T_90 <= UInt<1>("h00")
    node _T_91 = bits(_T_90, 0, 0) @[csr.scala 160:55]
    _T_88.uie <= _T_91 @[csr.scala 160:55]
    node _T_92 = bits(_T_90, 1, 1) @[csr.scala 160:55]
    _T_88.sie <= _T_92 @[csr.scala 160:55]
    node _T_93 = bits(_T_90, 2, 2) @[csr.scala 160:55]
    _T_88.hie <= _T_93 @[csr.scala 160:55]
    node _T_94 = bits(_T_90, 3, 3) @[csr.scala 160:55]
    _T_88.mie <= _T_94 @[csr.scala 160:55]
    node _T_95 = bits(_T_90, 4, 4) @[csr.scala 160:55]
    _T_88.upie <= _T_95 @[csr.scala 160:55]
    node _T_96 = bits(_T_90, 5, 5) @[csr.scala 160:55]
    _T_88.spie <= _T_96 @[csr.scala 160:55]
    node _T_97 = bits(_T_90, 6, 6) @[csr.scala 160:55]
    _T_88.hpie <= _T_97 @[csr.scala 160:55]
    node _T_98 = bits(_T_90, 7, 7) @[csr.scala 160:55]
    _T_88.mpie <= _T_98 @[csr.scala 160:55]
    node _T_99 = bits(_T_90, 8, 8) @[csr.scala 160:55]
    _T_88.spp <= _T_99 @[csr.scala 160:55]
    node _T_100 = bits(_T_90, 10, 9) @[csr.scala 160:55]
    _T_88.hpp <= _T_100 @[csr.scala 160:55]
    node _T_101 = bits(_T_90, 12, 11) @[csr.scala 160:55]
    _T_88.mpp <= _T_101 @[csr.scala 160:55]
    node _T_102 = bits(_T_90, 14, 13) @[csr.scala 160:55]
    _T_88.fs <= _T_102 @[csr.scala 160:55]
    node _T_103 = bits(_T_90, 16, 15) @[csr.scala 160:55]
    _T_88.xs <= _T_103 @[csr.scala 160:55]
    node _T_104 = bits(_T_90, 17, 17) @[csr.scala 160:55]
    _T_88.mprv <= _T_104 @[csr.scala 160:55]
    node _T_105 = bits(_T_90, 18, 18) @[csr.scala 160:55]
    _T_88.sum <= _T_105 @[csr.scala 160:55]
    node _T_106 = bits(_T_90, 19, 19) @[csr.scala 160:55]
    _T_88.mxr <= _T_106 @[csr.scala 160:55]
    node _T_107 = bits(_T_90, 20, 20) @[csr.scala 160:55]
    _T_88.tvm <= _T_107 @[csr.scala 160:55]
    node _T_108 = bits(_T_90, 21, 21) @[csr.scala 160:55]
    _T_88.tw <= _T_108 @[csr.scala 160:55]
    node _T_109 = bits(_T_90, 22, 22) @[csr.scala 160:55]
    _T_88.tsr <= _T_109 @[csr.scala 160:55]
    node _T_110 = bits(_T_90, 30, 23) @[csr.scala 160:55]
    _T_88.zero1 <= _T_110 @[csr.scala 160:55]
    node _T_111 = bits(_T_90, 31, 31) @[csr.scala 160:55]
    _T_88.sd <= _T_111 @[csr.scala 160:55]
    node _T_112 = bits(_T_90, 33, 32) @[csr.scala 160:55]
    _T_88.prv <= _T_112 @[csr.scala 160:55]
    node _T_113 = bits(_T_90, 34, 34) @[csr.scala 160:55]
    _T_88.debug <= _T_113 @[csr.scala 160:55]
    wire reset_mstatus : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}
    reset_mstatus.uie <= _T_88.uie
    reset_mstatus.sie <= _T_88.sie
    reset_mstatus.hie <= _T_88.hie
    reset_mstatus.mie <= _T_88.mie
    reset_mstatus.upie <= _T_88.upie
    reset_mstatus.spie <= _T_88.spie
    reset_mstatus.hpie <= _T_88.hpie
    reset_mstatus.mpie <= _T_88.mpie
    reset_mstatus.spp <= _T_88.spp
    reset_mstatus.hpp <= _T_88.hpp
    reset_mstatus.mpp <= _T_88.mpp
    reset_mstatus.fs <= _T_88.fs
    reset_mstatus.xs <= _T_88.xs
    reset_mstatus.mprv <= _T_88.mprv
    reset_mstatus.sum <= _T_88.sum
    reset_mstatus.mxr <= _T_88.mxr
    reset_mstatus.tvm <= _T_88.tvm
    reset_mstatus.tw <= _T_88.tw
    reset_mstatus.tsr <= _T_88.tsr
    reset_mstatus.zero1 <= _T_88.zero1
    reset_mstatus.sd <= _T_88.sd
    reset_mstatus.prv <= _T_88.prv
    reset_mstatus.debug <= _T_88.debug
    reset_mstatus.mpp <= UInt<2>("h03") @[csr.scala 161:21]
    reset_mstatus.prv <= UInt<2>("h03") @[csr.scala 162:21]
    reg reg_mstatus : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}, clock with : (reset => (reset, reset_mstatus)) @[csr.scala 163:24]
    reg reg_mepc : UInt<32>, clock @[csr.scala 164:21]
    reg reg_mcause : UInt<32>, clock @[csr.scala 165:23]
    reg reg_mtval : UInt<32>, clock @[csr.scala 166:22]
    reg reg_mscratch : UInt<32>, clock @[csr.scala 167:25]
    reg reg_mtimecmp : UInt<32>, clock @[csr.scala 168:25]
    reg reg_medeleg : UInt<32>, clock @[csr.scala 169:24]
    wire _T_127 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 171:44]
    wire _T_129 : UInt<16>
    _T_129 <= UInt<1>("h00")
    node _T_130 = bits(_T_129, 0, 0) @[csr.scala 171:44]
    _T_127.usip <= _T_130 @[csr.scala 171:44]
    node _T_131 = bits(_T_129, 1, 1) @[csr.scala 171:44]
    _T_127.ssip <= _T_131 @[csr.scala 171:44]
    node _T_132 = bits(_T_129, 2, 2) @[csr.scala 171:44]
    _T_127.hsip <= _T_132 @[csr.scala 171:44]
    node _T_133 = bits(_T_129, 3, 3) @[csr.scala 171:44]
    _T_127.msip <= _T_133 @[csr.scala 171:44]
    node _T_134 = bits(_T_129, 4, 4) @[csr.scala 171:44]
    _T_127.utip <= _T_134 @[csr.scala 171:44]
    node _T_135 = bits(_T_129, 5, 5) @[csr.scala 171:44]
    _T_127.stip <= _T_135 @[csr.scala 171:44]
    node _T_136 = bits(_T_129, 6, 6) @[csr.scala 171:44]
    _T_127.htip <= _T_136 @[csr.scala 171:44]
    node _T_137 = bits(_T_129, 7, 7) @[csr.scala 171:44]
    _T_127.mtip <= _T_137 @[csr.scala 171:44]
    node _T_138 = bits(_T_129, 8, 8) @[csr.scala 171:44]
    _T_127.ueip <= _T_138 @[csr.scala 171:44]
    node _T_139 = bits(_T_129, 9, 9) @[csr.scala 171:44]
    _T_127.seip <= _T_139 @[csr.scala 171:44]
    node _T_140 = bits(_T_129, 10, 10) @[csr.scala 171:44]
    _T_127.heip <= _T_140 @[csr.scala 171:44]
    node _T_141 = bits(_T_129, 11, 11) @[csr.scala 171:44]
    _T_127.meip <= _T_141 @[csr.scala 171:44]
    node _T_142 = bits(_T_129, 12, 12) @[csr.scala 171:44]
    _T_127.rocc <= _T_142 @[csr.scala 171:44]
    node _T_143 = bits(_T_129, 13, 13) @[csr.scala 171:44]
    _T_127.zero1 <= _T_143 @[csr.scala 171:44]
    node _T_144 = bits(_T_129, 14, 14) @[csr.scala 171:44]
    _T_127.debug <= _T_144 @[csr.scala 171:44]
    node _T_145 = bits(_T_129, 15, 15) @[csr.scala 171:44]
    _T_127.zero2 <= _T_145 @[csr.scala 171:44]
    reg reg_mip : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>}, clock with : (reset => (reset, _T_127)) @[csr.scala 171:20]
    wire _T_150 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 172:44]
    wire _T_152 : UInt<16>
    _T_152 <= UInt<1>("h00")
    node _T_153 = bits(_T_152, 0, 0) @[csr.scala 172:44]
    _T_150.usip <= _T_153 @[csr.scala 172:44]
    node _T_154 = bits(_T_152, 1, 1) @[csr.scala 172:44]
    _T_150.ssip <= _T_154 @[csr.scala 172:44]
    node _T_155 = bits(_T_152, 2, 2) @[csr.scala 172:44]
    _T_150.hsip <= _T_155 @[csr.scala 172:44]
    node _T_156 = bits(_T_152, 3, 3) @[csr.scala 172:44]
    _T_150.msip <= _T_156 @[csr.scala 172:44]
    node _T_157 = bits(_T_152, 4, 4) @[csr.scala 172:44]
    _T_150.utip <= _T_157 @[csr.scala 172:44]
    node _T_158 = bits(_T_152, 5, 5) @[csr.scala 172:44]
    _T_150.stip <= _T_158 @[csr.scala 172:44]
    node _T_159 = bits(_T_152, 6, 6) @[csr.scala 172:44]
    _T_150.htip <= _T_159 @[csr.scala 172:44]
    node _T_160 = bits(_T_152, 7, 7) @[csr.scala 172:44]
    _T_150.mtip <= _T_160 @[csr.scala 172:44]
    node _T_161 = bits(_T_152, 8, 8) @[csr.scala 172:44]
    _T_150.ueip <= _T_161 @[csr.scala 172:44]
    node _T_162 = bits(_T_152, 9, 9) @[csr.scala 172:44]
    _T_150.seip <= _T_162 @[csr.scala 172:44]
    node _T_163 = bits(_T_152, 10, 10) @[csr.scala 172:44]
    _T_150.heip <= _T_163 @[csr.scala 172:44]
    node _T_164 = bits(_T_152, 11, 11) @[csr.scala 172:44]
    _T_150.meip <= _T_164 @[csr.scala 172:44]
    node _T_165 = bits(_T_152, 12, 12) @[csr.scala 172:44]
    _T_150.rocc <= _T_165 @[csr.scala 172:44]
    node _T_166 = bits(_T_152, 13, 13) @[csr.scala 172:44]
    _T_150.zero1 <= _T_166 @[csr.scala 172:44]
    node _T_167 = bits(_T_152, 14, 14) @[csr.scala 172:44]
    _T_150.debug <= _T_167 @[csr.scala 172:44]
    node _T_168 = bits(_T_152, 15, 15) @[csr.scala 172:44]
    _T_150.zero2 <= _T_168 @[csr.scala 172:44]
    reg reg_mie : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>}, clock with : (reset => (reset, _T_150)) @[csr.scala 172:20]
    reg reg_wfi : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[csr.scala 173:20]
    reg reg_mtvec : UInt<32>, clock @[csr.scala 174:22]
    reg _T_176 : UInt<6>, clock with : (reset => (reset, UInt<6>("h00"))) @[util.scala 114:37]
    node _T_177 = add(_T_176, UInt<1>("h01")) @[util.scala 115:33]
    _T_176 <= _T_177 @[util.scala 116:9]
    reg _T_180 : UInt<58>, clock with : (reset => (reset, UInt<58>("h00"))) @[util.scala 119:27]
    node _T_181 = bits(_T_177, 6, 6) @[util.scala 120:20]
    when _T_181 : @[util.scala 120:34]
      node _T_183 = add(_T_180, UInt<1>("h01")) @[util.scala 120:43]
      node _T_184 = tail(_T_183, 1) @[util.scala 120:43]
      _T_180 <= _T_184 @[util.scala 120:38]
      skip @[util.scala 120:34]
    node _T_185 = cat(_T_180, _T_176) @[Cat.scala 30:58]
    reg _T_188 : UInt<6>, clock with : (reset => (reset, UInt<6>("h00"))) @[util.scala 114:37]
    node _T_189 = add(_T_188, io.retire) @[util.scala 115:33]
    _T_188 <= _T_189 @[util.scala 116:9]
    reg _T_192 : UInt<58>, clock with : (reset => (reset, UInt<58>("h00"))) @[util.scala 119:27]
    node _T_193 = bits(_T_189, 6, 6) @[util.scala 120:20]
    when _T_193 : @[util.scala 120:34]
      node _T_195 = add(_T_192, UInt<1>("h01")) @[util.scala 120:43]
      node _T_196 = tail(_T_195, 1) @[util.scala 120:43]
      _T_192 <= _T_196 @[util.scala 120:38]
      skip @[util.scala 120:34]
    node _T_197 = cat(_T_192, _T_188) @[Cat.scala 30:58]
    reg reg_mcounteren : UInt<32>, clock @[csr.scala 179:27]
    reg _T_200 : UInt<40>, clock @[util.scala 114:75]
    node _T_201 = add(_T_200, io.counters[0].inc) @[util.scala 115:33]
    _T_200 <= _T_201 @[util.scala 116:9]
    reg _T_203 : UInt<40>, clock @[util.scala 114:75]
    node _T_204 = add(_T_203, io.counters[1].inc) @[util.scala 115:33]
    _T_203 <= _T_204 @[util.scala 116:9]
    reg _T_206 : UInt<40>, clock @[util.scala 114:75]
    node _T_207 = add(_T_206, io.counters[2].inc) @[util.scala 115:33]
    _T_206 <= _T_207 @[util.scala 116:9]
    reg _T_209 : UInt<40>, clock @[util.scala 114:75]
    node _T_210 = add(_T_209, io.counters[3].inc) @[util.scala 115:33]
    _T_209 <= _T_210 @[util.scala 116:9]
    reg _T_212 : UInt<40>, clock @[util.scala 114:75]
    node _T_213 = add(_T_212, io.counters[4].inc) @[util.scala 115:33]
    _T_212 <= _T_213 @[util.scala 116:9]
    reg _T_215 : UInt<40>, clock @[util.scala 114:75]
    node _T_216 = add(_T_215, io.counters[5].inc) @[util.scala 115:33]
    _T_215 <= _T_216 @[util.scala 116:9]
    reg _T_218 : UInt<40>, clock @[util.scala 114:75]
    node _T_219 = add(_T_218, io.counters[6].inc) @[util.scala 115:33]
    _T_218 <= _T_219 @[util.scala 116:9]
    reg _T_221 : UInt<40>, clock @[util.scala 114:75]
    node _T_222 = add(_T_221, io.counters[7].inc) @[util.scala 115:33]
    _T_221 <= _T_222 @[util.scala 116:9]
    reg _T_224 : UInt<40>, clock @[util.scala 114:75]
    node _T_225 = add(_T_224, io.counters[8].inc) @[util.scala 115:33]
    _T_224 <= _T_225 @[util.scala 116:9]
    reg _T_227 : UInt<40>, clock @[util.scala 114:75]
    node _T_228 = add(_T_227, io.counters[9].inc) @[util.scala 115:33]
    _T_227 <= _T_228 @[util.scala 116:9]
    reg _T_230 : UInt<40>, clock @[util.scala 114:75]
    node _T_231 = add(_T_230, io.counters[10].inc) @[util.scala 115:33]
    _T_230 <= _T_231 @[util.scala 116:9]
    reg _T_233 : UInt<40>, clock @[util.scala 114:75]
    node _T_234 = add(_T_233, io.counters[11].inc) @[util.scala 115:33]
    _T_233 <= _T_234 @[util.scala 116:9]
    reg _T_236 : UInt<40>, clock @[util.scala 114:75]
    node _T_237 = add(_T_236, io.counters[12].inc) @[util.scala 115:33]
    _T_236 <= _T_237 @[util.scala 116:9]
    reg _T_239 : UInt<40>, clock @[util.scala 114:75]
    node _T_240 = add(_T_239, io.counters[13].inc) @[util.scala 115:33]
    _T_239 <= _T_240 @[util.scala 116:9]
    reg _T_242 : UInt<40>, clock @[util.scala 114:75]
    node _T_243 = add(_T_242, io.counters[14].inc) @[util.scala 115:33]
    _T_242 <= _T_243 @[util.scala 116:9]
    reg _T_245 : UInt<40>, clock @[util.scala 114:75]
    node _T_246 = add(_T_245, io.counters[15].inc) @[util.scala 115:33]
    _T_245 <= _T_246 @[util.scala 116:9]
    reg _T_248 : UInt<40>, clock @[util.scala 114:75]
    node _T_249 = add(_T_248, io.counters[16].inc) @[util.scala 115:33]
    _T_248 <= _T_249 @[util.scala 116:9]
    reg _T_251 : UInt<40>, clock @[util.scala 114:75]
    node _T_252 = add(_T_251, io.counters[17].inc) @[util.scala 115:33]
    _T_251 <= _T_252 @[util.scala 116:9]
    reg _T_254 : UInt<40>, clock @[util.scala 114:75]
    node _T_255 = add(_T_254, io.counters[18].inc) @[util.scala 115:33]
    _T_254 <= _T_255 @[util.scala 116:9]
    reg _T_257 : UInt<40>, clock @[util.scala 114:75]
    node _T_258 = add(_T_257, io.counters[19].inc) @[util.scala 115:33]
    _T_257 <= _T_258 @[util.scala 116:9]
    reg _T_260 : UInt<40>, clock @[util.scala 114:75]
    node _T_261 = add(_T_260, io.counters[20].inc) @[util.scala 115:33]
    _T_260 <= _T_261 @[util.scala 116:9]
    reg _T_263 : UInt<40>, clock @[util.scala 114:75]
    node _T_264 = add(_T_263, io.counters[21].inc) @[util.scala 115:33]
    _T_263 <= _T_264 @[util.scala 116:9]
    reg _T_266 : UInt<40>, clock @[util.scala 114:75]
    node _T_267 = add(_T_266, io.counters[22].inc) @[util.scala 115:33]
    _T_266 <= _T_267 @[util.scala 116:9]
    reg _T_269 : UInt<40>, clock @[util.scala 114:75]
    node _T_270 = add(_T_269, io.counters[23].inc) @[util.scala 115:33]
    _T_269 <= _T_270 @[util.scala 116:9]
    reg _T_272 : UInt<40>, clock @[util.scala 114:75]
    node _T_273 = add(_T_272, io.counters[24].inc) @[util.scala 115:33]
    _T_272 <= _T_273 @[util.scala 116:9]
    reg _T_275 : UInt<40>, clock @[util.scala 114:75]
    node _T_276 = add(_T_275, io.counters[25].inc) @[util.scala 115:33]
    _T_275 <= _T_276 @[util.scala 116:9]
    reg _T_278 : UInt<40>, clock @[util.scala 114:75]
    node _T_279 = add(_T_278, io.counters[26].inc) @[util.scala 115:33]
    _T_278 <= _T_279 @[util.scala 116:9]
    reg _T_281 : UInt<40>, clock @[util.scala 114:75]
    node _T_282 = add(_T_281, io.counters[27].inc) @[util.scala 115:33]
    _T_281 <= _T_282 @[util.scala 116:9]
    reg _T_284 : UInt<40>, clock @[util.scala 114:75]
    node _T_285 = add(_T_284, io.counters[28].inc) @[util.scala 115:33]
    _T_284 <= _T_285 @[util.scala 116:9]
    reg _T_287 : UInt<40>, clock @[util.scala 114:75]
    node _T_288 = add(_T_287, io.counters[29].inc) @[util.scala 115:33]
    _T_287 <= _T_288 @[util.scala 116:9]
    reg _T_290 : UInt<40>, clock @[util.scala 114:75]
    node _T_291 = add(_T_290, io.counters[30].inc) @[util.scala 115:33]
    _T_290 <= _T_291 @[util.scala 116:9]
    reg _T_293 : UInt<40>, clock @[util.scala 114:75]
    node _T_294 = add(_T_293, io.counters[31].inc) @[util.scala 115:33]
    _T_293 <= _T_294 @[util.scala 116:9]
    reg _T_296 : UInt<40>, clock @[util.scala 114:75]
    node _T_297 = add(_T_296, io.counters[32].inc) @[util.scala 115:33]
    _T_296 <= _T_297 @[util.scala 116:9]
    reg _T_299 : UInt<40>, clock @[util.scala 114:75]
    node _T_300 = add(_T_299, io.counters[33].inc) @[util.scala 115:33]
    _T_299 <= _T_300 @[util.scala 116:9]
    reg _T_302 : UInt<40>, clock @[util.scala 114:75]
    node _T_303 = add(_T_302, io.counters[34].inc) @[util.scala 115:33]
    _T_302 <= _T_303 @[util.scala 116:9]
    reg _T_305 : UInt<40>, clock @[util.scala 114:75]
    node _T_306 = add(_T_305, io.counters[35].inc) @[util.scala 115:33]
    _T_305 <= _T_306 @[util.scala 116:9]
    reg _T_308 : UInt<40>, clock @[util.scala 114:75]
    node _T_309 = add(_T_308, io.counters[36].inc) @[util.scala 115:33]
    _T_308 <= _T_309 @[util.scala 116:9]
    reg _T_311 : UInt<40>, clock @[util.scala 114:75]
    node _T_312 = add(_T_311, io.counters[37].inc) @[util.scala 115:33]
    _T_311 <= _T_312 @[util.scala 116:9]
    reg _T_314 : UInt<40>, clock @[util.scala 114:75]
    node _T_315 = add(_T_314, io.counters[38].inc) @[util.scala 115:33]
    _T_314 <= _T_315 @[util.scala 116:9]
    reg _T_317 : UInt<40>, clock @[util.scala 114:75]
    node _T_318 = add(_T_317, io.counters[39].inc) @[util.scala 115:33]
    _T_317 <= _T_318 @[util.scala 116:9]
    reg _T_320 : UInt<40>, clock @[util.scala 114:75]
    node _T_321 = add(_T_320, io.counters[40].inc) @[util.scala 115:33]
    _T_320 <= _T_321 @[util.scala 116:9]
    reg _T_323 : UInt<40>, clock @[util.scala 114:75]
    node _T_324 = add(_T_323, io.counters[41].inc) @[util.scala 115:33]
    _T_323 <= _T_324 @[util.scala 116:9]
    reg _T_326 : UInt<40>, clock @[util.scala 114:75]
    node _T_327 = add(_T_326, io.counters[42].inc) @[util.scala 115:33]
    _T_326 <= _T_327 @[util.scala 116:9]
    reg _T_329 : UInt<40>, clock @[util.scala 114:75]
    node _T_330 = add(_T_329, io.counters[43].inc) @[util.scala 115:33]
    _T_329 <= _T_330 @[util.scala 116:9]
    reg _T_332 : UInt<40>, clock @[util.scala 114:75]
    node _T_333 = add(_T_332, io.counters[44].inc) @[util.scala 115:33]
    _T_332 <= _T_333 @[util.scala 116:9]
    reg _T_335 : UInt<40>, clock @[util.scala 114:75]
    node _T_336 = add(_T_335, io.counters[45].inc) @[util.scala 115:33]
    _T_335 <= _T_336 @[util.scala 116:9]
    reg _T_338 : UInt<40>, clock @[util.scala 114:75]
    node _T_339 = add(_T_338, io.counters[46].inc) @[util.scala 115:33]
    _T_338 <= _T_339 @[util.scala 116:9]
    reg _T_341 : UInt<40>, clock @[util.scala 114:75]
    node _T_342 = add(_T_341, io.counters[47].inc) @[util.scala 115:33]
    _T_341 <= _T_342 @[util.scala 116:9]
    reg _T_344 : UInt<40>, clock @[util.scala 114:75]
    node _T_345 = add(_T_344, io.counters[48].inc) @[util.scala 115:33]
    _T_344 <= _T_345 @[util.scala 116:9]
    reg _T_347 : UInt<40>, clock @[util.scala 114:75]
    node _T_348 = add(_T_347, io.counters[49].inc) @[util.scala 115:33]
    _T_347 <= _T_348 @[util.scala 116:9]
    reg _T_350 : UInt<40>, clock @[util.scala 114:75]
    node _T_351 = add(_T_350, io.counters[50].inc) @[util.scala 115:33]
    _T_350 <= _T_351 @[util.scala 116:9]
    reg _T_353 : UInt<40>, clock @[util.scala 114:75]
    node _T_354 = add(_T_353, io.counters[51].inc) @[util.scala 115:33]
    _T_353 <= _T_354 @[util.scala 116:9]
    reg _T_356 : UInt<40>, clock @[util.scala 114:75]
    node _T_357 = add(_T_356, io.counters[52].inc) @[util.scala 115:33]
    _T_356 <= _T_357 @[util.scala 116:9]
    reg _T_359 : UInt<40>, clock @[util.scala 114:75]
    node _T_360 = add(_T_359, io.counters[53].inc) @[util.scala 115:33]
    _T_359 <= _T_360 @[util.scala 116:9]
    reg _T_362 : UInt<40>, clock @[util.scala 114:75]
    node _T_363 = add(_T_362, io.counters[54].inc) @[util.scala 115:33]
    _T_362 <= _T_363 @[util.scala 116:9]
    reg _T_365 : UInt<40>, clock @[util.scala 114:75]
    node _T_366 = add(_T_365, io.counters[55].inc) @[util.scala 115:33]
    _T_365 <= _T_366 @[util.scala 116:9]
    reg _T_368 : UInt<40>, clock @[util.scala 114:75]
    node _T_369 = add(_T_368, io.counters[56].inc) @[util.scala 115:33]
    _T_368 <= _T_369 @[util.scala 116:9]
    reg _T_371 : UInt<40>, clock @[util.scala 114:75]
    node _T_372 = add(_T_371, io.counters[57].inc) @[util.scala 115:33]
    _T_371 <= _T_372 @[util.scala 116:9]
    reg _T_374 : UInt<40>, clock @[util.scala 114:75]
    node _T_375 = add(_T_374, io.counters[58].inc) @[util.scala 115:33]
    _T_374 <= _T_375 @[util.scala 116:9]
    reg _T_377 : UInt<40>, clock @[util.scala 114:75]
    node _T_378 = add(_T_377, io.counters[59].inc) @[util.scala 115:33]
    _T_377 <= _T_378 @[util.scala 116:9]
    wire new_prv : UInt
    new_prv <= reg_mstatus.prv
    reg_mstatus.prv <= new_prv @[csr.scala 185:19]
    reg reg_debug : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[csr.scala 187:22]
    reg reg_dpc : UInt<32>, clock @[csr.scala 188:20]
    reg reg_dscratch : UInt<32>, clock @[csr.scala 189:25]
    reg reg_singleStepped : UInt<1>, clock @[csr.scala 190:30]
    wire _T_388 : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>} @[csr.scala 191:51]
    wire _T_390 : UInt<32>
    _T_390 <= UInt<1>("h00")
    node _T_391 = bits(_T_390, 1, 0) @[csr.scala 191:51]
    _T_388.prv <= _T_391 @[csr.scala 191:51]
    node _T_392 = bits(_T_390, 2, 2) @[csr.scala 191:51]
    _T_388.step <= _T_392 @[csr.scala 191:51]
    node _T_393 = bits(_T_390, 4, 3) @[csr.scala 191:51]
    _T_388.zero1 <= _T_393 @[csr.scala 191:51]
    node _T_394 = bits(_T_390, 5, 5) @[csr.scala 191:51]
    _T_388.debugint <= _T_394 @[csr.scala 191:51]
    node _T_395 = bits(_T_390, 8, 6) @[csr.scala 191:51]
    _T_388.cause <= _T_395 @[csr.scala 191:51]
    node _T_396 = bits(_T_390, 9, 9) @[csr.scala 191:51]
    _T_388.stoptime <= _T_396 @[csr.scala 191:51]
    node _T_397 = bits(_T_390, 10, 10) @[csr.scala 191:51]
    _T_388.stopcycle <= _T_397 @[csr.scala 191:51]
    node _T_398 = bits(_T_390, 11, 11) @[csr.scala 191:51]
    _T_388.zero2 <= _T_398 @[csr.scala 191:51]
    node _T_399 = bits(_T_390, 12, 12) @[csr.scala 191:51]
    _T_388.ebreaku <= _T_399 @[csr.scala 191:51]
    node _T_400 = bits(_T_390, 13, 13) @[csr.scala 191:51]
    _T_388.ebreaks <= _T_400 @[csr.scala 191:51]
    node _T_401 = bits(_T_390, 14, 14) @[csr.scala 191:51]
    _T_388.ebreakh <= _T_401 @[csr.scala 191:51]
    node _T_402 = bits(_T_390, 15, 15) @[csr.scala 191:51]
    _T_388.ebreakm <= _T_402 @[csr.scala 191:51]
    node _T_403 = bits(_T_390, 27, 16) @[csr.scala 191:51]
    _T_388.zero3 <= _T_403 @[csr.scala 191:51]
    node _T_404 = bits(_T_390, 29, 28) @[csr.scala 191:51]
    _T_388.zero4 <= _T_404 @[csr.scala 191:51]
    node _T_405 = bits(_T_390, 31, 30) @[csr.scala 191:51]
    _T_388.xdebugver <= _T_405 @[csr.scala 191:51]
    wire reset_dcsr : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>}
    reset_dcsr.prv <= _T_388.prv
    reset_dcsr.step <= _T_388.step
    reset_dcsr.zero1 <= _T_388.zero1
    reset_dcsr.debugint <= _T_388.debugint
    reset_dcsr.cause <= _T_388.cause
    reset_dcsr.stoptime <= _T_388.stoptime
    reset_dcsr.stopcycle <= _T_388.stopcycle
    reset_dcsr.zero2 <= _T_388.zero2
    reset_dcsr.ebreaku <= _T_388.ebreaku
    reset_dcsr.ebreaks <= _T_388.ebreaks
    reset_dcsr.ebreakh <= _T_388.ebreakh
    reset_dcsr.ebreakm <= _T_388.ebreakm
    reset_dcsr.zero3 <= _T_388.zero3
    reset_dcsr.zero4 <= _T_388.zero4
    reset_dcsr.xdebugver <= _T_388.xdebugver
    reset_dcsr.xdebugver <= UInt<1>("h01") @[csr.scala 192:24]
    reset_dcsr.prv <= UInt<2>("h03") @[csr.scala 193:18]
    reg reg_dcsr : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>}, clock with : (reset => (reset, reset_dcsr)) @[csr.scala 194:21]
    node system_insn = eq(io.rw.cmd, UInt<3>("h04")) @[csr.scala 196:31]
    node _T_410 = neq(io.rw.cmd, UInt<3>("h00")) @[csr.scala 197:27]
    node _T_412 = eq(system_insn, UInt<1>("h00")) @[csr.scala 197:39]
    node cpu_ren = and(_T_410, _T_412) @[csr.scala 197:36]
    node _T_413 = cat(io.status.sie, io.status.uie)
    node _T_414 = cat(io.status.upie, io.status.mie)
    node _T_415 = cat(_T_414, io.status.hie)
    node _T_416 = cat(_T_415, _T_413)
    node _T_417 = cat(io.status.mpie, io.status.hpie)
    node _T_418 = cat(_T_417, io.status.spie)
    node _T_419 = cat(io.status.mpp, io.status.hpp)
    node _T_420 = cat(_T_419, io.status.spp)
    node _T_421 = cat(_T_420, _T_418)
    node _T_422 = cat(_T_421, _T_416)
    node _T_423 = cat(io.status.mprv, io.status.xs)
    node _T_424 = cat(_T_423, io.status.fs)
    node _T_425 = cat(io.status.tvm, io.status.mxr)
    node _T_426 = cat(_T_425, io.status.sum)
    node _T_427 = cat(_T_426, _T_424)
    node _T_428 = cat(io.status.zero1, io.status.tsr)
    node _T_429 = cat(_T_428, io.status.tw)
    node _T_430 = cat(io.status.debug, io.status.prv)
    node _T_431 = cat(_T_430, io.status.sd)
    node _T_432 = cat(_T_431, _T_429)
    node _T_433 = cat(_T_432, _T_427)
    node read_mstatus = cat(_T_433, _T_422)
    node _T_440 = cat(reg_mip.ssip, reg_mip.usip)
    node _T_441 = cat(reg_mip.msip, reg_mip.hsip)
    node _T_442 = cat(_T_441, _T_440)
    node _T_443 = cat(reg_mip.stip, reg_mip.utip)
    node _T_444 = cat(reg_mip.mtip, reg_mip.htip)
    node _T_445 = cat(_T_444, _T_443)
    node _T_446 = cat(_T_445, _T_442)
    node _T_447 = cat(reg_mip.seip, reg_mip.ueip)
    node _T_448 = cat(reg_mip.meip, reg_mip.heip)
    node _T_449 = cat(_T_448, _T_447)
    node _T_450 = cat(reg_mip.zero1, reg_mip.rocc)
    node _T_451 = cat(reg_mip.zero2, reg_mip.debug)
    node _T_452 = cat(_T_451, _T_450)
    node _T_453 = cat(_T_452, _T_449)
    node _T_454 = cat(_T_453, _T_446)
    node _T_455 = cat(reg_mie.ssip, reg_mie.usip)
    node _T_456 = cat(reg_mie.msip, reg_mie.hsip)
    node _T_457 = cat(_T_456, _T_455)
    node _T_458 = cat(reg_mie.stip, reg_mie.utip)
    node _T_459 = cat(reg_mie.mtip, reg_mie.htip)
    node _T_460 = cat(_T_459, _T_458)
    node _T_461 = cat(_T_460, _T_457)
    node _T_462 = cat(reg_mie.seip, reg_mie.ueip)
    node _T_463 = cat(reg_mie.meip, reg_mie.heip)
    node _T_464 = cat(_T_463, _T_462)
    node _T_465 = cat(reg_mie.zero1, reg_mie.rocc)
    node _T_466 = cat(reg_mie.zero2, reg_mie.debug)
    node _T_467 = cat(_T_466, _T_465)
    node _T_468 = cat(_T_467, _T_464)
    node _T_469 = cat(_T_468, _T_461)
    node _T_470 = cat(reg_dcsr.zero1, reg_dcsr.step) @[csr.scala 222:27]
    node _T_471 = cat(_T_470, reg_dcsr.prv) @[csr.scala 222:27]
    node _T_472 = cat(reg_dcsr.cause, reg_dcsr.debugint) @[csr.scala 222:27]
    node _T_473 = cat(reg_dcsr.stopcycle, reg_dcsr.stoptime) @[csr.scala 222:27]
    node _T_474 = cat(_T_473, _T_472) @[csr.scala 222:27]
    node _T_475 = cat(_T_474, _T_471) @[csr.scala 222:27]
    node _T_476 = cat(reg_dcsr.ebreaku, reg_dcsr.zero2) @[csr.scala 222:27]
    node _T_477 = cat(reg_dcsr.ebreakh, reg_dcsr.ebreaks) @[csr.scala 222:27]
    node _T_478 = cat(_T_477, _T_476) @[csr.scala 222:27]
    node _T_479 = cat(reg_dcsr.zero3, reg_dcsr.ebreakm) @[csr.scala 222:27]
    node _T_480 = cat(reg_dcsr.xdebugver, reg_dcsr.zero4) @[csr.scala 222:27]
    node _T_481 = cat(_T_480, _T_479) @[csr.scala 222:27]
    node _T_482 = cat(_T_481, _T_478) @[csr.scala 222:27]
    node _T_483 = cat(_T_482, _T_475) @[csr.scala 222:27]
    node _T_487 = eq(io.decode.csr, UInt<12>("h0b00")) @[csr.scala 259:76]
    node _T_489 = eq(io.decode.csr, UInt<12>("h0b02")) @[csr.scala 259:76]
    node _T_491 = eq(io.decode.csr, UInt<12>("h0f13")) @[csr.scala 259:76]
    node _T_493 = eq(io.decode.csr, UInt<12>("h0f12")) @[csr.scala 259:76]
    node _T_495 = eq(io.decode.csr, UInt<12>("h0f11")) @[csr.scala 259:76]
    node _T_497 = eq(io.decode.csr, UInt<10>("h0301")) @[csr.scala 259:76]
    node _T_499 = eq(io.decode.csr, UInt<10>("h0300")) @[csr.scala 259:76]
    node _T_501 = eq(io.decode.csr, UInt<10>("h0305")) @[csr.scala 259:76]
    node _T_503 = eq(io.decode.csr, UInt<10>("h0344")) @[csr.scala 259:76]
    node _T_505 = eq(io.decode.csr, UInt<10>("h0304")) @[csr.scala 259:76]
    node _T_507 = eq(io.decode.csr, UInt<10>("h0340")) @[csr.scala 259:76]
    node _T_509 = eq(io.decode.csr, UInt<10>("h0341")) @[csr.scala 259:76]
    node _T_511 = eq(io.decode.csr, UInt<10>("h0343")) @[csr.scala 259:76]
    node _T_513 = eq(io.decode.csr, UInt<10>("h0342")) @[csr.scala 259:76]
    node _T_515 = eq(io.decode.csr, UInt<12>("h0f14")) @[csr.scala 259:76]
    node _T_517 = eq(io.decode.csr, UInt<11>("h07b0")) @[csr.scala 259:76]
    node _T_519 = eq(io.decode.csr, UInt<11>("h07b1")) @[csr.scala 259:76]
    node _T_521 = eq(io.decode.csr, UInt<11>("h07b2")) @[csr.scala 259:76]
    node _T_523 = eq(io.decode.csr, UInt<10>("h0302")) @[csr.scala 259:76]
    node _T_525 = eq(io.decode.csr, UInt<12>("h0b03")) @[csr.scala 259:76]
    node _T_527 = eq(io.decode.csr, UInt<12>("h0b83")) @[csr.scala 259:76]
    node _T_529 = eq(io.decode.csr, UInt<12>("h0b04")) @[csr.scala 259:76]
    node _T_531 = eq(io.decode.csr, UInt<12>("h0b84")) @[csr.scala 259:76]
    node _T_533 = eq(io.decode.csr, UInt<12>("h0b05")) @[csr.scala 259:76]
    node _T_535 = eq(io.decode.csr, UInt<12>("h0b85")) @[csr.scala 259:76]
    node _T_537 = eq(io.decode.csr, UInt<12>("h0b06")) @[csr.scala 259:76]
    node _T_539 = eq(io.decode.csr, UInt<12>("h0b86")) @[csr.scala 259:76]
    node _T_541 = eq(io.decode.csr, UInt<12>("h0b07")) @[csr.scala 259:76]
    node _T_543 = eq(io.decode.csr, UInt<12>("h0b87")) @[csr.scala 259:76]
    node _T_545 = eq(io.decode.csr, UInt<12>("h0b08")) @[csr.scala 259:76]
    node _T_547 = eq(io.decode.csr, UInt<12>("h0b88")) @[csr.scala 259:76]
    node _T_549 = eq(io.decode.csr, UInt<12>("h0b09")) @[csr.scala 259:76]
    node _T_551 = eq(io.decode.csr, UInt<12>("h0b89")) @[csr.scala 259:76]
    node _T_553 = eq(io.decode.csr, UInt<12>("h0b0a")) @[csr.scala 259:76]
    node _T_555 = eq(io.decode.csr, UInt<12>("h0b8a")) @[csr.scala 259:76]
    node _T_557 = eq(io.decode.csr, UInt<12>("h0b0b")) @[csr.scala 259:76]
    node _T_559 = eq(io.decode.csr, UInt<12>("h0b8b")) @[csr.scala 259:76]
    node _T_561 = eq(io.decode.csr, UInt<12>("h0b0c")) @[csr.scala 259:76]
    node _T_563 = eq(io.decode.csr, UInt<12>("h0b8c")) @[csr.scala 259:76]
    node _T_565 = eq(io.decode.csr, UInt<12>("h0b0d")) @[csr.scala 259:76]
    node _T_567 = eq(io.decode.csr, UInt<12>("h0b8d")) @[csr.scala 259:76]
    node _T_569 = eq(io.decode.csr, UInt<12>("h0b0e")) @[csr.scala 259:76]
    node _T_571 = eq(io.decode.csr, UInt<12>("h0b8e")) @[csr.scala 259:76]
    node _T_573 = eq(io.decode.csr, UInt<12>("h0b0f")) @[csr.scala 259:76]
    node _T_575 = eq(io.decode.csr, UInt<12>("h0b8f")) @[csr.scala 259:76]
    node _T_577 = eq(io.decode.csr, UInt<12>("h0b10")) @[csr.scala 259:76]
    node _T_579 = eq(io.decode.csr, UInt<12>("h0b90")) @[csr.scala 259:76]
    node _T_581 = eq(io.decode.csr, UInt<12>("h0b11")) @[csr.scala 259:76]
    node _T_583 = eq(io.decode.csr, UInt<12>("h0b91")) @[csr.scala 259:76]
    node _T_585 = eq(io.decode.csr, UInt<12>("h0b12")) @[csr.scala 259:76]
    node _T_587 = eq(io.decode.csr, UInt<12>("h0b92")) @[csr.scala 259:76]
    node _T_589 = eq(io.decode.csr, UInt<12>("h0b13")) @[csr.scala 259:76]
    node _T_591 = eq(io.decode.csr, UInt<12>("h0b93")) @[csr.scala 259:76]
    node _T_593 = eq(io.decode.csr, UInt<12>("h0b14")) @[csr.scala 259:76]
    node _T_595 = eq(io.decode.csr, UInt<12>("h0b94")) @[csr.scala 259:76]
    node _T_597 = eq(io.decode.csr, UInt<12>("h0b15")) @[csr.scala 259:76]
    node _T_599 = eq(io.decode.csr, UInt<12>("h0b95")) @[csr.scala 259:76]
    node _T_601 = eq(io.decode.csr, UInt<12>("h0b16")) @[csr.scala 259:76]
    node _T_603 = eq(io.decode.csr, UInt<12>("h0b96")) @[csr.scala 259:76]
    node _T_605 = eq(io.decode.csr, UInt<12>("h0b17")) @[csr.scala 259:76]
    node _T_607 = eq(io.decode.csr, UInt<12>("h0b97")) @[csr.scala 259:76]
    node _T_609 = eq(io.decode.csr, UInt<12>("h0b18")) @[csr.scala 259:76]
    node _T_611 = eq(io.decode.csr, UInt<12>("h0b98")) @[csr.scala 259:76]
    node _T_613 = eq(io.decode.csr, UInt<12>("h0b19")) @[csr.scala 259:76]
    node _T_615 = eq(io.decode.csr, UInt<12>("h0b99")) @[csr.scala 259:76]
    node _T_617 = eq(io.decode.csr, UInt<12>("h0b1a")) @[csr.scala 259:76]
    node _T_619 = eq(io.decode.csr, UInt<12>("h0b9a")) @[csr.scala 259:76]
    node _T_621 = eq(io.decode.csr, UInt<12>("h0b1b")) @[csr.scala 259:76]
    node _T_623 = eq(io.decode.csr, UInt<12>("h0b9b")) @[csr.scala 259:76]
    node _T_625 = eq(io.decode.csr, UInt<12>("h0b1c")) @[csr.scala 259:76]
    node _T_627 = eq(io.decode.csr, UInt<12>("h0b9c")) @[csr.scala 259:76]
    node _T_629 = eq(io.decode.csr, UInt<12>("h0b1d")) @[csr.scala 259:76]
    node _T_631 = eq(io.decode.csr, UInt<12>("h0b9d")) @[csr.scala 259:76]
    node _T_633 = eq(io.decode.csr, UInt<12>("h0b1e")) @[csr.scala 259:76]
    node _T_635 = eq(io.decode.csr, UInt<12>("h0b9e")) @[csr.scala 259:76]
    node _T_637 = eq(io.decode.csr, UInt<12>("h0b1f")) @[csr.scala 259:76]
    node _T_639 = eq(io.decode.csr, UInt<12>("h0b9f")) @[csr.scala 259:76]
    node _T_641 = eq(io.decode.csr, UInt<12>("h0b20")) @[csr.scala 259:76]
    node _T_643 = eq(io.decode.csr, UInt<12>("h0ba0")) @[csr.scala 259:76]
    node _T_645 = eq(io.decode.csr, UInt<12>("h0b21")) @[csr.scala 259:76]
    node _T_647 = eq(io.decode.csr, UInt<12>("h0ba1")) @[csr.scala 259:76]
    node _T_649 = eq(io.decode.csr, UInt<12>("h0b22")) @[csr.scala 259:76]
    node _T_651 = eq(io.decode.csr, UInt<12>("h0ba2")) @[csr.scala 259:76]
    node _T_653 = eq(io.decode.csr, UInt<12>("h0b80")) @[csr.scala 259:76]
    node _T_655 = eq(io.decode.csr, UInt<12>("h0b82")) @[csr.scala 259:76]
    node _T_656 = bits(io.decode.csr, 9, 8) @[csr.scala 261:57]
    node priv_sufficient = geq(reg_mstatus.prv, _T_656) @[csr.scala 261:41]
    node _T_657 = bits(io.decode.csr, 11, 10) @[csr.scala 262:32]
    node _T_658 = not(_T_657) @[csr.scala 262:40]
    node read_only = eq(_T_658, UInt<1>("h00")) @[csr.scala 262:40]
    node _T_660 = neq(io.rw.cmd, UInt<3>("h05")) @[csr.scala 263:38]
    node _T_661 = and(cpu_ren, _T_660) @[csr.scala 263:25]
    node cpu_wen = and(_T_661, priv_sufficient) @[csr.scala 263:47]
    node _T_663 = eq(read_only, UInt<1>("h00")) @[csr.scala 264:24]
    node wen = and(cpu_wen, _T_663) @[csr.scala 264:21]
    node _T_664 = eq(io.rw.cmd, UInt<3>("h02")) @[util.scala 25:47]
    node _T_665 = eq(io.rw.cmd, UInt<3>("h03")) @[util.scala 25:47]
    node _T_666 = or(_T_664, _T_665) @[util.scala 25:62]
    node _T_668 = mux(_T_666, io.rw.rdata, UInt<1>("h00")) @[csr.scala 390:9]
    node _T_669 = or(_T_668, io.rw.wdata) @[csr.scala 390:53]
    node _T_670 = eq(io.rw.cmd, UInt<3>("h03")) @[csr.scala 390:73]
    node _T_672 = mux(_T_670, io.rw.wdata, UInt<1>("h00")) @[csr.scala 390:68]
    node _T_673 = not(_T_672) @[csr.scala 390:64]
    node wdata = and(_T_669, _T_673) @[csr.scala 390:62]
    node _T_675 = bits(io.decode.csr, 2, 0) @[csr.scala 267:36]
    node opcode = dshl(UInt<1>("h01"), _T_675) @[csr.scala 267:20]
    node _T_676 = bits(opcode, 0, 0) @[csr.scala 268:40]
    node insn_call = and(system_insn, _T_676) @[csr.scala 268:31]
    node _T_677 = bits(opcode, 1, 1) @[csr.scala 269:41]
    node insn_break = and(system_insn, _T_677) @[csr.scala 269:32]
    node _T_678 = bits(opcode, 2, 2) @[csr.scala 270:39]
    node _T_679 = and(system_insn, _T_678) @[csr.scala 270:30]
    node insn_ret = and(_T_679, priv_sufficient) @[csr.scala 270:43]
    node _T_680 = bits(opcode, 5, 5) @[csr.scala 271:39]
    node _T_681 = and(system_insn, _T_680) @[csr.scala 271:30]
    node insn_wfi = and(_T_681, priv_sufficient) @[csr.scala 271:43]
    node _T_682 = bits(io.decode.csr, 9, 8) @[csr.scala 274:60]
    node _T_683 = lt(reg_mstatus.prv, _T_682) @[csr.scala 274:45]
    node _T_685 = eq(io.decode.csr, UInt<12>("h0b00")) @[csr.scala 273:108]
    node _T_687 = eq(io.decode.csr, UInt<12>("h0b02")) @[csr.scala 273:108]
    node _T_689 = eq(io.decode.csr, UInt<12>("h0f13")) @[csr.scala 273:108]
    node _T_691 = eq(io.decode.csr, UInt<12>("h0f12")) @[csr.scala 273:108]
    node _T_693 = eq(io.decode.csr, UInt<12>("h0f11")) @[csr.scala 273:108]
    node _T_695 = eq(io.decode.csr, UInt<10>("h0301")) @[csr.scala 273:108]
    node _T_697 = eq(io.decode.csr, UInt<10>("h0300")) @[csr.scala 273:108]
    node _T_699 = eq(io.decode.csr, UInt<10>("h0305")) @[csr.scala 273:108]
    node _T_701 = eq(io.decode.csr, UInt<10>("h0344")) @[csr.scala 273:108]
    node _T_703 = eq(io.decode.csr, UInt<10>("h0304")) @[csr.scala 273:108]
    node _T_705 = eq(io.decode.csr, UInt<10>("h0340")) @[csr.scala 273:108]
    node _T_707 = eq(io.decode.csr, UInt<10>("h0341")) @[csr.scala 273:108]
    node _T_709 = eq(io.decode.csr, UInt<10>("h0343")) @[csr.scala 273:108]
    node _T_711 = eq(io.decode.csr, UInt<10>("h0342")) @[csr.scala 273:108]
    node _T_713 = eq(io.decode.csr, UInt<12>("h0f14")) @[csr.scala 273:108]
    node _T_715 = eq(io.decode.csr, UInt<11>("h07b0")) @[csr.scala 273:108]
    node _T_717 = eq(io.decode.csr, UInt<11>("h07b1")) @[csr.scala 273:108]
    node _T_719 = eq(io.decode.csr, UInt<11>("h07b2")) @[csr.scala 273:108]
    node _T_721 = eq(io.decode.csr, UInt<10>("h0302")) @[csr.scala 273:108]
    node _T_723 = eq(io.decode.csr, UInt<12>("h0b03")) @[csr.scala 273:108]
    node _T_725 = eq(io.decode.csr, UInt<12>("h0b83")) @[csr.scala 273:108]
    node _T_727 = eq(io.decode.csr, UInt<12>("h0b04")) @[csr.scala 273:108]
    node _T_729 = eq(io.decode.csr, UInt<12>("h0b84")) @[csr.scala 273:108]
    node _T_731 = eq(io.decode.csr, UInt<12>("h0b05")) @[csr.scala 273:108]
    node _T_733 = eq(io.decode.csr, UInt<12>("h0b85")) @[csr.scala 273:108]
    node _T_735 = eq(io.decode.csr, UInt<12>("h0b06")) @[csr.scala 273:108]
    node _T_737 = eq(io.decode.csr, UInt<12>("h0b86")) @[csr.scala 273:108]
    node _T_739 = eq(io.decode.csr, UInt<12>("h0b07")) @[csr.scala 273:108]
    node _T_741 = eq(io.decode.csr, UInt<12>("h0b87")) @[csr.scala 273:108]
    node _T_743 = eq(io.decode.csr, UInt<12>("h0b08")) @[csr.scala 273:108]
    node _T_745 = eq(io.decode.csr, UInt<12>("h0b88")) @[csr.scala 273:108]
    node _T_747 = eq(io.decode.csr, UInt<12>("h0b09")) @[csr.scala 273:108]
    node _T_749 = eq(io.decode.csr, UInt<12>("h0b89")) @[csr.scala 273:108]
    node _T_751 = eq(io.decode.csr, UInt<12>("h0b0a")) @[csr.scala 273:108]
    node _T_753 = eq(io.decode.csr, UInt<12>("h0b8a")) @[csr.scala 273:108]
    node _T_755 = eq(io.decode.csr, UInt<12>("h0b0b")) @[csr.scala 273:108]
    node _T_757 = eq(io.decode.csr, UInt<12>("h0b8b")) @[csr.scala 273:108]
    node _T_759 = eq(io.decode.csr, UInt<12>("h0b0c")) @[csr.scala 273:108]
    node _T_761 = eq(io.decode.csr, UInt<12>("h0b8c")) @[csr.scala 273:108]
    node _T_763 = eq(io.decode.csr, UInt<12>("h0b0d")) @[csr.scala 273:108]
    node _T_765 = eq(io.decode.csr, UInt<12>("h0b8d")) @[csr.scala 273:108]
    node _T_767 = eq(io.decode.csr, UInt<12>("h0b0e")) @[csr.scala 273:108]
    node _T_769 = eq(io.decode.csr, UInt<12>("h0b8e")) @[csr.scala 273:108]
    node _T_771 = eq(io.decode.csr, UInt<12>("h0b0f")) @[csr.scala 273:108]
    node _T_773 = eq(io.decode.csr, UInt<12>("h0b8f")) @[csr.scala 273:108]
    node _T_775 = eq(io.decode.csr, UInt<12>("h0b10")) @[csr.scala 273:108]
    node _T_777 = eq(io.decode.csr, UInt<12>("h0b90")) @[csr.scala 273:108]
    node _T_779 = eq(io.decode.csr, UInt<12>("h0b11")) @[csr.scala 273:108]
    node _T_781 = eq(io.decode.csr, UInt<12>("h0b91")) @[csr.scala 273:108]
    node _T_783 = eq(io.decode.csr, UInt<12>("h0b12")) @[csr.scala 273:108]
    node _T_785 = eq(io.decode.csr, UInt<12>("h0b92")) @[csr.scala 273:108]
    node _T_787 = eq(io.decode.csr, UInt<12>("h0b13")) @[csr.scala 273:108]
    node _T_789 = eq(io.decode.csr, UInt<12>("h0b93")) @[csr.scala 273:108]
    node _T_791 = eq(io.decode.csr, UInt<12>("h0b14")) @[csr.scala 273:108]
    node _T_793 = eq(io.decode.csr, UInt<12>("h0b94")) @[csr.scala 273:108]
    node _T_795 = eq(io.decode.csr, UInt<12>("h0b15")) @[csr.scala 273:108]
    node _T_797 = eq(io.decode.csr, UInt<12>("h0b95")) @[csr.scala 273:108]
    node _T_799 = eq(io.decode.csr, UInt<12>("h0b16")) @[csr.scala 273:108]
    node _T_801 = eq(io.decode.csr, UInt<12>("h0b96")) @[csr.scala 273:108]
    node _T_803 = eq(io.decode.csr, UInt<12>("h0b17")) @[csr.scala 273:108]
    node _T_805 = eq(io.decode.csr, UInt<12>("h0b97")) @[csr.scala 273:108]
    node _T_807 = eq(io.decode.csr, UInt<12>("h0b18")) @[csr.scala 273:108]
    node _T_809 = eq(io.decode.csr, UInt<12>("h0b98")) @[csr.scala 273:108]
    node _T_811 = eq(io.decode.csr, UInt<12>("h0b19")) @[csr.scala 273:108]
    node _T_813 = eq(io.decode.csr, UInt<12>("h0b99")) @[csr.scala 273:108]
    node _T_815 = eq(io.decode.csr, UInt<12>("h0b1a")) @[csr.scala 273:108]
    node _T_817 = eq(io.decode.csr, UInt<12>("h0b9a")) @[csr.scala 273:108]
    node _T_819 = eq(io.decode.csr, UInt<12>("h0b1b")) @[csr.scala 273:108]
    node _T_821 = eq(io.decode.csr, UInt<12>("h0b9b")) @[csr.scala 273:108]
    node _T_823 = eq(io.decode.csr, UInt<12>("h0b1c")) @[csr.scala 273:108]
    node _T_825 = eq(io.decode.csr, UInt<12>("h0b9c")) @[csr.scala 273:108]
    node _T_827 = eq(io.decode.csr, UInt<12>("h0b1d")) @[csr.scala 273:108]
    node _T_829 = eq(io.decode.csr, UInt<12>("h0b9d")) @[csr.scala 273:108]
    node _T_831 = eq(io.decode.csr, UInt<12>("h0b1e")) @[csr.scala 273:108]
    node _T_833 = eq(io.decode.csr, UInt<12>("h0b9e")) @[csr.scala 273:108]
    node _T_835 = eq(io.decode.csr, UInt<12>("h0b1f")) @[csr.scala 273:108]
    node _T_837 = eq(io.decode.csr, UInt<12>("h0b9f")) @[csr.scala 273:108]
    node _T_839 = eq(io.decode.csr, UInt<12>("h0b20")) @[csr.scala 273:108]
    node _T_841 = eq(io.decode.csr, UInt<12>("h0ba0")) @[csr.scala 273:108]
    node _T_843 = eq(io.decode.csr, UInt<12>("h0b21")) @[csr.scala 273:108]
    node _T_845 = eq(io.decode.csr, UInt<12>("h0ba1")) @[csr.scala 273:108]
    node _T_847 = eq(io.decode.csr, UInt<12>("h0b22")) @[csr.scala 273:108]
    node _T_849 = eq(io.decode.csr, UInt<12>("h0ba2")) @[csr.scala 273:108]
    node _T_851 = eq(io.decode.csr, UInt<12>("h0b80")) @[csr.scala 273:108]
    node _T_853 = eq(io.decode.csr, UInt<12>("h0b82")) @[csr.scala 273:108]
    node _T_854 = or(_T_685, _T_687) @[csr.scala 273:124]
    node _T_855 = or(_T_854, _T_689) @[csr.scala 273:124]
    node _T_856 = or(_T_855, _T_691) @[csr.scala 273:124]
    node _T_857 = or(_T_856, _T_693) @[csr.scala 273:124]
    node _T_858 = or(_T_857, _T_695) @[csr.scala 273:124]
    node _T_859 = or(_T_858, _T_697) @[csr.scala 273:124]
    node _T_860 = or(_T_859, _T_699) @[csr.scala 273:124]
    node _T_861 = or(_T_860, _T_701) @[csr.scala 273:124]
    node _T_862 = or(_T_861, _T_703) @[csr.scala 273:124]
    node _T_863 = or(_T_862, _T_705) @[csr.scala 273:124]
    node _T_864 = or(_T_863, _T_707) @[csr.scala 273:124]
    node _T_865 = or(_T_864, _T_709) @[csr.scala 273:124]
    node _T_866 = or(_T_865, _T_711) @[csr.scala 273:124]
    node _T_867 = or(_T_866, _T_713) @[csr.scala 273:124]
    node _T_868 = or(_T_867, _T_715) @[csr.scala 273:124]
    node _T_869 = or(_T_868, _T_717) @[csr.scala 273:124]
    node _T_870 = or(_T_869, _T_719) @[csr.scala 273:124]
    node _T_871 = or(_T_870, _T_721) @[csr.scala 273:124]
    node _T_872 = or(_T_871, _T_723) @[csr.scala 273:124]
    node _T_873 = or(_T_872, _T_725) @[csr.scala 273:124]
    node _T_874 = or(_T_873, _T_727) @[csr.scala 273:124]
    node _T_875 = or(_T_874, _T_729) @[csr.scala 273:124]
    node _T_876 = or(_T_875, _T_731) @[csr.scala 273:124]
    node _T_877 = or(_T_876, _T_733) @[csr.scala 273:124]
    node _T_878 = or(_T_877, _T_735) @[csr.scala 273:124]
    node _T_879 = or(_T_878, _T_737) @[csr.scala 273:124]
    node _T_880 = or(_T_879, _T_739) @[csr.scala 273:124]
    node _T_881 = or(_T_880, _T_741) @[csr.scala 273:124]
    node _T_882 = or(_T_881, _T_743) @[csr.scala 273:124]
    node _T_883 = or(_T_882, _T_745) @[csr.scala 273:124]
    node _T_884 = or(_T_883, _T_747) @[csr.scala 273:124]
    node _T_885 = or(_T_884, _T_749) @[csr.scala 273:124]
    node _T_886 = or(_T_885, _T_751) @[csr.scala 273:124]
    node _T_887 = or(_T_886, _T_753) @[csr.scala 273:124]
    node _T_888 = or(_T_887, _T_755) @[csr.scala 273:124]
    node _T_889 = or(_T_888, _T_757) @[csr.scala 273:124]
    node _T_890 = or(_T_889, _T_759) @[csr.scala 273:124]
    node _T_891 = or(_T_890, _T_761) @[csr.scala 273:124]
    node _T_892 = or(_T_891, _T_763) @[csr.scala 273:124]
    node _T_893 = or(_T_892, _T_765) @[csr.scala 273:124]
    node _T_894 = or(_T_893, _T_767) @[csr.scala 273:124]
    node _T_895 = or(_T_894, _T_769) @[csr.scala 273:124]
    node _T_896 = or(_T_895, _T_771) @[csr.scala 273:124]
    node _T_897 = or(_T_896, _T_773) @[csr.scala 273:124]
    node _T_898 = or(_T_897, _T_775) @[csr.scala 273:124]
    node _T_899 = or(_T_898, _T_777) @[csr.scala 273:124]
    node _T_900 = or(_T_899, _T_779) @[csr.scala 273:124]
    node _T_901 = or(_T_900, _T_781) @[csr.scala 273:124]
    node _T_902 = or(_T_901, _T_783) @[csr.scala 273:124]
    node _T_903 = or(_T_902, _T_785) @[csr.scala 273:124]
    node _T_904 = or(_T_903, _T_787) @[csr.scala 273:124]
    node _T_905 = or(_T_904, _T_789) @[csr.scala 273:124]
    node _T_906 = or(_T_905, _T_791) @[csr.scala 273:124]
    node _T_907 = or(_T_906, _T_793) @[csr.scala 273:124]
    node _T_908 = or(_T_907, _T_795) @[csr.scala 273:124]
    node _T_909 = or(_T_908, _T_797) @[csr.scala 273:124]
    node _T_910 = or(_T_909, _T_799) @[csr.scala 273:124]
    node _T_911 = or(_T_910, _T_801) @[csr.scala 273:124]
    node _T_912 = or(_T_911, _T_803) @[csr.scala 273:124]
    node _T_913 = or(_T_912, _T_805) @[csr.scala 273:124]
    node _T_914 = or(_T_913, _T_807) @[csr.scala 273:124]
    node _T_915 = or(_T_914, _T_809) @[csr.scala 273:124]
    node _T_916 = or(_T_915, _T_811) @[csr.scala 273:124]
    node _T_917 = or(_T_916, _T_813) @[csr.scala 273:124]
    node _T_918 = or(_T_917, _T_815) @[csr.scala 273:124]
    node _T_919 = or(_T_918, _T_817) @[csr.scala 273:124]
    node _T_920 = or(_T_919, _T_819) @[csr.scala 273:124]
    node _T_921 = or(_T_920, _T_821) @[csr.scala 273:124]
    node _T_922 = or(_T_921, _T_823) @[csr.scala 273:124]
    node _T_923 = or(_T_922, _T_825) @[csr.scala 273:124]
    node _T_924 = or(_T_923, _T_827) @[csr.scala 273:124]
    node _T_925 = or(_T_924, _T_829) @[csr.scala 273:124]
    node _T_926 = or(_T_925, _T_831) @[csr.scala 273:124]
    node _T_927 = or(_T_926, _T_833) @[csr.scala 273:124]
    node _T_928 = or(_T_927, _T_835) @[csr.scala 273:124]
    node _T_929 = or(_T_928, _T_837) @[csr.scala 273:124]
    node _T_930 = or(_T_929, _T_839) @[csr.scala 273:124]
    node _T_931 = or(_T_930, _T_841) @[csr.scala 273:124]
    node _T_932 = or(_T_931, _T_843) @[csr.scala 273:124]
    node _T_933 = or(_T_932, _T_845) @[csr.scala 273:124]
    node _T_934 = or(_T_933, _T_847) @[csr.scala 273:124]
    node _T_935 = or(_T_934, _T_849) @[csr.scala 273:124]
    node _T_936 = or(_T_935, _T_851) @[csr.scala 273:124]
    node _T_937 = or(_T_936, _T_853) @[csr.scala 273:124]
    node _T_939 = eq(_T_937, UInt<1>("h00")) @[csr.scala 274:69]
    node _T_940 = or(_T_683, _T_939) @[csr.scala 274:66]
    node _T_943 = geq(io.decode.csr, UInt<12>("h0c00")) @[util.scala 48:47]
    node _T_944 = lt(io.decode.csr, UInt<12>("h0c20")) @[util.scala 48:60]
    node _T_945 = and(_T_943, _T_944) @[util.scala 48:55]
    node _T_948 = geq(io.decode.csr, UInt<12>("h0c80")) @[util.scala 48:47]
    node _T_949 = lt(io.decode.csr, UInt<12>("h0ca0")) @[util.scala 48:60]
    node _T_950 = and(_T_948, _T_949) @[util.scala 48:55]
    node _T_951 = or(_T_945, _T_950) @[csr.scala 275:67]
    node _T_952 = or(_T_940, _T_951) @[csr.scala 274:94]
    node _T_954 = eq(reg_debug, UInt<1>("h00")) @[csr.scala 276:5]
    node _T_955 = or(_T_952, _T_954) @[csr.scala 275:134]
    io.decode.read_illegal <= _T_955 @[csr.scala 274:26]
    node _T_956 = bits(io.decode.csr, 11, 10) @[csr.scala 277:43]
    node _T_957 = not(_T_956) @[csr.scala 277:51]
    node _T_959 = eq(_T_957, UInt<1>("h00")) @[csr.scala 277:51]
    io.decode.write_illegal <= _T_959 @[csr.scala 277:27]
    node _T_960 = bits(io.decode.csr, 9, 8) @[csr.scala 278:62]
    node _T_961 = lt(reg_mstatus.prv, _T_960) @[csr.scala 278:47]
    io.decode.system_illegal <= _T_961 @[csr.scala 278:28]
    io.status.uie <= reg_mstatus.uie @[csr.scala 280:13]
    io.status.sie <= reg_mstatus.sie @[csr.scala 280:13]
    io.status.hie <= reg_mstatus.hie @[csr.scala 280:13]
    io.status.mie <= reg_mstatus.mie @[csr.scala 280:13]
    io.status.upie <= reg_mstatus.upie @[csr.scala 280:13]
    io.status.spie <= reg_mstatus.spie @[csr.scala 280:13]
    io.status.hpie <= reg_mstatus.hpie @[csr.scala 280:13]
    io.status.mpie <= reg_mstatus.mpie @[csr.scala 280:13]
    io.status.spp <= reg_mstatus.spp @[csr.scala 280:13]
    io.status.hpp <= reg_mstatus.hpp @[csr.scala 280:13]
    io.status.mpp <= reg_mstatus.mpp @[csr.scala 280:13]
    io.status.fs <= reg_mstatus.fs @[csr.scala 280:13]
    io.status.xs <= reg_mstatus.xs @[csr.scala 280:13]
    io.status.mprv <= reg_mstatus.mprv @[csr.scala 280:13]
    io.status.sum <= reg_mstatus.sum @[csr.scala 280:13]
    io.status.mxr <= reg_mstatus.mxr @[csr.scala 280:13]
    io.status.tvm <= reg_mstatus.tvm @[csr.scala 280:13]
    io.status.tw <= reg_mstatus.tw @[csr.scala 280:13]
    io.status.tsr <= reg_mstatus.tsr @[csr.scala 280:13]
    io.status.zero1 <= reg_mstatus.zero1 @[csr.scala 280:13]
    io.status.sd <= reg_mstatus.sd @[csr.scala 280:13]
    io.status.prv <= reg_mstatus.prv @[csr.scala 280:13]
    io.status.debug <= reg_mstatus.debug @[csr.scala 280:13]
    node _T_962 = or(insn_call, insn_break) @[csr.scala 282:24]
    node _T_963 = or(_T_962, insn_ret) @[csr.scala 282:38]
    io.eret <= _T_963 @[csr.scala 282:11]
    when io.exception : @[csr.scala 285:23]
      reg_mcause <= UInt<2>("h02") @[csr.scala 286:16]
      io.evec <= UInt<32>("h080000004") @[csr.scala 287:13]
      reg_mepc <= io.pc @[csr.scala 288:14]
      skip @[csr.scala 285:23]
    node _T_966 = add(insn_ret, io.exception) @[Bitwise.scala 48:55]
    node _T_968 = leq(_T_966, UInt<1>("h01")) @[csr.scala 291:52]
    node _T_969 = bits(reset, 0, 0) @[csr.scala 291:9]
    node _T_970 = or(_T_968, _T_969) @[csr.scala 291:9]
    node _T_972 = eq(_T_970, UInt<1>("h00")) @[csr.scala 291:9]
    when _T_972 : @[csr.scala 291:9]
      printf(clock, UInt<1>(1), "Assertion failed: these conditions must be mutually exclusive\n    at csr.scala:291 assert(PopCount(insn_ret :: io.exception :: Nil) <= 1, \"these conditions must be mutually exclusive\")\n") @[csr.scala 291:9]
      stop(clock, UInt<1>(1), 1) @[csr.scala 291:9]
      skip @[csr.scala 291:9]
    node _T_973 = geq(_T_185, reg_mtimecmp) @[csr.scala 293:19]
    when _T_973 : @[csr.scala 293:36]
      reg_mip.mtip <= UInt<1>("h01") @[csr.scala 294:20]
      skip @[csr.scala 293:36]
    node _T_975 = bits(io.decode.csr, 10, 10) @[csr.scala 298:33]
    node _T_976 = and(insn_ret, _T_975) @[csr.scala 298:17]
    when _T_976 : @[csr.scala 298:38]
      new_prv <= reg_dcsr.prv @[csr.scala 299:13]
      reg_debug <= UInt<1>("h00") @[csr.scala 300:15]
      io.evec <= reg_dpc @[csr.scala 301:13]
      skip @[csr.scala 298:38]
    node _T_978 = bits(io.decode.csr, 10, 10) @[csr.scala 305:35]
    node _T_980 = eq(_T_978, UInt<1>("h00")) @[csr.scala 305:21]
    node _T_981 = and(insn_ret, _T_980) @[csr.scala 305:18]
    when _T_981 : @[csr.scala 305:41]
      reg_mstatus.mie <= reg_mstatus.mpie @[csr.scala 306:21]
      reg_mstatus.mpie <= UInt<1>("h01") @[csr.scala 307:22]
      new_prv <= reg_mstatus.mpp @[csr.scala 308:13]
      io.evec <= reg_mepc @[csr.scala 309:13]
      skip @[csr.scala 305:41]
    when insn_call : @[csr.scala 313:18]
      io.evec <= UInt<32>("h080000004") @[csr.scala 314:13]
      node _T_985 = add(reg_mstatus.prv, UInt<4>("h08")) @[csr.scala 315:35]
      node _T_986 = tail(_T_985, 1) @[csr.scala 315:35]
      reg_mcause <= _T_986 @[csr.scala 315:16]
      skip @[csr.scala 313:18]
    when insn_break : @[csr.scala 319:19]
      io.evec <= UInt<32>("h080000004") @[csr.scala 320:13]
      reg_mcause <= UInt<2>("h03") @[csr.scala 321:16]
      skip @[csr.scala 319:19]
    io.time <= _T_185 @[csr.scala 325:11]
    io.csr_stall <= reg_wfi @[csr.scala 326:16]
    node _T_991 = mux(_T_487, _T_185, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_993 = mux(_T_489, _T_197, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_995 = mux(_T_491, UInt<16>("h08000"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_997 = mux(_T_493, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_999 = mux(_T_495, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1001 = mux(_T_497, UInt<9>("h0100"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1003 = mux(_T_499, read_mstatus, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1005 = mux(_T_501, UInt<9>("h0100"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1007 = mux(_T_503, _T_454, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1009 = mux(_T_505, _T_469, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1011 = mux(_T_507, reg_mscratch, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1013 = mux(_T_509, reg_mepc, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1015 = mux(_T_511, reg_mtval, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1017 = mux(_T_513, reg_mcause, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1019 = mux(_T_515, io.hartid, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1021 = mux(_T_517, _T_483, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1023 = mux(_T_519, reg_dpc, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1025 = mux(_T_521, reg_dscratch, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1027 = mux(_T_523, reg_medeleg, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1029 = mux(_T_525, _T_200, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1031 = mux(_T_527, _T_200, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1033 = mux(_T_529, _T_203, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1035 = mux(_T_531, _T_203, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1037 = mux(_T_533, _T_206, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1039 = mux(_T_535, _T_206, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1041 = mux(_T_537, _T_209, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1043 = mux(_T_539, _T_209, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1045 = mux(_T_541, _T_212, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1047 = mux(_T_543, _T_212, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1049 = mux(_T_545, _T_215, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1051 = mux(_T_547, _T_215, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1053 = mux(_T_549, _T_218, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1055 = mux(_T_551, _T_218, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1057 = mux(_T_553, _T_221, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1059 = mux(_T_555, _T_221, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1061 = mux(_T_557, _T_224, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1063 = mux(_T_559, _T_224, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1065 = mux(_T_561, _T_227, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1067 = mux(_T_563, _T_227, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1069 = mux(_T_565, _T_230, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1071 = mux(_T_567, _T_230, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1073 = mux(_T_569, _T_233, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1075 = mux(_T_571, _T_233, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1077 = mux(_T_573, _T_236, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1079 = mux(_T_575, _T_236, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1081 = mux(_T_577, _T_239, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1083 = mux(_T_579, _T_239, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1085 = mux(_T_581, _T_242, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1087 = mux(_T_583, _T_242, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1089 = mux(_T_585, _T_245, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1091 = mux(_T_587, _T_245, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1093 = mux(_T_589, _T_248, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1095 = mux(_T_591, _T_248, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1097 = mux(_T_593, _T_251, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1099 = mux(_T_595, _T_251, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1101 = mux(_T_597, _T_254, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1103 = mux(_T_599, _T_254, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1105 = mux(_T_601, _T_257, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1107 = mux(_T_603, _T_257, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1109 = mux(_T_605, _T_260, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1111 = mux(_T_607, _T_260, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1113 = mux(_T_609, _T_263, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1115 = mux(_T_611, _T_263, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1117 = mux(_T_613, _T_266, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1119 = mux(_T_615, _T_266, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1121 = mux(_T_617, _T_269, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1123 = mux(_T_619, _T_269, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1125 = mux(_T_621, _T_272, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1127 = mux(_T_623, _T_272, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1129 = mux(_T_625, _T_275, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1131 = mux(_T_627, _T_275, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1133 = mux(_T_629, _T_278, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1135 = mux(_T_631, _T_278, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1137 = mux(_T_633, _T_281, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1139 = mux(_T_635, _T_281, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1141 = mux(_T_637, _T_284, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1143 = mux(_T_639, _T_284, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1145 = mux(_T_641, _T_287, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1147 = mux(_T_643, _T_287, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1149 = mux(_T_645, _T_290, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1151 = mux(_T_647, _T_290, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1153 = mux(_T_649, _T_293, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1155 = mux(_T_651, _T_293, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1157 = mux(_T_653, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1159 = mux(_T_655, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1160 = or(_T_991, _T_993) @[Mux.scala 19:72]
    node _T_1161 = or(_T_1160, _T_995) @[Mux.scala 19:72]
    node _T_1162 = or(_T_1161, _T_997) @[Mux.scala 19:72]
    node _T_1163 = or(_T_1162, _T_999) @[Mux.scala 19:72]
    node _T_1164 = or(_T_1163, _T_1001) @[Mux.scala 19:72]
    node _T_1165 = or(_T_1164, _T_1003) @[Mux.scala 19:72]
    node _T_1166 = or(_T_1165, _T_1005) @[Mux.scala 19:72]
    node _T_1167 = or(_T_1166, _T_1007) @[Mux.scala 19:72]
    node _T_1168 = or(_T_1167, _T_1009) @[Mux.scala 19:72]
    node _T_1169 = or(_T_1168, _T_1011) @[Mux.scala 19:72]
    node _T_1170 = or(_T_1169, _T_1013) @[Mux.scala 19:72]
    node _T_1171 = or(_T_1170, _T_1015) @[Mux.scala 19:72]
    node _T_1172 = or(_T_1171, _T_1017) @[Mux.scala 19:72]
    node _T_1173 = or(_T_1172, _T_1019) @[Mux.scala 19:72]
    node _T_1174 = or(_T_1173, _T_1021) @[Mux.scala 19:72]
    node _T_1175 = or(_T_1174, _T_1023) @[Mux.scala 19:72]
    node _T_1176 = or(_T_1175, _T_1025) @[Mux.scala 19:72]
    node _T_1177 = or(_T_1176, _T_1027) @[Mux.scala 19:72]
    node _T_1178 = or(_T_1177, _T_1029) @[Mux.scala 19:72]
    node _T_1179 = or(_T_1178, _T_1031) @[Mux.scala 19:72]
    node _T_1180 = or(_T_1179, _T_1033) @[Mux.scala 19:72]
    node _T_1181 = or(_T_1180, _T_1035) @[Mux.scala 19:72]
    node _T_1182 = or(_T_1181, _T_1037) @[Mux.scala 19:72]
    node _T_1183 = or(_T_1182, _T_1039) @[Mux.scala 19:72]
    node _T_1184 = or(_T_1183, _T_1041) @[Mux.scala 19:72]
    node _T_1185 = or(_T_1184, _T_1043) @[Mux.scala 19:72]
    node _T_1186 = or(_T_1185, _T_1045) @[Mux.scala 19:72]
    node _T_1187 = or(_T_1186, _T_1047) @[Mux.scala 19:72]
    node _T_1188 = or(_T_1187, _T_1049) @[Mux.scala 19:72]
    node _T_1189 = or(_T_1188, _T_1051) @[Mux.scala 19:72]
    node _T_1190 = or(_T_1189, _T_1053) @[Mux.scala 19:72]
    node _T_1191 = or(_T_1190, _T_1055) @[Mux.scala 19:72]
    node _T_1192 = or(_T_1191, _T_1057) @[Mux.scala 19:72]
    node _T_1193 = or(_T_1192, _T_1059) @[Mux.scala 19:72]
    node _T_1194 = or(_T_1193, _T_1061) @[Mux.scala 19:72]
    node _T_1195 = or(_T_1194, _T_1063) @[Mux.scala 19:72]
    node _T_1196 = or(_T_1195, _T_1065) @[Mux.scala 19:72]
    node _T_1197 = or(_T_1196, _T_1067) @[Mux.scala 19:72]
    node _T_1198 = or(_T_1197, _T_1069) @[Mux.scala 19:72]
    node _T_1199 = or(_T_1198, _T_1071) @[Mux.scala 19:72]
    node _T_1200 = or(_T_1199, _T_1073) @[Mux.scala 19:72]
    node _T_1201 = or(_T_1200, _T_1075) @[Mux.scala 19:72]
    node _T_1202 = or(_T_1201, _T_1077) @[Mux.scala 19:72]
    node _T_1203 = or(_T_1202, _T_1079) @[Mux.scala 19:72]
    node _T_1204 = or(_T_1203, _T_1081) @[Mux.scala 19:72]
    node _T_1205 = or(_T_1204, _T_1083) @[Mux.scala 19:72]
    node _T_1206 = or(_T_1205, _T_1085) @[Mux.scala 19:72]
    node _T_1207 = or(_T_1206, _T_1087) @[Mux.scala 19:72]
    node _T_1208 = or(_T_1207, _T_1089) @[Mux.scala 19:72]
    node _T_1209 = or(_T_1208, _T_1091) @[Mux.scala 19:72]
    node _T_1210 = or(_T_1209, _T_1093) @[Mux.scala 19:72]
    node _T_1211 = or(_T_1210, _T_1095) @[Mux.scala 19:72]
    node _T_1212 = or(_T_1211, _T_1097) @[Mux.scala 19:72]
    node _T_1213 = or(_T_1212, _T_1099) @[Mux.scala 19:72]
    node _T_1214 = or(_T_1213, _T_1101) @[Mux.scala 19:72]
    node _T_1215 = or(_T_1214, _T_1103) @[Mux.scala 19:72]
    node _T_1216 = or(_T_1215, _T_1105) @[Mux.scala 19:72]
    node _T_1217 = or(_T_1216, _T_1107) @[Mux.scala 19:72]
    node _T_1218 = or(_T_1217, _T_1109) @[Mux.scala 19:72]
    node _T_1219 = or(_T_1218, _T_1111) @[Mux.scala 19:72]
    node _T_1220 = or(_T_1219, _T_1113) @[Mux.scala 19:72]
    node _T_1221 = or(_T_1220, _T_1115) @[Mux.scala 19:72]
    node _T_1222 = or(_T_1221, _T_1117) @[Mux.scala 19:72]
    node _T_1223 = or(_T_1222, _T_1119) @[Mux.scala 19:72]
    node _T_1224 = or(_T_1223, _T_1121) @[Mux.scala 19:72]
    node _T_1225 = or(_T_1224, _T_1123) @[Mux.scala 19:72]
    node _T_1226 = or(_T_1225, _T_1125) @[Mux.scala 19:72]
    node _T_1227 = or(_T_1226, _T_1127) @[Mux.scala 19:72]
    node _T_1228 = or(_T_1227, _T_1129) @[Mux.scala 19:72]
    node _T_1229 = or(_T_1228, _T_1131) @[Mux.scala 19:72]
    node _T_1230 = or(_T_1229, _T_1133) @[Mux.scala 19:72]
    node _T_1231 = or(_T_1230, _T_1135) @[Mux.scala 19:72]
    node _T_1232 = or(_T_1231, _T_1137) @[Mux.scala 19:72]
    node _T_1233 = or(_T_1232, _T_1139) @[Mux.scala 19:72]
    node _T_1234 = or(_T_1233, _T_1141) @[Mux.scala 19:72]
    node _T_1235 = or(_T_1234, _T_1143) @[Mux.scala 19:72]
    node _T_1236 = or(_T_1235, _T_1145) @[Mux.scala 19:72]
    node _T_1237 = or(_T_1236, _T_1147) @[Mux.scala 19:72]
    node _T_1238 = or(_T_1237, _T_1149) @[Mux.scala 19:72]
    node _T_1239 = or(_T_1238, _T_1151) @[Mux.scala 19:72]
    node _T_1240 = or(_T_1239, _T_1153) @[Mux.scala 19:72]
    node _T_1241 = or(_T_1240, _T_1155) @[Mux.scala 19:72]
    node _T_1242 = or(_T_1241, _T_1157) @[Mux.scala 19:72]
    node _T_1243 = or(_T_1242, _T_1159) @[Mux.scala 19:72]
    wire _T_1245 : UInt<64> @[Mux.scala 19:72]
    _T_1245 <= _T_1243 @[Mux.scala 19:72]
    io.rw.rdata <= _T_1245 @[csr.scala 329:15]
    when wen : @[csr.scala 331:14]
      when _T_517 : @[csr.scala 333:36]
        wire _T_1248 : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>} @[csr.scala 334:43]
        wire _T_1250 : UInt<32>
        _T_1250 <= wdata
        node _T_1251 = bits(_T_1250, 1, 0) @[csr.scala 334:43]
        _T_1248.prv <= _T_1251 @[csr.scala 334:43]
        node _T_1252 = bits(_T_1250, 2, 2) @[csr.scala 334:43]
        _T_1248.step <= _T_1252 @[csr.scala 334:43]
        node _T_1253 = bits(_T_1250, 4, 3) @[csr.scala 334:43]
        _T_1248.zero1 <= _T_1253 @[csr.scala 334:43]
        node _T_1254 = bits(_T_1250, 5, 5) @[csr.scala 334:43]
        _T_1248.debugint <= _T_1254 @[csr.scala 334:43]
        node _T_1255 = bits(_T_1250, 8, 6) @[csr.scala 334:43]
        _T_1248.cause <= _T_1255 @[csr.scala 334:43]
        node _T_1256 = bits(_T_1250, 9, 9) @[csr.scala 334:43]
        _T_1248.stoptime <= _T_1256 @[csr.scala 334:43]
        node _T_1257 = bits(_T_1250, 10, 10) @[csr.scala 334:43]
        _T_1248.stopcycle <= _T_1257 @[csr.scala 334:43]
        node _T_1258 = bits(_T_1250, 11, 11) @[csr.scala 334:43]
        _T_1248.zero2 <= _T_1258 @[csr.scala 334:43]
        node _T_1259 = bits(_T_1250, 12, 12) @[csr.scala 334:43]
        _T_1248.ebreaku <= _T_1259 @[csr.scala 334:43]
        node _T_1260 = bits(_T_1250, 13, 13) @[csr.scala 334:43]
        _T_1248.ebreaks <= _T_1260 @[csr.scala 334:43]
        node _T_1261 = bits(_T_1250, 14, 14) @[csr.scala 334:43]
        _T_1248.ebreakh <= _T_1261 @[csr.scala 334:43]
        node _T_1262 = bits(_T_1250, 15, 15) @[csr.scala 334:43]
        _T_1248.ebreakm <= _T_1262 @[csr.scala 334:43]
        node _T_1263 = bits(_T_1250, 27, 16) @[csr.scala 334:43]
        _T_1248.zero3 <= _T_1263 @[csr.scala 334:43]
        node _T_1264 = bits(_T_1250, 29, 28) @[csr.scala 334:43]
        _T_1248.zero4 <= _T_1264 @[csr.scala 334:43]
        node _T_1265 = bits(_T_1250, 31, 30) @[csr.scala 334:43]
        _T_1248.xdebugver <= _T_1265 @[csr.scala 334:43]
        reg_dcsr.step <= _T_1248.step @[csr.scala 335:23]
        reg_dcsr.ebreakm <= _T_1248.ebreakm @[csr.scala 336:26]
        skip @[csr.scala 333:36]
      when _T_499 : @[csr.scala 340:39]
        wire _T_1268 : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>} @[csr.scala 341:47]
        wire _T_1270 : UInt<35>
        _T_1270 <= wdata
        node _T_1271 = bits(_T_1270, 0, 0) @[csr.scala 341:47]
        _T_1268.uie <= _T_1271 @[csr.scala 341:47]
        node _T_1272 = bits(_T_1270, 1, 1) @[csr.scala 341:47]
        _T_1268.sie <= _T_1272 @[csr.scala 341:47]
        node _T_1273 = bits(_T_1270, 2, 2) @[csr.scala 341:47]
        _T_1268.hie <= _T_1273 @[csr.scala 341:47]
        node _T_1274 = bits(_T_1270, 3, 3) @[csr.scala 341:47]
        _T_1268.mie <= _T_1274 @[csr.scala 341:47]
        node _T_1275 = bits(_T_1270, 4, 4) @[csr.scala 341:47]
        _T_1268.upie <= _T_1275 @[csr.scala 341:47]
        node _T_1276 = bits(_T_1270, 5, 5) @[csr.scala 341:47]
        _T_1268.spie <= _T_1276 @[csr.scala 341:47]
        node _T_1277 = bits(_T_1270, 6, 6) @[csr.scala 341:47]
        _T_1268.hpie <= _T_1277 @[csr.scala 341:47]
        node _T_1278 = bits(_T_1270, 7, 7) @[csr.scala 341:47]
        _T_1268.mpie <= _T_1278 @[csr.scala 341:47]
        node _T_1279 = bits(_T_1270, 8, 8) @[csr.scala 341:47]
        _T_1268.spp <= _T_1279 @[csr.scala 341:47]
        node _T_1280 = bits(_T_1270, 10, 9) @[csr.scala 341:47]
        _T_1268.hpp <= _T_1280 @[csr.scala 341:47]
        node _T_1281 = bits(_T_1270, 12, 11) @[csr.scala 341:47]
        _T_1268.mpp <= _T_1281 @[csr.scala 341:47]
        node _T_1282 = bits(_T_1270, 14, 13) @[csr.scala 341:47]
        _T_1268.fs <= _T_1282 @[csr.scala 341:47]
        node _T_1283 = bits(_T_1270, 16, 15) @[csr.scala 341:47]
        _T_1268.xs <= _T_1283 @[csr.scala 341:47]
        node _T_1284 = bits(_T_1270, 17, 17) @[csr.scala 341:47]
        _T_1268.mprv <= _T_1284 @[csr.scala 341:47]
        node _T_1285 = bits(_T_1270, 18, 18) @[csr.scala 341:47]
        _T_1268.sum <= _T_1285 @[csr.scala 341:47]
        node _T_1286 = bits(_T_1270, 19, 19) @[csr.scala 341:47]
        _T_1268.mxr <= _T_1286 @[csr.scala 341:47]
        node _T_1287 = bits(_T_1270, 20, 20) @[csr.scala 341:47]
        _T_1268.tvm <= _T_1287 @[csr.scala 341:47]
        node _T_1288 = bits(_T_1270, 21, 21) @[csr.scala 341:47]
        _T_1268.tw <= _T_1288 @[csr.scala 341:47]
        node _T_1289 = bits(_T_1270, 22, 22) @[csr.scala 341:47]
        _T_1268.tsr <= _T_1289 @[csr.scala 341:47]
        node _T_1290 = bits(_T_1270, 30, 23) @[csr.scala 341:47]
        _T_1268.zero1 <= _T_1290 @[csr.scala 341:47]
        node _T_1291 = bits(_T_1270, 31, 31) @[csr.scala 341:47]
        _T_1268.sd <= _T_1291 @[csr.scala 341:47]
        node _T_1292 = bits(_T_1270, 33, 32) @[csr.scala 341:47]
        _T_1268.prv <= _T_1292 @[csr.scala 341:47]
        node _T_1293 = bits(_T_1270, 34, 34) @[csr.scala 341:47]
        _T_1268.debug <= _T_1293 @[csr.scala 341:47]
        reg_mstatus.mie <= _T_1268.mie @[csr.scala 342:23]
        reg_mstatus.mpie <= _T_1268.mpie @[csr.scala 343:24]
        skip @[csr.scala 340:39]
      when _T_503 : @[csr.scala 345:35]
        wire _T_1296 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 346:39]
        wire _T_1298 : UInt<16>
        _T_1298 <= wdata
        node _T_1299 = bits(_T_1298, 0, 0) @[csr.scala 346:39]
        _T_1296.usip <= _T_1299 @[csr.scala 346:39]
        node _T_1300 = bits(_T_1298, 1, 1) @[csr.scala 346:39]
        _T_1296.ssip <= _T_1300 @[csr.scala 346:39]
        node _T_1301 = bits(_T_1298, 2, 2) @[csr.scala 346:39]
        _T_1296.hsip <= _T_1301 @[csr.scala 346:39]
        node _T_1302 = bits(_T_1298, 3, 3) @[csr.scala 346:39]
        _T_1296.msip <= _T_1302 @[csr.scala 346:39]
        node _T_1303 = bits(_T_1298, 4, 4) @[csr.scala 346:39]
        _T_1296.utip <= _T_1303 @[csr.scala 346:39]
        node _T_1304 = bits(_T_1298, 5, 5) @[csr.scala 346:39]
        _T_1296.stip <= _T_1304 @[csr.scala 346:39]
        node _T_1305 = bits(_T_1298, 6, 6) @[csr.scala 346:39]
        _T_1296.htip <= _T_1305 @[csr.scala 346:39]
        node _T_1306 = bits(_T_1298, 7, 7) @[csr.scala 346:39]
        _T_1296.mtip <= _T_1306 @[csr.scala 346:39]
        node _T_1307 = bits(_T_1298, 8, 8) @[csr.scala 346:39]
        _T_1296.ueip <= _T_1307 @[csr.scala 346:39]
        node _T_1308 = bits(_T_1298, 9, 9) @[csr.scala 346:39]
        _T_1296.seip <= _T_1308 @[csr.scala 346:39]
        node _T_1309 = bits(_T_1298, 10, 10) @[csr.scala 346:39]
        _T_1296.heip <= _T_1309 @[csr.scala 346:39]
        node _T_1310 = bits(_T_1298, 11, 11) @[csr.scala 346:39]
        _T_1296.meip <= _T_1310 @[csr.scala 346:39]
        node _T_1311 = bits(_T_1298, 12, 12) @[csr.scala 346:39]
        _T_1296.rocc <= _T_1311 @[csr.scala 346:39]
        node _T_1312 = bits(_T_1298, 13, 13) @[csr.scala 346:39]
        _T_1296.zero1 <= _T_1312 @[csr.scala 346:39]
        node _T_1313 = bits(_T_1298, 14, 14) @[csr.scala 346:39]
        _T_1296.debug <= _T_1313 @[csr.scala 346:39]
        node _T_1314 = bits(_T_1298, 15, 15) @[csr.scala 346:39]
        _T_1296.zero2 <= _T_1314 @[csr.scala 346:39]
        reg_mip.msip <= _T_1296.msip @[csr.scala 347:20]
        skip @[csr.scala 345:35]
      when _T_505 : @[csr.scala 349:35]
        wire _T_1317 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[csr.scala 350:39]
        wire _T_1319 : UInt<16>
        _T_1319 <= wdata
        node _T_1320 = bits(_T_1319, 0, 0) @[csr.scala 350:39]
        _T_1317.usip <= _T_1320 @[csr.scala 350:39]
        node _T_1321 = bits(_T_1319, 1, 1) @[csr.scala 350:39]
        _T_1317.ssip <= _T_1321 @[csr.scala 350:39]
        node _T_1322 = bits(_T_1319, 2, 2) @[csr.scala 350:39]
        _T_1317.hsip <= _T_1322 @[csr.scala 350:39]
        node _T_1323 = bits(_T_1319, 3, 3) @[csr.scala 350:39]
        _T_1317.msip <= _T_1323 @[csr.scala 350:39]
        node _T_1324 = bits(_T_1319, 4, 4) @[csr.scala 350:39]
        _T_1317.utip <= _T_1324 @[csr.scala 350:39]
        node _T_1325 = bits(_T_1319, 5, 5) @[csr.scala 350:39]
        _T_1317.stip <= _T_1325 @[csr.scala 350:39]
        node _T_1326 = bits(_T_1319, 6, 6) @[csr.scala 350:39]
        _T_1317.htip <= _T_1326 @[csr.scala 350:39]
        node _T_1327 = bits(_T_1319, 7, 7) @[csr.scala 350:39]
        _T_1317.mtip <= _T_1327 @[csr.scala 350:39]
        node _T_1328 = bits(_T_1319, 8, 8) @[csr.scala 350:39]
        _T_1317.ueip <= _T_1328 @[csr.scala 350:39]
        node _T_1329 = bits(_T_1319, 9, 9) @[csr.scala 350:39]
        _T_1317.seip <= _T_1329 @[csr.scala 350:39]
        node _T_1330 = bits(_T_1319, 10, 10) @[csr.scala 350:39]
        _T_1317.heip <= _T_1330 @[csr.scala 350:39]
        node _T_1331 = bits(_T_1319, 11, 11) @[csr.scala 350:39]
        _T_1317.meip <= _T_1331 @[csr.scala 350:39]
        node _T_1332 = bits(_T_1319, 12, 12) @[csr.scala 350:39]
        _T_1317.rocc <= _T_1332 @[csr.scala 350:39]
        node _T_1333 = bits(_T_1319, 13, 13) @[csr.scala 350:39]
        _T_1317.zero1 <= _T_1333 @[csr.scala 350:39]
        node _T_1334 = bits(_T_1319, 14, 14) @[csr.scala 350:39]
        _T_1317.debug <= _T_1334 @[csr.scala 350:39]
        node _T_1335 = bits(_T_1319, 15, 15) @[csr.scala 350:39]
        _T_1317.zero2 <= _T_1335 @[csr.scala 350:39]
        reg_mie.msip <= _T_1317.msip @[csr.scala 351:20]
        reg_mie.mtip <= _T_1317.mtip @[csr.scala 352:20]
        skip @[csr.scala 349:35]
      when _T_527 : @[csr.scala 386:29]
        node _T_1336 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1337 = bits(_T_200, 31, 0) @[csr.scala 386:72]
        node _T_1338 = cat(_T_1336, _T_1337) @[Cat.scala 30:58]
        _T_200 <= _T_1338 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_525 : @[csr.scala 387:29]
        node _T_1339 = bits(_T_200, 39, 32) @[csr.scala 387:45]
        node _T_1340 = cat(_T_1339, wdata) @[Cat.scala 30:58]
        _T_200 <= _T_1340 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_531 : @[csr.scala 386:29]
        node _T_1341 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1342 = bits(_T_203, 31, 0) @[csr.scala 386:72]
        node _T_1343 = cat(_T_1341, _T_1342) @[Cat.scala 30:58]
        _T_203 <= _T_1343 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_529 : @[csr.scala 387:29]
        node _T_1344 = bits(_T_203, 39, 32) @[csr.scala 387:45]
        node _T_1345 = cat(_T_1344, wdata) @[Cat.scala 30:58]
        _T_203 <= _T_1345 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_535 : @[csr.scala 386:29]
        node _T_1346 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1347 = bits(_T_206, 31, 0) @[csr.scala 386:72]
        node _T_1348 = cat(_T_1346, _T_1347) @[Cat.scala 30:58]
        _T_206 <= _T_1348 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_533 : @[csr.scala 387:29]
        node _T_1349 = bits(_T_206, 39, 32) @[csr.scala 387:45]
        node _T_1350 = cat(_T_1349, wdata) @[Cat.scala 30:58]
        _T_206 <= _T_1350 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_539 : @[csr.scala 386:29]
        node _T_1351 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1352 = bits(_T_209, 31, 0) @[csr.scala 386:72]
        node _T_1353 = cat(_T_1351, _T_1352) @[Cat.scala 30:58]
        _T_209 <= _T_1353 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_537 : @[csr.scala 387:29]
        node _T_1354 = bits(_T_209, 39, 32) @[csr.scala 387:45]
        node _T_1355 = cat(_T_1354, wdata) @[Cat.scala 30:58]
        _T_209 <= _T_1355 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_543 : @[csr.scala 386:29]
        node _T_1356 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1357 = bits(_T_212, 31, 0) @[csr.scala 386:72]
        node _T_1358 = cat(_T_1356, _T_1357) @[Cat.scala 30:58]
        _T_212 <= _T_1358 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_541 : @[csr.scala 387:29]
        node _T_1359 = bits(_T_212, 39, 32) @[csr.scala 387:45]
        node _T_1360 = cat(_T_1359, wdata) @[Cat.scala 30:58]
        _T_212 <= _T_1360 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_547 : @[csr.scala 386:29]
        node _T_1361 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1362 = bits(_T_215, 31, 0) @[csr.scala 386:72]
        node _T_1363 = cat(_T_1361, _T_1362) @[Cat.scala 30:58]
        _T_215 <= _T_1363 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_545 : @[csr.scala 387:29]
        node _T_1364 = bits(_T_215, 39, 32) @[csr.scala 387:45]
        node _T_1365 = cat(_T_1364, wdata) @[Cat.scala 30:58]
        _T_215 <= _T_1365 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_551 : @[csr.scala 386:29]
        node _T_1366 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1367 = bits(_T_218, 31, 0) @[csr.scala 386:72]
        node _T_1368 = cat(_T_1366, _T_1367) @[Cat.scala 30:58]
        _T_218 <= _T_1368 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_549 : @[csr.scala 387:29]
        node _T_1369 = bits(_T_218, 39, 32) @[csr.scala 387:45]
        node _T_1370 = cat(_T_1369, wdata) @[Cat.scala 30:58]
        _T_218 <= _T_1370 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_555 : @[csr.scala 386:29]
        node _T_1371 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1372 = bits(_T_221, 31, 0) @[csr.scala 386:72]
        node _T_1373 = cat(_T_1371, _T_1372) @[Cat.scala 30:58]
        _T_221 <= _T_1373 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_553 : @[csr.scala 387:29]
        node _T_1374 = bits(_T_221, 39, 32) @[csr.scala 387:45]
        node _T_1375 = cat(_T_1374, wdata) @[Cat.scala 30:58]
        _T_221 <= _T_1375 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_559 : @[csr.scala 386:29]
        node _T_1376 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1377 = bits(_T_224, 31, 0) @[csr.scala 386:72]
        node _T_1378 = cat(_T_1376, _T_1377) @[Cat.scala 30:58]
        _T_224 <= _T_1378 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_557 : @[csr.scala 387:29]
        node _T_1379 = bits(_T_224, 39, 32) @[csr.scala 387:45]
        node _T_1380 = cat(_T_1379, wdata) @[Cat.scala 30:58]
        _T_224 <= _T_1380 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_563 : @[csr.scala 386:29]
        node _T_1381 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1382 = bits(_T_227, 31, 0) @[csr.scala 386:72]
        node _T_1383 = cat(_T_1381, _T_1382) @[Cat.scala 30:58]
        _T_227 <= _T_1383 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_561 : @[csr.scala 387:29]
        node _T_1384 = bits(_T_227, 39, 32) @[csr.scala 387:45]
        node _T_1385 = cat(_T_1384, wdata) @[Cat.scala 30:58]
        _T_227 <= _T_1385 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_567 : @[csr.scala 386:29]
        node _T_1386 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1387 = bits(_T_230, 31, 0) @[csr.scala 386:72]
        node _T_1388 = cat(_T_1386, _T_1387) @[Cat.scala 30:58]
        _T_230 <= _T_1388 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_565 : @[csr.scala 387:29]
        node _T_1389 = bits(_T_230, 39, 32) @[csr.scala 387:45]
        node _T_1390 = cat(_T_1389, wdata) @[Cat.scala 30:58]
        _T_230 <= _T_1390 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_571 : @[csr.scala 386:29]
        node _T_1391 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1392 = bits(_T_233, 31, 0) @[csr.scala 386:72]
        node _T_1393 = cat(_T_1391, _T_1392) @[Cat.scala 30:58]
        _T_233 <= _T_1393 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_569 : @[csr.scala 387:29]
        node _T_1394 = bits(_T_233, 39, 32) @[csr.scala 387:45]
        node _T_1395 = cat(_T_1394, wdata) @[Cat.scala 30:58]
        _T_233 <= _T_1395 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_575 : @[csr.scala 386:29]
        node _T_1396 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1397 = bits(_T_236, 31, 0) @[csr.scala 386:72]
        node _T_1398 = cat(_T_1396, _T_1397) @[Cat.scala 30:58]
        _T_236 <= _T_1398 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_573 : @[csr.scala 387:29]
        node _T_1399 = bits(_T_236, 39, 32) @[csr.scala 387:45]
        node _T_1400 = cat(_T_1399, wdata) @[Cat.scala 30:58]
        _T_236 <= _T_1400 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_579 : @[csr.scala 386:29]
        node _T_1401 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1402 = bits(_T_239, 31, 0) @[csr.scala 386:72]
        node _T_1403 = cat(_T_1401, _T_1402) @[Cat.scala 30:58]
        _T_239 <= _T_1403 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_577 : @[csr.scala 387:29]
        node _T_1404 = bits(_T_239, 39, 32) @[csr.scala 387:45]
        node _T_1405 = cat(_T_1404, wdata) @[Cat.scala 30:58]
        _T_239 <= _T_1405 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_583 : @[csr.scala 386:29]
        node _T_1406 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1407 = bits(_T_242, 31, 0) @[csr.scala 386:72]
        node _T_1408 = cat(_T_1406, _T_1407) @[Cat.scala 30:58]
        _T_242 <= _T_1408 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_581 : @[csr.scala 387:29]
        node _T_1409 = bits(_T_242, 39, 32) @[csr.scala 387:45]
        node _T_1410 = cat(_T_1409, wdata) @[Cat.scala 30:58]
        _T_242 <= _T_1410 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_587 : @[csr.scala 386:29]
        node _T_1411 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1412 = bits(_T_245, 31, 0) @[csr.scala 386:72]
        node _T_1413 = cat(_T_1411, _T_1412) @[Cat.scala 30:58]
        _T_245 <= _T_1413 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_585 : @[csr.scala 387:29]
        node _T_1414 = bits(_T_245, 39, 32) @[csr.scala 387:45]
        node _T_1415 = cat(_T_1414, wdata) @[Cat.scala 30:58]
        _T_245 <= _T_1415 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_591 : @[csr.scala 386:29]
        node _T_1416 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1417 = bits(_T_248, 31, 0) @[csr.scala 386:72]
        node _T_1418 = cat(_T_1416, _T_1417) @[Cat.scala 30:58]
        _T_248 <= _T_1418 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_589 : @[csr.scala 387:29]
        node _T_1419 = bits(_T_248, 39, 32) @[csr.scala 387:45]
        node _T_1420 = cat(_T_1419, wdata) @[Cat.scala 30:58]
        _T_248 <= _T_1420 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_595 : @[csr.scala 386:29]
        node _T_1421 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1422 = bits(_T_251, 31, 0) @[csr.scala 386:72]
        node _T_1423 = cat(_T_1421, _T_1422) @[Cat.scala 30:58]
        _T_251 <= _T_1423 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_593 : @[csr.scala 387:29]
        node _T_1424 = bits(_T_251, 39, 32) @[csr.scala 387:45]
        node _T_1425 = cat(_T_1424, wdata) @[Cat.scala 30:58]
        _T_251 <= _T_1425 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_599 : @[csr.scala 386:29]
        node _T_1426 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1427 = bits(_T_254, 31, 0) @[csr.scala 386:72]
        node _T_1428 = cat(_T_1426, _T_1427) @[Cat.scala 30:58]
        _T_254 <= _T_1428 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_597 : @[csr.scala 387:29]
        node _T_1429 = bits(_T_254, 39, 32) @[csr.scala 387:45]
        node _T_1430 = cat(_T_1429, wdata) @[Cat.scala 30:58]
        _T_254 <= _T_1430 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_603 : @[csr.scala 386:29]
        node _T_1431 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1432 = bits(_T_257, 31, 0) @[csr.scala 386:72]
        node _T_1433 = cat(_T_1431, _T_1432) @[Cat.scala 30:58]
        _T_257 <= _T_1433 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_601 : @[csr.scala 387:29]
        node _T_1434 = bits(_T_257, 39, 32) @[csr.scala 387:45]
        node _T_1435 = cat(_T_1434, wdata) @[Cat.scala 30:58]
        _T_257 <= _T_1435 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_607 : @[csr.scala 386:29]
        node _T_1436 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1437 = bits(_T_260, 31, 0) @[csr.scala 386:72]
        node _T_1438 = cat(_T_1436, _T_1437) @[Cat.scala 30:58]
        _T_260 <= _T_1438 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_605 : @[csr.scala 387:29]
        node _T_1439 = bits(_T_260, 39, 32) @[csr.scala 387:45]
        node _T_1440 = cat(_T_1439, wdata) @[Cat.scala 30:58]
        _T_260 <= _T_1440 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_611 : @[csr.scala 386:29]
        node _T_1441 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1442 = bits(_T_263, 31, 0) @[csr.scala 386:72]
        node _T_1443 = cat(_T_1441, _T_1442) @[Cat.scala 30:58]
        _T_263 <= _T_1443 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_609 : @[csr.scala 387:29]
        node _T_1444 = bits(_T_263, 39, 32) @[csr.scala 387:45]
        node _T_1445 = cat(_T_1444, wdata) @[Cat.scala 30:58]
        _T_263 <= _T_1445 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_615 : @[csr.scala 386:29]
        node _T_1446 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1447 = bits(_T_266, 31, 0) @[csr.scala 386:72]
        node _T_1448 = cat(_T_1446, _T_1447) @[Cat.scala 30:58]
        _T_266 <= _T_1448 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_613 : @[csr.scala 387:29]
        node _T_1449 = bits(_T_266, 39, 32) @[csr.scala 387:45]
        node _T_1450 = cat(_T_1449, wdata) @[Cat.scala 30:58]
        _T_266 <= _T_1450 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_619 : @[csr.scala 386:29]
        node _T_1451 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1452 = bits(_T_269, 31, 0) @[csr.scala 386:72]
        node _T_1453 = cat(_T_1451, _T_1452) @[Cat.scala 30:58]
        _T_269 <= _T_1453 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_617 : @[csr.scala 387:29]
        node _T_1454 = bits(_T_269, 39, 32) @[csr.scala 387:45]
        node _T_1455 = cat(_T_1454, wdata) @[Cat.scala 30:58]
        _T_269 <= _T_1455 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_623 : @[csr.scala 386:29]
        node _T_1456 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1457 = bits(_T_272, 31, 0) @[csr.scala 386:72]
        node _T_1458 = cat(_T_1456, _T_1457) @[Cat.scala 30:58]
        _T_272 <= _T_1458 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_621 : @[csr.scala 387:29]
        node _T_1459 = bits(_T_272, 39, 32) @[csr.scala 387:45]
        node _T_1460 = cat(_T_1459, wdata) @[Cat.scala 30:58]
        _T_272 <= _T_1460 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_627 : @[csr.scala 386:29]
        node _T_1461 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1462 = bits(_T_275, 31, 0) @[csr.scala 386:72]
        node _T_1463 = cat(_T_1461, _T_1462) @[Cat.scala 30:58]
        _T_275 <= _T_1463 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_625 : @[csr.scala 387:29]
        node _T_1464 = bits(_T_275, 39, 32) @[csr.scala 387:45]
        node _T_1465 = cat(_T_1464, wdata) @[Cat.scala 30:58]
        _T_275 <= _T_1465 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_631 : @[csr.scala 386:29]
        node _T_1466 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1467 = bits(_T_278, 31, 0) @[csr.scala 386:72]
        node _T_1468 = cat(_T_1466, _T_1467) @[Cat.scala 30:58]
        _T_278 <= _T_1468 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_629 : @[csr.scala 387:29]
        node _T_1469 = bits(_T_278, 39, 32) @[csr.scala 387:45]
        node _T_1470 = cat(_T_1469, wdata) @[Cat.scala 30:58]
        _T_278 <= _T_1470 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_635 : @[csr.scala 386:29]
        node _T_1471 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1472 = bits(_T_281, 31, 0) @[csr.scala 386:72]
        node _T_1473 = cat(_T_1471, _T_1472) @[Cat.scala 30:58]
        _T_281 <= _T_1473 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_633 : @[csr.scala 387:29]
        node _T_1474 = bits(_T_281, 39, 32) @[csr.scala 387:45]
        node _T_1475 = cat(_T_1474, wdata) @[Cat.scala 30:58]
        _T_281 <= _T_1475 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_639 : @[csr.scala 386:29]
        node _T_1476 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1477 = bits(_T_284, 31, 0) @[csr.scala 386:72]
        node _T_1478 = cat(_T_1476, _T_1477) @[Cat.scala 30:58]
        _T_284 <= _T_1478 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_637 : @[csr.scala 387:29]
        node _T_1479 = bits(_T_284, 39, 32) @[csr.scala 387:45]
        node _T_1480 = cat(_T_1479, wdata) @[Cat.scala 30:58]
        _T_284 <= _T_1480 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_643 : @[csr.scala 386:29]
        node _T_1481 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1482 = bits(_T_287, 31, 0) @[csr.scala 386:72]
        node _T_1483 = cat(_T_1481, _T_1482) @[Cat.scala 30:58]
        _T_287 <= _T_1483 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_641 : @[csr.scala 387:29]
        node _T_1484 = bits(_T_287, 39, 32) @[csr.scala 387:45]
        node _T_1485 = cat(_T_1484, wdata) @[Cat.scala 30:58]
        _T_287 <= _T_1485 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_647 : @[csr.scala 386:29]
        node _T_1486 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1487 = bits(_T_290, 31, 0) @[csr.scala 386:72]
        node _T_1488 = cat(_T_1486, _T_1487) @[Cat.scala 30:58]
        _T_290 <= _T_1488 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_645 : @[csr.scala 387:29]
        node _T_1489 = bits(_T_290, 39, 32) @[csr.scala 387:45]
        node _T_1490 = cat(_T_1489, wdata) @[Cat.scala 30:58]
        _T_290 <= _T_1490 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_651 : @[csr.scala 386:29]
        node _T_1491 = bits(wdata, 7, 0) @[csr.scala 386:47]
        node _T_1492 = bits(_T_293, 31, 0) @[csr.scala 386:72]
        node _T_1493 = cat(_T_1491, _T_1492) @[Cat.scala 30:58]
        _T_293 <= _T_1493 @[util.scala 134:11]
        skip @[csr.scala 386:29]
      when _T_649 : @[csr.scala 387:29]
        node _T_1494 = bits(_T_293, 39, 32) @[csr.scala 387:45]
        node _T_1495 = cat(_T_1494, wdata) @[Cat.scala 30:58]
        _T_293 <= _T_1495 @[util.scala 134:11]
        skip @[csr.scala 387:29]
      when _T_653 : @[csr.scala 386:29]
        node _T_1496 = bits(wdata, 31, 0) @[csr.scala 386:47]
        node _T_1497 = bits(_T_185, 31, 0) @[csr.scala 386:72]
        node _T_1498 = cat(_T_1496, _T_1497) @[Cat.scala 30:58]
        _T_176 <= _T_1498 @[util.scala 134:11]
        node _T_1499 = shr(_T_1498, 6) @[util.scala 135:28]
        _T_180 <= _T_1499 @[util.scala 135:23]
        skip @[csr.scala 386:29]
      when _T_487 : @[csr.scala 387:29]
        node _T_1500 = bits(_T_185, 63, 32) @[csr.scala 387:45]
        node _T_1501 = cat(_T_1500, wdata) @[Cat.scala 30:58]
        _T_176 <= _T_1501 @[util.scala 134:11]
        node _T_1502 = shr(_T_1501, 6) @[util.scala 135:28]
        _T_180 <= _T_1502 @[util.scala 135:23]
        skip @[csr.scala 387:29]
      when _T_655 : @[csr.scala 386:29]
        node _T_1503 = bits(wdata, 31, 0) @[csr.scala 386:47]
        node _T_1504 = bits(_T_197, 31, 0) @[csr.scala 386:72]
        node _T_1505 = cat(_T_1503, _T_1504) @[Cat.scala 30:58]
        _T_188 <= _T_1505 @[util.scala 134:11]
        node _T_1506 = shr(_T_1505, 6) @[util.scala 135:28]
        _T_192 <= _T_1506 @[util.scala 135:23]
        skip @[csr.scala 386:29]
      when _T_489 : @[csr.scala 387:29]
        node _T_1507 = bits(_T_197, 63, 32) @[csr.scala 387:45]
        node _T_1508 = cat(_T_1507, wdata) @[Cat.scala 30:58]
        _T_188 <= _T_1508 @[util.scala 134:11]
        node _T_1509 = shr(_T_1508, 6) @[util.scala 135:28]
        _T_192 <= _T_1509 @[util.scala 135:23]
        skip @[csr.scala 387:29]
      when _T_519 : @[csr.scala 365:40]
        reg_dpc <= wdata @[csr.scala 365:50]
        skip @[csr.scala 365:40]
      when _T_521 : @[csr.scala 366:40]
        reg_dscratch <= wdata @[csr.scala 366:55]
        skip @[csr.scala 366:40]
      when _T_509 : @[csr.scala 368:40]
        node _T_1510 = bits(wdata, 31, 0) @[csr.scala 368:60]
        node _T_1512 = dshr(_T_1510, UInt<2>("h02")) @[csr.scala 368:78]
        node _T_1514 = dshl(_T_1512, UInt<2>("h02")) @[csr.scala 368:86]
        reg_mepc <= _T_1514 @[csr.scala 368:51]
        skip @[csr.scala 368:40]
      when _T_507 : @[csr.scala 369:40]
        reg_mscratch <= wdata @[csr.scala 369:55]
        skip @[csr.scala 369:40]
      when _T_513 : @[csr.scala 370:40]
        node _T_1516 = and(wdata, UInt<32>("h08000001f")) @[csr.scala 370:62]
        reg_mcause <= _T_1516 @[csr.scala 370:53]
        skip @[csr.scala 370:40]
      when _T_511 : @[csr.scala 371:40]
        node _T_1517 = bits(wdata, 31, 0) @[csr.scala 371:60]
        reg_mtval <= _T_1517 @[csr.scala 371:52]
        skip @[csr.scala 371:40]
      when _T_523 : @[csr.scala 372:42]
        node _T_1518 = bits(wdata, 31, 0) @[csr.scala 372:64]
        reg_medeleg <= _T_1518 @[csr.scala 372:56]
        skip @[csr.scala 372:42]
      skip @[csr.scala 331:14]
    reg_mcounteren <= UInt<1>("h00") @[csr.scala 381:20]
    
  module DatPath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip ddpath : {addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, flip ctl : {dec_stall : UInt<1>, full_stall : UInt<1>, exe_pc_sel : UInt<2>, br_type : UInt<4>, if_kill : UInt<1>, dec_kill : UInt<1>, op1_sel : UInt<2>, op2_sel : UInt<3>, alu_fun : UInt<4>, wb_sel : UInt<2>, rf_wen : UInt<1>, mem_val : UInt<1>, mem_fcn : UInt<2>, mem_typ : UInt<3>, csr_cmd : UInt<3>, fencei : UInt<1>, pipeline_kill : UInt<1>, mem_exception : UInt<1>}, dat : {dec_inst : UInt<32>, exe_br_eq : UInt<1>, exe_br_lt : UInt<1>, exe_br_ltu : UInt<1>, exe_br_type : UInt<4>, mem_ctrl_dmem_val : UInt<1>, csr_eret : UInt<1>}}
    
    io.dat.csr_eret is invalid @[dpath.scala 46:7]
    io.dat.mem_ctrl_dmem_val is invalid @[dpath.scala 46:7]
    io.dat.exe_br_type is invalid @[dpath.scala 46:7]
    io.dat.exe_br_ltu is invalid @[dpath.scala 46:7]
    io.dat.exe_br_lt is invalid @[dpath.scala 46:7]
    io.dat.exe_br_eq is invalid @[dpath.scala 46:7]
    io.dat.dec_inst is invalid @[dpath.scala 46:7]
    io.ctl.mem_exception is invalid @[dpath.scala 46:7]
    io.ctl.pipeline_kill is invalid @[dpath.scala 46:7]
    io.ctl.fencei is invalid @[dpath.scala 46:7]
    io.ctl.csr_cmd is invalid @[dpath.scala 46:7]
    io.ctl.mem_typ is invalid @[dpath.scala 46:7]
    io.ctl.mem_fcn is invalid @[dpath.scala 46:7]
    io.ctl.mem_val is invalid @[dpath.scala 46:7]
    io.ctl.rf_wen is invalid @[dpath.scala 46:7]
    io.ctl.wb_sel is invalid @[dpath.scala 46:7]
    io.ctl.alu_fun is invalid @[dpath.scala 46:7]
    io.ctl.op2_sel is invalid @[dpath.scala 46:7]
    io.ctl.op1_sel is invalid @[dpath.scala 46:7]
    io.ctl.dec_kill is invalid @[dpath.scala 46:7]
    io.ctl.if_kill is invalid @[dpath.scala 46:7]
    io.ctl.br_type is invalid @[dpath.scala 46:7]
    io.ctl.exe_pc_sel is invalid @[dpath.scala 46:7]
    io.ctl.full_stall is invalid @[dpath.scala 46:7]
    io.ctl.dec_stall is invalid @[dpath.scala 46:7]
    io.dmem.resp.bits.data is invalid @[dpath.scala 46:7]
    io.dmem.resp.valid is invalid @[dpath.scala 46:7]
    io.dmem.req.bits.typ is invalid @[dpath.scala 46:7]
    io.dmem.req.bits.fcn is invalid @[dpath.scala 46:7]
    io.dmem.req.bits.data is invalid @[dpath.scala 46:7]
    io.dmem.req.bits.addr is invalid @[dpath.scala 46:7]
    io.dmem.req.valid is invalid @[dpath.scala 46:7]
    io.dmem.req.ready is invalid @[dpath.scala 46:7]
    io.imem.resp.bits.data is invalid @[dpath.scala 46:7]
    io.imem.resp.valid is invalid @[dpath.scala 46:7]
    io.imem.req.bits.typ is invalid @[dpath.scala 46:7]
    io.imem.req.bits.fcn is invalid @[dpath.scala 46:7]
    io.imem.req.bits.data is invalid @[dpath.scala 46:7]
    io.imem.req.bits.addr is invalid @[dpath.scala 46:7]
    io.imem.req.valid is invalid @[dpath.scala 46:7]
    io.imem.req.ready is invalid @[dpath.scala 46:7]
    io.ddpath.resetpc is invalid @[dpath.scala 46:7]
    io.ddpath.rdata is invalid @[dpath.scala 46:7]
    io.ddpath.validreq is invalid @[dpath.scala 46:7]
    io.ddpath.wdata is invalid @[dpath.scala 46:7]
    io.ddpath.addr is invalid @[dpath.scala 46:7]
    reg if_reg_pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h080000000"))) @[dpath.scala 52:35]
    reg dec_reg_inst : UInt<32>, clock with : (reset => (reset, UInt<32>("h04033"))) @[dpath.scala 55:35]
    reg dec_reg_pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[dpath.scala 56:35]
    reg exe_reg_inst : UInt<32>, clock with : (reset => (reset, UInt<32>("h04033"))) @[dpath.scala 59:35]
    reg exe_reg_pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[dpath.scala 60:35]
    reg exe_reg_wbaddr : UInt<5>, clock @[dpath.scala 61:35]
    reg exe_reg_rs1_addr : UInt<5>, clock @[dpath.scala 62:35]
    reg exe_reg_rs2_addr : UInt<5>, clock @[dpath.scala 63:35]
    reg exe_alu_op1 : UInt<32>, clock @[dpath.scala 64:35]
    reg brjmp_offset : UInt<32>, clock @[dpath.scala 65:35]
    reg exe_reg_rs2_data : UInt<32>, clock @[dpath.scala 66:35]
    reg exe_reg_ctrl_br_type : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[dpath.scala 67:35]
    reg exe_reg_ctrl_op2_sel : UInt, clock @[dpath.scala 68:35]
    reg exe_reg_ctrl_alu_fun : UInt, clock @[dpath.scala 69:35]
    reg exe_reg_ctrl_wb_sel : UInt, clock @[dpath.scala 70:35]
    reg exe_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 71:35]
    reg exe_reg_ctrl_mem_val : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 72:35]
    reg exe_reg_ctrl_mem_fcn : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 73:35]
    reg exe_reg_ctrl_mem_typ : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[dpath.scala 74:35]
    reg exe_reg_ctrl_csr_cmd : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[dpath.scala 75:35]
    reg mem_reg_pc : UInt<32>, clock @[dpath.scala 78:35]
    reg mem_reg_inst : UInt<32>, clock @[dpath.scala 79:35]
    reg mem_reg_alu_out : UInt, clock @[dpath.scala 80:35]
    reg mem_reg_wbaddr : UInt, clock @[dpath.scala 81:35]
    reg mem_reg_rs1_addr : UInt, clock @[dpath.scala 82:35]
    reg mem_reg_rs2_addr : UInt, clock @[dpath.scala 83:35]
    reg mem_reg_op1_data : UInt<32>, clock @[dpath.scala 84:35]
    reg mem_reg_op2_data : UInt<32>, clock @[dpath.scala 85:35]
    reg mem_reg_rs2_data : UInt<32>, clock @[dpath.scala 86:35]
    reg mem_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 87:35]
    reg mem_reg_ctrl_mem_val : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 88:35]
    reg mem_reg_ctrl_mem_fcn : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 89:35]
    reg mem_reg_ctrl_mem_typ : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[dpath.scala 90:35]
    reg mem_reg_ctrl_wb_sel : UInt, clock @[dpath.scala 91:35]
    reg mem_reg_ctrl_csr_cmd : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[dpath.scala 92:35]
    reg wb_reg_wbaddr : UInt, clock @[dpath.scala 95:35]
    reg wb_reg_wbdata : UInt<32>, clock @[dpath.scala 96:35]
    reg wb_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[dpath.scala 97:35]
    wire if_pc_next : UInt<32> @[dpath.scala 102:34]
    wire exe_brjmp_target : UInt<32> @[dpath.scala 103:34]
    wire exe_jump_reg_target : UInt<32> @[dpath.scala 104:34]
    wire exception_target : UInt<32> @[dpath.scala 105:34]
    node _T_145 = eq(io.ctl.dec_stall, UInt<1>("h00")) @[dpath.scala 107:11]
    node _T_147 = eq(io.ctl.full_stall, UInt<1>("h00")) @[dpath.scala 107:32]
    node _T_148 = and(_T_145, _T_147) @[dpath.scala 107:29]
    node _T_149 = or(_T_148, io.ctl.pipeline_kill) @[dpath.scala 107:52]
    when _T_149 : @[dpath.scala 108:4]
      if_reg_pc <= if_pc_next @[dpath.scala 109:17]
      skip @[dpath.scala 108:4]
    node _T_151 = add(if_reg_pc, UInt<32>("h04")) @[dpath.scala 112:33]
    node if_pc_plus4 = tail(_T_151, 1) @[dpath.scala 112:33]
    node _T_152 = eq(io.ctl.exe_pc_sel, UInt<2>("h00")) @[dpath.scala 114:40]
    node _T_153 = eq(io.ctl.exe_pc_sel, UInt<2>("h01")) @[dpath.scala 115:40]
    node _T_154 = eq(io.ctl.exe_pc_sel, UInt<2>("h02")) @[dpath.scala 116:40]
    node _T_155 = mux(_T_154, exe_jump_reg_target, exception_target) @[dpath.scala 116:21]
    node _T_156 = mux(_T_153, exe_brjmp_target, _T_155) @[dpath.scala 115:21]
    node _T_157 = mux(_T_152, if_pc_plus4, _T_156) @[dpath.scala 114:21]
    if_pc_next <= _T_157 @[dpath.scala 114:15]
    node _T_158 = eq(io.ctl.exe_pc_sel, UInt<2>("h00")) @[dpath.scala 120:45]
    node _T_159 = and(io.ctl.fencei, _T_158) @[dpath.scala 120:24]
    node _T_161 = eq(io.ctl.dec_stall, UInt<1>("h00")) @[dpath.scala 121:10]
    node _T_162 = and(_T_159, _T_161) @[dpath.scala 120:54]
    node _T_164 = eq(io.ctl.full_stall, UInt<1>("h00")) @[dpath.scala 121:31]
    node _T_165 = and(_T_162, _T_164) @[dpath.scala 121:28]
    node _T_167 = eq(io.ctl.pipeline_kill, UInt<1>("h00")) @[dpath.scala 121:53]
    node _T_168 = and(_T_165, _T_167) @[dpath.scala 121:50]
    when _T_168 : @[dpath.scala 122:4]
      if_pc_next <= if_reg_pc @[dpath.scala 123:18]
      skip @[dpath.scala 122:4]
    io.imem.req.bits.addr <= if_reg_pc @[dpath.scala 127:26]
    when io.ctl.pipeline_kill : @[dpath.scala 131:4]
      dec_reg_inst <= UInt<32>("h04033") @[dpath.scala 132:20]
      skip @[dpath.scala 131:4]
    else : @[dpath.scala 135:4]
      node _T_170 = eq(io.ctl.dec_stall, UInt<1>("h00")) @[dpath.scala 134:15]
      node _T_172 = eq(io.ctl.full_stall, UInt<1>("h00")) @[dpath.scala 134:36]
      node _T_173 = and(_T_170, _T_172) @[dpath.scala 134:33]
      when _T_173 : @[dpath.scala 135:4]
        when io.ctl.if_kill : @[dpath.scala 137:7]
          dec_reg_inst <= UInt<32>("h04033") @[dpath.scala 138:23]
          skip @[dpath.scala 137:7]
        else : @[dpath.scala 141:7]
          dec_reg_inst <= io.imem.resp.bits.data @[dpath.scala 142:23]
          skip @[dpath.scala 141:7]
        dec_reg_pc <= if_reg_pc @[dpath.scala 145:18]
        skip @[dpath.scala 135:4]
    node dec_rs1_addr = bits(dec_reg_inst, 19, 15) @[dpath.scala 151:35]
    node dec_rs2_addr = bits(dec_reg_inst, 24, 20) @[dpath.scala 152:35]
    node dec_wbaddr = bits(dec_reg_inst, 11, 7) @[dpath.scala 153:35]
    inst regfile of RegisterFile @[dpath.scala 157:24]
    regfile.clock <= clock
    regfile.reset <= reset
    regfile.io.rs1_addr <= dec_rs1_addr @[dpath.scala 158:24]
    regfile.io.rs2_addr <= dec_rs2_addr @[dpath.scala 159:24]
    regfile.io.waddr <= wb_reg_wbaddr @[dpath.scala 162:21]
    regfile.io.wdata <= wb_reg_wbdata @[dpath.scala 163:21]
    regfile.io.wen <= wb_reg_ctrl_rf_wen @[dpath.scala 164:21]
    regfile.io.dm_addr <= io.ddpath.addr @[dpath.scala 167:23]
    io.ddpath.rdata <= regfile.io.dm_rdata @[dpath.scala 168:20]
    regfile.io.dm_en <= io.ddpath.validreq @[dpath.scala 169:21]
    regfile.io.dm_wdata <= io.ddpath.wdata @[dpath.scala 170:24]
    node imm_itype = bits(dec_reg_inst, 31, 20) @[dpath.scala 174:33]
    node _T_174 = bits(dec_reg_inst, 31, 25) @[dpath.scala 175:37]
    node _T_175 = bits(dec_reg_inst, 11, 7) @[dpath.scala 175:58]
    node imm_stype = cat(_T_174, _T_175) @[Cat.scala 30:58]
    node _T_176 = bits(dec_reg_inst, 31, 31) @[dpath.scala 176:37]
    node _T_177 = bits(dec_reg_inst, 7, 7) @[dpath.scala 176:55]
    node _T_178 = bits(dec_reg_inst, 30, 25) @[dpath.scala 176:72]
    node _T_179 = bits(dec_reg_inst, 11, 8) @[dpath.scala 176:94]
    node _T_180 = cat(_T_178, _T_179) @[Cat.scala 30:58]
    node _T_181 = cat(_T_176, _T_177) @[Cat.scala 30:58]
    node imm_sbtype = cat(_T_181, _T_180) @[Cat.scala 30:58]
    node imm_utype = bits(dec_reg_inst, 31, 12) @[dpath.scala 177:33]
    node _T_182 = bits(dec_reg_inst, 31, 31) @[dpath.scala 178:37]
    node _T_183 = bits(dec_reg_inst, 19, 12) @[dpath.scala 178:55]
    node _T_184 = bits(dec_reg_inst, 20, 20) @[dpath.scala 178:76]
    node _T_185 = bits(dec_reg_inst, 30, 21) @[dpath.scala 178:94]
    node _T_186 = cat(_T_184, _T_185) @[Cat.scala 30:58]
    node _T_187 = cat(_T_182, _T_183) @[Cat.scala 30:58]
    node imm_ujtype = cat(_T_187, _T_186) @[Cat.scala 30:58]
    node _T_192 = mux(UInt<1>("h00"), UInt<27>("h07ffffff"), UInt<27>("h00")) @[Bitwise.scala 72:12]
    node _T_193 = bits(dec_reg_inst, 19, 15) @[dpath.scala 180:46]
    node imm_z = cat(_T_192, _T_193) @[Cat.scala 30:58]
    node _T_194 = bits(imm_itype, 11, 11) @[dpath.scala 183:47]
    node _T_195 = bits(_T_194, 0, 0) @[Bitwise.scala 72:15]
    node _T_198 = mux(_T_195, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node imm_itype_sext = cat(_T_198, imm_itype) @[Cat.scala 30:58]
    node _T_199 = bits(imm_stype, 11, 11) @[dpath.scala 184:47]
    node _T_200 = bits(_T_199, 0, 0) @[Bitwise.scala 72:15]
    node _T_203 = mux(_T_200, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node imm_stype_sext = cat(_T_203, imm_stype) @[Cat.scala 30:58]
    node _T_204 = bits(imm_sbtype, 11, 11) @[dpath.scala 185:48]
    node _T_205 = bits(_T_204, 0, 0) @[Bitwise.scala 72:15]
    node _T_208 = mux(_T_205, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
    node _T_210 = cat(_T_208, imm_sbtype) @[Cat.scala 30:58]
    node imm_sbtype_sext = cat(_T_210, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_215 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node imm_utype_sext = cat(imm_utype, _T_215) @[Cat.scala 30:58]
    node _T_216 = bits(imm_ujtype, 19, 19) @[dpath.scala 187:48]
    node _T_217 = bits(_T_216, 0, 0) @[Bitwise.scala 72:15]
    node _T_220 = mux(_T_217, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
    node _T_222 = cat(_T_220, imm_ujtype) @[Cat.scala 30:58]
    node imm_ujtype_sext = cat(_T_222, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_224 = eq(io.ctl.op2_sel, UInt<3>("h00")) @[dpath.scala 191:32]
    node _T_225 = eq(io.ctl.op2_sel, UInt<3>("h01")) @[dpath.scala 192:32]
    node _T_226 = eq(io.ctl.op2_sel, UInt<3>("h02")) @[dpath.scala 193:32]
    node _T_227 = eq(io.ctl.op2_sel, UInt<3>("h03")) @[dpath.scala 194:32]
    node _T_228 = eq(io.ctl.op2_sel, UInt<3>("h04")) @[dpath.scala 195:32]
    node _T_229 = eq(io.ctl.op2_sel, UInt<3>("h05")) @[dpath.scala 196:32]
    node _T_230 = mux(_T_229, imm_ujtype_sext, UInt<1>("h00")) @[Mux.scala 61:16]
    node _T_231 = mux(_T_228, imm_utype_sext, _T_230) @[Mux.scala 61:16]
    node _T_232 = mux(_T_227, imm_sbtype_sext, _T_231) @[Mux.scala 61:16]
    node _T_233 = mux(_T_226, imm_stype_sext, _T_232) @[Mux.scala 61:16]
    node _T_234 = mux(_T_225, imm_itype_sext, _T_233) @[Mux.scala 61:16]
    node dec_alu_op2 = mux(_T_224, regfile.io.rs2_data, _T_234) @[Mux.scala 61:16]
    wire exe_alu_out : UInt<32> @[dpath.scala 202:27]
    wire mem_wbdata : UInt<32> @[dpath.scala 203:27]
    wire dec_op1_data : UInt<32> @[dpath.scala 205:27]
    wire dec_op2_data : UInt<32> @[dpath.scala 206:27]
    wire dec_rs2_data : UInt<32> @[dpath.scala 207:27]
    node _T_240 = eq(io.ctl.op1_sel, UInt<2>("h02")) @[dpath.scala 213:45]
    node _T_241 = eq(io.ctl.op1_sel, UInt<2>("h01")) @[dpath.scala 214:45]
    node _T_242 = eq(exe_reg_wbaddr, dec_rs1_addr) @[dpath.scala 215:45]
    node _T_244 = neq(dec_rs1_addr, UInt<1>("h00")) @[dpath.scala 215:80]
    node _T_245 = and(_T_242, _T_244) @[dpath.scala 215:63]
    node _T_246 = and(_T_245, exe_reg_ctrl_rf_wen) @[dpath.scala 215:88]
    node _T_247 = eq(mem_reg_wbaddr, dec_rs1_addr) @[dpath.scala 216:45]
    node _T_249 = neq(dec_rs1_addr, UInt<1>("h00")) @[dpath.scala 216:80]
    node _T_250 = and(_T_247, _T_249) @[dpath.scala 216:63]
    node _T_251 = and(_T_250, mem_reg_ctrl_rf_wen) @[dpath.scala 216:88]
    node _T_252 = eq(wb_reg_wbaddr, dec_rs1_addr) @[dpath.scala 217:45]
    node _T_254 = neq(dec_rs1_addr, UInt<1>("h00")) @[dpath.scala 217:80]
    node _T_255 = and(_T_252, _T_254) @[dpath.scala 217:63]
    node _T_256 = and(_T_255, wb_reg_ctrl_rf_wen) @[dpath.scala 217:88]
    node _T_257 = mux(_T_256, wb_reg_wbdata, regfile.io.rs1_data) @[Mux.scala 61:16]
    node _T_258 = mux(_T_251, mem_wbdata, _T_257) @[Mux.scala 61:16]
    node _T_259 = mux(_T_246, exe_alu_out, _T_258) @[Mux.scala 61:16]
    node _T_260 = mux(_T_241, dec_reg_pc, _T_259) @[Mux.scala 61:16]
    node _T_261 = mux(_T_240, imm_z, _T_260) @[Mux.scala 61:16]
    dec_op1_data <= _T_261 @[dpath.scala 212:20]
    node _T_262 = eq(exe_reg_wbaddr, dec_rs2_addr) @[dpath.scala 221:45]
    node _T_264 = neq(dec_rs2_addr, UInt<1>("h00")) @[dpath.scala 221:80]
    node _T_265 = and(_T_262, _T_264) @[dpath.scala 221:63]
    node _T_266 = and(_T_265, exe_reg_ctrl_rf_wen) @[dpath.scala 221:88]
    node _T_267 = eq(io.ctl.op2_sel, UInt<3>("h00")) @[dpath.scala 221:130]
    node _T_268 = and(_T_266, _T_267) @[dpath.scala 221:111]
    node _T_269 = eq(mem_reg_wbaddr, dec_rs2_addr) @[dpath.scala 222:45]
    node _T_271 = neq(dec_rs2_addr, UInt<1>("h00")) @[dpath.scala 222:80]
    node _T_272 = and(_T_269, _T_271) @[dpath.scala 222:63]
    node _T_273 = and(_T_272, mem_reg_ctrl_rf_wen) @[dpath.scala 222:88]
    node _T_274 = eq(io.ctl.op2_sel, UInt<3>("h00")) @[dpath.scala 222:130]
    node _T_275 = and(_T_273, _T_274) @[dpath.scala 222:111]
    node _T_276 = eq(wb_reg_wbaddr, dec_rs2_addr) @[dpath.scala 223:45]
    node _T_278 = neq(dec_rs2_addr, UInt<1>("h00")) @[dpath.scala 223:80]
    node _T_279 = and(_T_276, _T_278) @[dpath.scala 223:63]
    node _T_280 = and(_T_279, wb_reg_ctrl_rf_wen) @[dpath.scala 223:88]
    node _T_281 = eq(io.ctl.op2_sel, UInt<3>("h00")) @[dpath.scala 223:130]
    node _T_282 = and(_T_280, _T_281) @[dpath.scala 223:111]
    node _T_283 = mux(_T_282, wb_reg_wbdata, dec_alu_op2) @[Mux.scala 61:16]
    node _T_284 = mux(_T_275, mem_wbdata, _T_283) @[Mux.scala 61:16]
    node _T_285 = mux(_T_268, exe_alu_out, _T_284) @[Mux.scala 61:16]
    dec_op2_data <= _T_285 @[dpath.scala 220:20]
    node _T_286 = eq(exe_reg_wbaddr, dec_rs2_addr) @[dpath.scala 227:45]
    node _T_288 = neq(dec_rs2_addr, UInt<1>("h00")) @[dpath.scala 227:80]
    node _T_289 = and(_T_286, _T_288) @[dpath.scala 227:63]
    node _T_290 = and(_T_289, exe_reg_ctrl_rf_wen) @[dpath.scala 227:88]
    node _T_291 = eq(mem_reg_wbaddr, dec_rs2_addr) @[dpath.scala 228:45]
    node _T_293 = neq(dec_rs2_addr, UInt<1>("h00")) @[dpath.scala 228:80]
    node _T_294 = and(_T_291, _T_293) @[dpath.scala 228:63]
    node _T_295 = and(_T_294, mem_reg_ctrl_rf_wen) @[dpath.scala 228:88]
    node _T_296 = eq(wb_reg_wbaddr, dec_rs2_addr) @[dpath.scala 229:45]
    node _T_298 = neq(dec_rs2_addr, UInt<1>("h00")) @[dpath.scala 229:80]
    node _T_299 = and(_T_296, _T_298) @[dpath.scala 229:63]
    node _T_300 = and(_T_299, wb_reg_ctrl_rf_wen) @[dpath.scala 229:88]
    node _T_301 = mux(_T_300, wb_reg_wbdata, regfile.io.rs2_data) @[Mux.scala 61:16]
    node _T_302 = mux(_T_295, mem_wbdata, _T_301) @[Mux.scala 61:16]
    node _T_303 = mux(_T_290, exe_alu_out, _T_302) @[Mux.scala 61:16]
    dec_rs2_data <= _T_303 @[dpath.scala 226:20]
    node _T_305 = eq(io.ctl.full_stall, UInt<1>("h00")) @[dpath.scala 244:31]
    node _T_306 = and(io.ctl.dec_stall, _T_305) @[dpath.scala 244:28]
    node _T_307 = or(_T_306, io.ctl.pipeline_kill) @[dpath.scala 244:51]
    when _T_307 : @[dpath.scala 245:4]
      exe_reg_inst <= UInt<32>("h04033") @[dpath.scala 248:29]
      exe_reg_wbaddr <= UInt<1>("h00") @[dpath.scala 249:29]
      exe_reg_ctrl_rf_wen <= UInt<1>("h00") @[dpath.scala 250:29]
      exe_reg_ctrl_mem_val <= UInt<1>("h00") @[dpath.scala 251:29]
      exe_reg_ctrl_mem_fcn <= UInt<1>("h00") @[dpath.scala 252:29]
      exe_reg_ctrl_csr_cmd <= UInt<3>("h00") @[dpath.scala 253:29]
      exe_reg_ctrl_br_type <= UInt<4>("h00") @[dpath.scala 254:29]
      skip @[dpath.scala 245:4]
    else : @[dpath.scala 257:4]
      node _T_312 = eq(io.ctl.dec_stall, UInt<1>("h00")) @[dpath.scala 256:14]
      node _T_314 = eq(io.ctl.full_stall, UInt<1>("h00")) @[dpath.scala 256:35]
      node _T_315 = and(_T_312, _T_314) @[dpath.scala 256:32]
      when _T_315 : @[dpath.scala 257:4]
        exe_reg_pc <= dec_reg_pc @[dpath.scala 259:29]
        exe_reg_rs1_addr <= dec_rs1_addr @[dpath.scala 260:29]
        exe_reg_rs2_addr <= dec_rs2_addr @[dpath.scala 261:29]
        exe_alu_op1 <= dec_op1_data @[dpath.scala 262:29]
        brjmp_offset <= dec_op2_data @[dpath.scala 263:29]
        exe_reg_rs2_data <= dec_rs2_data @[dpath.scala 264:29]
        exe_reg_ctrl_op2_sel <= io.ctl.op2_sel @[dpath.scala 265:29]
        exe_reg_ctrl_alu_fun <= io.ctl.alu_fun @[dpath.scala 266:29]
        exe_reg_ctrl_wb_sel <= io.ctl.wb_sel @[dpath.scala 267:29]
        when io.ctl.dec_kill : @[dpath.scala 270:7]
          exe_reg_inst <= UInt<32>("h04033") @[dpath.scala 271:32]
          exe_reg_wbaddr <= UInt<1>("h00") @[dpath.scala 272:32]
          exe_reg_ctrl_rf_wen <= UInt<1>("h00") @[dpath.scala 273:32]
          exe_reg_ctrl_mem_val <= UInt<1>("h00") @[dpath.scala 274:32]
          exe_reg_ctrl_mem_fcn <= UInt<1>("h00") @[dpath.scala 275:32]
          exe_reg_ctrl_csr_cmd <= UInt<3>("h00") @[dpath.scala 276:32]
          exe_reg_ctrl_br_type <= UInt<4>("h00") @[dpath.scala 277:32]
          skip @[dpath.scala 270:7]
        else : @[dpath.scala 280:7]
          exe_reg_inst <= dec_reg_inst @[dpath.scala 281:32]
          exe_reg_wbaddr <= dec_wbaddr @[dpath.scala 282:32]
          exe_reg_ctrl_rf_wen <= io.ctl.rf_wen @[dpath.scala 283:32]
          exe_reg_ctrl_mem_val <= io.ctl.mem_val @[dpath.scala 284:32]
          exe_reg_ctrl_mem_fcn <= io.ctl.mem_fcn @[dpath.scala 285:32]
          exe_reg_ctrl_mem_typ <= io.ctl.mem_typ @[dpath.scala 286:32]
          exe_reg_ctrl_csr_cmd <= io.ctl.csr_cmd @[dpath.scala 287:32]
          exe_reg_ctrl_br_type <= io.ctl.br_type @[dpath.scala 288:32]
          skip @[dpath.scala 280:7]
        skip @[dpath.scala 257:4]
    node alu_shamt = bits(brjmp_offset, 4, 0) @[dpath.scala 299:35]
    node _T_319 = add(exe_alu_op1, brjmp_offset) @[dpath.scala 300:37]
    node _T_320 = tail(_T_319, 1) @[dpath.scala 300:37]
    node exe_adder_out = bits(_T_320, 31, 0) @[dpath.scala 300:51]
    node _T_321 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h00")) @[dpath.scala 304:41]
    node _T_322 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h01")) @[dpath.scala 305:41]
    node _T_323 = sub(exe_alu_op1, brjmp_offset) @[dpath.scala 305:71]
    node _T_324 = asUInt(_T_323) @[dpath.scala 305:71]
    node _T_325 = tail(_T_324, 1) @[dpath.scala 305:71]
    node _T_326 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h05")) @[dpath.scala 306:41]
    node _T_327 = and(exe_alu_op1, brjmp_offset) @[dpath.scala 306:71]
    node _T_328 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h06")) @[dpath.scala 307:41]
    node _T_329 = or(exe_alu_op1, brjmp_offset) @[dpath.scala 307:71]
    node _T_330 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h07")) @[dpath.scala 308:41]
    node _T_331 = xor(exe_alu_op1, brjmp_offset) @[dpath.scala 308:71]
    node _T_332 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h08")) @[dpath.scala 309:41]
    node _T_333 = asSInt(exe_alu_op1)
    node _T_334 = asSInt(brjmp_offset)
    node _T_335 = lt(_T_333, _T_334) @[dpath.scala 309:78]
    node _T_336 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h09")) @[dpath.scala 310:41]
    node _T_337 = lt(exe_alu_op1, brjmp_offset) @[dpath.scala 310:71]
    node _T_338 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h02")) @[dpath.scala 311:41]
    node _T_339 = dshl(exe_alu_op1, alu_shamt) @[dpath.scala 311:72]
    node _T_340 = bits(_T_339, 31, 0) @[dpath.scala 311:85]
    node _T_341 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h04")) @[dpath.scala 312:41]
    node _T_342 = asSInt(exe_alu_op1)
    node _T_343 = dshr(_T_342, alu_shamt) @[dpath.scala 312:78]
    node _T_344 = asUInt(_T_343)
    node _T_345 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h03")) @[dpath.scala 313:41]
    node _T_346 = dshr(exe_alu_op1, alu_shamt) @[dpath.scala 313:71]
    node _T_347 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h0a")) @[dpath.scala 314:41]
    node _T_348 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h0b")) @[dpath.scala 315:41]
    node _T_349 = mux(_T_348, brjmp_offset, exe_reg_inst) @[Mux.scala 61:16]
    node _T_350 = mux(_T_347, exe_alu_op1, _T_349) @[Mux.scala 61:16]
    node _T_351 = mux(_T_345, _T_346, _T_350) @[Mux.scala 61:16]
    node _T_352 = mux(_T_341, _T_344, _T_351) @[Mux.scala 61:16]
    node _T_353 = mux(_T_338, _T_340, _T_352) @[Mux.scala 61:16]
    node _T_354 = mux(_T_336, _T_337, _T_353) @[Mux.scala 61:16]
    node _T_355 = mux(_T_332, _T_335, _T_354) @[Mux.scala 61:16]
    node _T_356 = mux(_T_330, _T_331, _T_355) @[Mux.scala 61:16]
    node _T_357 = mux(_T_328, _T_329, _T_356) @[Mux.scala 61:16]
    node _T_358 = mux(_T_326, _T_327, _T_357) @[Mux.scala 61:16]
    node _T_359 = mux(_T_322, _T_325, _T_358) @[Mux.scala 61:16]
    node _T_360 = mux(_T_321, exe_adder_out, _T_359) @[Mux.scala 61:16]
    exe_alu_out <= _T_360 @[dpath.scala 303:16]
    node _T_361 = add(exe_reg_pc, brjmp_offset) @[dpath.scala 320:38]
    node _T_362 = tail(_T_361, 1) @[dpath.scala 320:38]
    exe_brjmp_target <= _T_362 @[dpath.scala 320:24]
    exe_jump_reg_target <= exe_adder_out @[dpath.scala 321:24]
    node _T_364 = add(exe_reg_pc, UInt<3>("h04")) @[dpath.scala 323:38]
    node _T_365 = tail(_T_364, 1) @[dpath.scala 323:38]
    node exe_pc_plus4 = bits(_T_365, 31, 0) @[dpath.scala 323:44]
    when io.ctl.pipeline_kill : @[dpath.scala 326:4]
      mem_reg_pc <= UInt<32>("h04033") @[dpath.scala 327:29]
      mem_reg_ctrl_rf_wen <= UInt<1>("h00") @[dpath.scala 328:29]
      mem_reg_ctrl_mem_val <= UInt<1>("h00") @[dpath.scala 329:29]
      mem_reg_ctrl_csr_cmd <= UInt<1>("h00") @[dpath.scala 330:29]
      skip @[dpath.scala 326:4]
    else : @[dpath.scala 333:4]
      node _T_370 = eq(io.ctl.full_stall, UInt<1>("h00")) @[dpath.scala 332:15]
      when _T_370 : @[dpath.scala 333:4]
        mem_reg_pc <= exe_reg_pc @[dpath.scala 334:29]
        mem_reg_inst <= exe_reg_inst @[dpath.scala 335:29]
        node _T_371 = eq(exe_reg_ctrl_wb_sel, UInt<2>("h02")) @[dpath.scala 336:57]
        node _T_372 = mux(_T_371, exe_pc_plus4, exe_alu_out) @[dpath.scala 336:35]
        mem_reg_alu_out <= _T_372 @[dpath.scala 336:29]
        mem_reg_wbaddr <= exe_reg_wbaddr @[dpath.scala 337:29]
        mem_reg_rs1_addr <= exe_reg_rs1_addr @[dpath.scala 338:29]
        mem_reg_rs2_addr <= exe_reg_rs2_addr @[dpath.scala 339:29]
        mem_reg_op1_data <= exe_alu_op1 @[dpath.scala 340:29]
        mem_reg_op2_data <= brjmp_offset @[dpath.scala 341:29]
        mem_reg_rs2_data <= exe_reg_rs2_data @[dpath.scala 342:29]
        mem_reg_ctrl_rf_wen <= exe_reg_ctrl_rf_wen @[dpath.scala 343:29]
        mem_reg_ctrl_mem_val <= exe_reg_ctrl_mem_val @[dpath.scala 344:29]
        mem_reg_ctrl_mem_fcn <= exe_reg_ctrl_mem_fcn @[dpath.scala 345:29]
        mem_reg_ctrl_mem_typ <= exe_reg_ctrl_mem_typ @[dpath.scala 346:29]
        mem_reg_ctrl_wb_sel <= exe_reg_ctrl_wb_sel @[dpath.scala 347:29]
        mem_reg_ctrl_csr_cmd <= exe_reg_ctrl_csr_cmd @[dpath.scala 348:29]
        skip @[dpath.scala 333:4]
    inst csr of CSRFile @[dpath.scala 356:20]
    csr.clock <= clock
    csr.reset <= reset
    csr.io.counters[0].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[1].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[2].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[3].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[4].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[5].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[6].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[7].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[8].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[9].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[10].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[11].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[12].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[13].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[14].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[15].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[16].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[17].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[18].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[19].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[20].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[21].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[22].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[23].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[24].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[25].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[26].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[27].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[28].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[29].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[30].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[31].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[32].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[33].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[34].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[35].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[36].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[37].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[38].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[39].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[40].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[41].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[42].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[43].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[44].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[45].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[46].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[47].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[48].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[49].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[50].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[51].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[52].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[53].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[54].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[55].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[56].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[57].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[58].inc is invalid @[dpath.scala 357:11]
    csr.io.counters[59].inc is invalid @[dpath.scala 357:11]
    csr.io.time is invalid @[dpath.scala 357:11]
    csr.io.pc is invalid @[dpath.scala 357:11]
    csr.io.retire is invalid @[dpath.scala 357:11]
    csr.io.exception is invalid @[dpath.scala 357:11]
    csr.io.evec is invalid @[dpath.scala 357:11]
    csr.io.status.uie is invalid @[dpath.scala 357:11]
    csr.io.status.sie is invalid @[dpath.scala 357:11]
    csr.io.status.hie is invalid @[dpath.scala 357:11]
    csr.io.status.mie is invalid @[dpath.scala 357:11]
    csr.io.status.upie is invalid @[dpath.scala 357:11]
    csr.io.status.spie is invalid @[dpath.scala 357:11]
    csr.io.status.hpie is invalid @[dpath.scala 357:11]
    csr.io.status.mpie is invalid @[dpath.scala 357:11]
    csr.io.status.spp is invalid @[dpath.scala 357:11]
    csr.io.status.hpp is invalid @[dpath.scala 357:11]
    csr.io.status.mpp is invalid @[dpath.scala 357:11]
    csr.io.status.fs is invalid @[dpath.scala 357:11]
    csr.io.status.xs is invalid @[dpath.scala 357:11]
    csr.io.status.mprv is invalid @[dpath.scala 357:11]
    csr.io.status.sum is invalid @[dpath.scala 357:11]
    csr.io.status.mxr is invalid @[dpath.scala 357:11]
    csr.io.status.tvm is invalid @[dpath.scala 357:11]
    csr.io.status.tw is invalid @[dpath.scala 357:11]
    csr.io.status.tsr is invalid @[dpath.scala 357:11]
    csr.io.status.zero1 is invalid @[dpath.scala 357:11]
    csr.io.status.sd is invalid @[dpath.scala 357:11]
    csr.io.status.prv is invalid @[dpath.scala 357:11]
    csr.io.status.debug is invalid @[dpath.scala 357:11]
    csr.io.decode.system_illegal is invalid @[dpath.scala 357:11]
    csr.io.decode.write_illegal is invalid @[dpath.scala 357:11]
    csr.io.decode.read_illegal is invalid @[dpath.scala 357:11]
    csr.io.decode.csr is invalid @[dpath.scala 357:11]
    csr.io.singleStep is invalid @[dpath.scala 357:11]
    csr.io.eret is invalid @[dpath.scala 357:11]
    csr.io.csr_stall is invalid @[dpath.scala 357:11]
    csr.io.rw.wdata is invalid @[dpath.scala 357:11]
    csr.io.rw.rdata is invalid @[dpath.scala 357:11]
    csr.io.rw.cmd is invalid @[dpath.scala 357:11]
    csr.io.hartid is invalid @[dpath.scala 357:11]
    node _T_373 = bits(mem_reg_inst, 31, 20) @[dpath.scala 358:38]
    csr.io.decode.csr <= _T_373 @[dpath.scala 358:23]
    csr.io.rw.wdata <= mem_reg_alu_out @[dpath.scala 359:20]
    csr.io.rw.cmd <= mem_reg_ctrl_csr_cmd @[dpath.scala 360:20]
    node _T_375 = eq(io.ctl.full_stall, UInt<1>("h00")) @[dpath.scala 362:24]
    node _T_377 = eq(io.ctl.dec_stall, UInt<1>("h00")) @[dpath.scala 362:46]
    node _T_378 = and(_T_375, _T_377) @[dpath.scala 362:43]
    csr.io.retire <= _T_378 @[dpath.scala 362:21]
    csr.io.exception <= io.ctl.mem_exception @[dpath.scala 363:21]
    csr.io.pc <= mem_reg_pc @[dpath.scala 364:21]
    exception_target <= csr.io.evec @[dpath.scala 365:21]
    io.dat.csr_eret <= csr.io.eret @[dpath.scala 367:20]
    csr.io.counters[0].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[1].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[2].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[3].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[4].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[5].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[6].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[7].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[8].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[9].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[10].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[11].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[12].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[13].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[14].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[15].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[16].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[17].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[18].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[19].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[20].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[21].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[22].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[23].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[24].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[25].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[26].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[27].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[28].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[29].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[30].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[31].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[32].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[33].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[34].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[35].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[36].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[37].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[38].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[39].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[40].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[41].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[42].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[43].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[44].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[45].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[46].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[47].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[48].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[49].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[50].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[51].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[52].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[53].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[54].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[55].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[56].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[57].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[58].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    csr.io.counters[59].inc <= UInt<1>("h00") @[dpath.scala 371:34]
    node _T_439 = eq(mem_reg_ctrl_wb_sel, UInt<2>("h00")) @[dpath.scala 376:40]
    node _T_440 = eq(mem_reg_ctrl_wb_sel, UInt<2>("h02")) @[dpath.scala 377:40]
    node _T_441 = eq(mem_reg_ctrl_wb_sel, UInt<2>("h01")) @[dpath.scala 378:40]
    node _T_442 = eq(mem_reg_ctrl_wb_sel, UInt<2>("h03")) @[dpath.scala 379:40]
    node _T_443 = mux(_T_442, csr.io.rw.rdata, mem_reg_alu_out) @[Mux.scala 61:16]
    node _T_444 = mux(_T_441, io.dmem.resp.bits.data, _T_443) @[Mux.scala 61:16]
    node _T_445 = mux(_T_440, mem_reg_alu_out, _T_444) @[Mux.scala 61:16]
    node _T_446 = mux(_T_439, mem_reg_alu_out, _T_445) @[Mux.scala 61:16]
    mem_wbdata <= _T_446 @[dpath.scala 375:15]
    node _T_448 = eq(io.ctl.full_stall, UInt<1>("h00")) @[dpath.scala 386:10]
    when _T_448 : @[dpath.scala 387:4]
      wb_reg_wbaddr <= mem_reg_wbaddr @[dpath.scala 388:28]
      wb_reg_wbdata <= mem_wbdata @[dpath.scala 389:28]
      node _T_450 = mux(io.ctl.mem_exception, UInt<1>("h00"), mem_reg_ctrl_rf_wen) @[dpath.scala 390:34]
      wb_reg_ctrl_rf_wen <= _T_450 @[dpath.scala 390:28]
      skip @[dpath.scala 387:4]
    else : @[dpath.scala 393:4]
      wb_reg_ctrl_rf_wen <= UInt<1>("h00") @[dpath.scala 394:28]
      skip @[dpath.scala 393:4]
    io.dat.dec_inst <= dec_reg_inst @[dpath.scala 403:22]
    node _T_452 = eq(exe_alu_op1, exe_reg_rs2_data) @[dpath.scala 404:43]
    io.dat.exe_br_eq <= _T_452 @[dpath.scala 404:22]
    node _T_453 = asSInt(exe_alu_op1)
    node _T_454 = asSInt(exe_reg_rs2_data)
    node _T_455 = lt(_T_453, _T_454) @[dpath.scala 405:50]
    io.dat.exe_br_lt <= _T_455 @[dpath.scala 405:22]
    node _T_456 = lt(exe_alu_op1, exe_reg_rs2_data) @[dpath.scala 406:50]
    io.dat.exe_br_ltu <= _T_456 @[dpath.scala 406:22]
    io.dat.exe_br_type <= exe_reg_ctrl_br_type @[dpath.scala 407:22]
    io.dat.mem_ctrl_dmem_val <= mem_reg_ctrl_mem_val @[dpath.scala 409:29]
    io.dmem.req.valid <= mem_reg_ctrl_mem_val @[dpath.scala 412:26]
    io.dmem.req.bits.addr <= mem_reg_alu_out @[dpath.scala 413:26]
    io.dmem.req.bits.fcn <= mem_reg_ctrl_mem_fcn @[dpath.scala 414:26]
    io.dmem.req.bits.typ <= mem_reg_ctrl_mem_typ @[dpath.scala 415:26]
    io.dmem.req.bits.data <= mem_reg_rs2_data @[dpath.scala 416:26]
    node _T_457 = bits(csr.io.time, 31, 0) @[dpath.scala 420:20]
    reg _T_459 : UInt, clock @[dpath.scala 424:12]
    _T_459 <= exe_reg_pc @[dpath.scala 424:12]
    reg _T_461 : UInt, clock @[dpath.scala 425:21]
    _T_461 <= exe_reg_pc @[dpath.scala 425:21]
    reg _T_463 : UInt, clock @[dpath.scala 425:12]
    _T_463 <= _T_461 @[dpath.scala 425:12]
    node _T_466 = mux(wb_reg_ctrl_rf_wen, UInt<8>("h04d"), UInt<8>("h020")) @[dpath.scala 426:12]
    node _T_469 = mux(mem_reg_ctrl_rf_wen, UInt<8>("h05a"), UInt<8>("h020")) @[dpath.scala 427:12]
    node _T_473 = mux(io.ctl.dec_stall, UInt<8>("h053"), UInt<8>("h020")) @[dpath.scala 431:12]
    node _T_474 = mux(io.ctl.full_stall, UInt<8>("h046"), _T_473) @[dpath.scala 430:12]
    node _T_476 = eq(io.ctl.exe_pc_sel, UInt<1>("h01")) @[dpath.scala 432:31]
    node _T_479 = eq(io.ctl.exe_pc_sel, UInt<2>("h02")) @[dpath.scala 433:31]
    node _T_482 = eq(io.ctl.exe_pc_sel, UInt<2>("h03")) @[dpath.scala 434:31]
    node _T_485 = eq(io.ctl.exe_pc_sel, UInt<1>("h00")) @[dpath.scala 435:31]
    node _T_488 = mux(_T_485, UInt<8>("h020"), UInt<8>("h03f")) @[dpath.scala 435:12]
    node _T_489 = mux(_T_482, UInt<8>("h045"), _T_488) @[dpath.scala 434:12]
    node _T_490 = mux(_T_479, UInt<8>("h04a"), _T_489) @[dpath.scala 433:12]
    node _T_491 = mux(_T_476, UInt<8>("h042"), _T_490) @[dpath.scala 432:12]
    node _T_494 = mux(csr.io.exception, UInt<8>("h058"), UInt<8>("h020")) @[dpath.scala 436:12]
    node _T_495 = mux(io.ctl.pipeline_kill, UInt<32>("h04033"), exe_reg_inst) @[dpath.scala 437:12]
    node _T_496 = bits(reset, 0, 0) @[dpath.scala 419:10]
    node _T_498 = eq(_T_496, UInt<1>("h00")) @[dpath.scala 419:10]
    when _T_498 : @[dpath.scala 419:10]
      printf(clock, UInt<1>(1), "Cyc= %d (0x%x, 0x%x, 0x%x, 0x%x, 0x%x) WB[%c%c %x: 0x%x] %c %c %c ExeInst: DASM(%x)\n", _T_457, if_reg_pc, dec_reg_pc, exe_reg_pc, _T_459, _T_463, _T_466, _T_469, wb_reg_wbaddr, wb_reg_wbdata, _T_474, _T_491, _T_494, _T_495) @[dpath.scala 419:10]
      skip @[dpath.scala 419:10]
    
  module Core : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip ddpath : {addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, flip dcpath : {halt : UInt<1>}, imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}}
    
    inst c of CtlPath @[core.scala 24:19]
    c.clock <= clock
    c.reset <= reset
    inst d of DatPath @[core.scala 25:19]
    d.clock <= clock
    d.reset <= reset
    d.io.ctl.mem_exception <= c.io.ctl.mem_exception @[core.scala 27:14]
    d.io.ctl.pipeline_kill <= c.io.ctl.pipeline_kill @[core.scala 27:14]
    d.io.ctl.fencei <= c.io.ctl.fencei @[core.scala 27:14]
    d.io.ctl.csr_cmd <= c.io.ctl.csr_cmd @[core.scala 27:14]
    d.io.ctl.mem_typ <= c.io.ctl.mem_typ @[core.scala 27:14]
    d.io.ctl.mem_fcn <= c.io.ctl.mem_fcn @[core.scala 27:14]
    d.io.ctl.mem_val <= c.io.ctl.mem_val @[core.scala 27:14]
    d.io.ctl.rf_wen <= c.io.ctl.rf_wen @[core.scala 27:14]
    d.io.ctl.wb_sel <= c.io.ctl.wb_sel @[core.scala 27:14]
    d.io.ctl.alu_fun <= c.io.ctl.alu_fun @[core.scala 27:14]
    d.io.ctl.op2_sel <= c.io.ctl.op2_sel @[core.scala 27:14]
    d.io.ctl.op1_sel <= c.io.ctl.op1_sel @[core.scala 27:14]
    d.io.ctl.dec_kill <= c.io.ctl.dec_kill @[core.scala 27:14]
    d.io.ctl.if_kill <= c.io.ctl.if_kill @[core.scala 27:14]
    d.io.ctl.br_type <= c.io.ctl.br_type @[core.scala 27:14]
    d.io.ctl.exe_pc_sel <= c.io.ctl.exe_pc_sel @[core.scala 27:14]
    d.io.ctl.full_stall <= c.io.ctl.full_stall @[core.scala 27:14]
    d.io.ctl.dec_stall <= c.io.ctl.dec_stall @[core.scala 27:14]
    c.io.dat.csr_eret <= d.io.dat.csr_eret @[core.scala 28:14]
    c.io.dat.mem_ctrl_dmem_val <= d.io.dat.mem_ctrl_dmem_val @[core.scala 28:14]
    c.io.dat.exe_br_type <= d.io.dat.exe_br_type @[core.scala 28:14]
    c.io.dat.exe_br_ltu <= d.io.dat.exe_br_ltu @[core.scala 28:14]
    c.io.dat.exe_br_lt <= d.io.dat.exe_br_lt @[core.scala 28:14]
    c.io.dat.exe_br_eq <= d.io.dat.exe_br_eq @[core.scala 28:14]
    c.io.dat.dec_inst <= d.io.dat.dec_inst @[core.scala 28:14]
    c.io.imem.resp.bits.data <= io.imem.resp.bits.data @[core.scala 30:12]
    c.io.imem.resp.valid <= io.imem.resp.valid @[core.scala 30:12]
    io.imem.req.bits.typ <= c.io.imem.req.bits.typ @[core.scala 30:12]
    io.imem.req.bits.fcn <= c.io.imem.req.bits.fcn @[core.scala 30:12]
    io.imem.req.bits.data <= c.io.imem.req.bits.data @[core.scala 30:12]
    io.imem.req.bits.addr <= c.io.imem.req.bits.addr @[core.scala 30:12]
    io.imem.req.valid <= c.io.imem.req.valid @[core.scala 30:12]
    c.io.imem.req.ready <= io.imem.req.ready @[core.scala 30:12]
    d.io.imem.resp.bits.data <= io.imem.resp.bits.data @[core.scala 31:12]
    d.io.imem.resp.valid <= io.imem.resp.valid @[core.scala 31:12]
    io.imem.req.bits.typ <= d.io.imem.req.bits.typ @[core.scala 31:12]
    io.imem.req.bits.fcn <= d.io.imem.req.bits.fcn @[core.scala 31:12]
    io.imem.req.bits.data <= d.io.imem.req.bits.data @[core.scala 31:12]
    io.imem.req.bits.addr <= d.io.imem.req.bits.addr @[core.scala 31:12]
    io.imem.req.valid <= d.io.imem.req.valid @[core.scala 31:12]
    d.io.imem.req.ready <= io.imem.req.ready @[core.scala 31:12]
    io.imem.req.valid <= c.io.imem.req.valid @[core.scala 32:22]
    c.io.dmem.resp.bits.data <= io.dmem.resp.bits.data @[core.scala 34:12]
    c.io.dmem.resp.valid <= io.dmem.resp.valid @[core.scala 34:12]
    io.dmem.req.bits.typ <= c.io.dmem.req.bits.typ @[core.scala 34:12]
    io.dmem.req.bits.fcn <= c.io.dmem.req.bits.fcn @[core.scala 34:12]
    io.dmem.req.bits.data <= c.io.dmem.req.bits.data @[core.scala 34:12]
    io.dmem.req.bits.addr <= c.io.dmem.req.bits.addr @[core.scala 34:12]
    io.dmem.req.valid <= c.io.dmem.req.valid @[core.scala 34:12]
    c.io.dmem.req.ready <= io.dmem.req.ready @[core.scala 34:12]
    d.io.dmem.resp.bits.data <= io.dmem.resp.bits.data @[core.scala 35:12]
    d.io.dmem.resp.valid <= io.dmem.resp.valid @[core.scala 35:12]
    io.dmem.req.bits.typ <= d.io.dmem.req.bits.typ @[core.scala 35:12]
    io.dmem.req.bits.fcn <= d.io.dmem.req.bits.fcn @[core.scala 35:12]
    io.dmem.req.bits.data <= d.io.dmem.req.bits.data @[core.scala 35:12]
    io.dmem.req.bits.addr <= d.io.dmem.req.bits.addr @[core.scala 35:12]
    io.dmem.req.valid <= d.io.dmem.req.valid @[core.scala 35:12]
    d.io.dmem.req.ready <= io.dmem.req.ready @[core.scala 35:12]
    d.io.ddpath.resetpc <= io.ddpath.resetpc @[core.scala 37:16]
    io.ddpath.rdata <= d.io.ddpath.rdata @[core.scala 37:16]
    d.io.ddpath.validreq <= io.ddpath.validreq @[core.scala 37:16]
    d.io.ddpath.wdata <= io.ddpath.wdata @[core.scala 37:16]
    d.io.ddpath.addr <= io.ddpath.addr @[core.scala 37:16]
    c.io.dcpath.halt <= io.dcpath.halt @[core.scala 38:16]
    
  module AsyncReadMem : 
    input clock : Clock
    input reset : UInt<1>
    output io : {dataInstr : {flip addr : UInt<21>, data : UInt<32>}[2], hw : {flip addr : UInt<21>, flip data : UInt<32>, flip mask : UInt<4>, flip en : UInt<1>}, dw : {flip addr : UInt<21>, flip data : UInt<32>, flip mask : UInt<4>, flip en : UInt<1>}, hr : {flip addr : UInt<21>, data : UInt<32>}}
    
    cmem underlying : UInt<8>[4][2097152] @[memory.scala 93:28]
    read mport _T_54 = underlying[io.dataInstr[0].addr], clock @[memory.scala 82:34]
    wire _T_67 : UInt<32> @[memory.scala 82:55]
    node _T_68 = cat(_T_54[1], _T_54[0]) @[memory.scala 82:55]
    node _T_69 = cat(_T_54[3], _T_54[2]) @[memory.scala 82:55]
    node _T_70 = cat(_T_69, _T_68) @[memory.scala 82:55]
    _T_67 <= _T_70 @[memory.scala 82:55]
    io.dataInstr[0].data <= _T_67 @[memory.scala 82:16]
    read mport _T_71 = underlying[io.dataInstr[1].addr], clock @[memory.scala 82:34]
    wire _T_84 : UInt<32> @[memory.scala 82:55]
    node _T_85 = cat(_T_71[1], _T_71[0]) @[memory.scala 82:55]
    node _T_86 = cat(_T_71[3], _T_71[2]) @[memory.scala 82:55]
    node _T_87 = cat(_T_86, _T_85) @[memory.scala 82:55]
    _T_84 <= _T_87 @[memory.scala 82:55]
    io.dataInstr[1].data <= _T_84 @[memory.scala 82:16]
    read mport _T_88 = underlying[io.hr.addr], clock @[memory.scala 82:34]
    wire _T_101 : UInt<32> @[memory.scala 82:55]
    node _T_102 = cat(_T_88[1], _T_88[0]) @[memory.scala 82:55]
    node _T_103 = cat(_T_88[3], _T_88[2]) @[memory.scala 82:55]
    node _T_104 = cat(_T_103, _T_102) @[memory.scala 82:55]
    _T_101 <= _T_104 @[memory.scala 82:55]
    io.hr.data <= _T_101 @[memory.scala 82:16]
    when io.hw.en : @[memory.scala 86:21]
      wire _T_112 : UInt<8>[4] @[memory.scala 87:55]
      wire _T_125 : UInt<32>
      _T_125 <= io.hw.data
      node _T_126 = bits(_T_125, 7, 0) @[memory.scala 87:55]
      _T_112[0] <= _T_126 @[memory.scala 87:55]
      node _T_127 = bits(_T_125, 15, 8) @[memory.scala 87:55]
      _T_112[1] <= _T_127 @[memory.scala 87:55]
      node _T_128 = bits(_T_125, 23, 16) @[memory.scala 87:55]
      _T_112[2] <= _T_128 @[memory.scala 87:55]
      node _T_129 = bits(_T_125, 31, 24) @[memory.scala 87:55]
      _T_112[3] <= _T_129 @[memory.scala 87:55]
      node _T_130 = bits(io.hw.mask, 0, 0) @[memory.scala 87:78]
      node _T_131 = bits(io.hw.mask, 1, 1) @[memory.scala 87:78]
      node _T_132 = bits(io.hw.mask, 2, 2) @[memory.scala 87:78]
      node _T_133 = bits(io.hw.mask, 3, 3) @[memory.scala 87:78]
      write mport _T_134 = underlying[io.hw.addr], clock
      when _T_130 :
        _T_134[0] <= _T_112[0]
        skip
      when _T_131 :
        _T_134[1] <= _T_112[1]
        skip
      when _T_132 :
        _T_134[2] <= _T_112[2]
        skip
      when _T_133 :
        _T_134[3] <= _T_112[3]
        skip
      skip @[memory.scala 86:21]
    when io.dw.en : @[memory.scala 86:21]
      wire _T_153 : UInt<8>[4] @[memory.scala 87:55]
      wire _T_166 : UInt<32>
      _T_166 <= io.dw.data
      node _T_167 = bits(_T_166, 7, 0) @[memory.scala 87:55]
      _T_153[0] <= _T_167 @[memory.scala 87:55]
      node _T_168 = bits(_T_166, 15, 8) @[memory.scala 87:55]
      _T_153[1] <= _T_168 @[memory.scala 87:55]
      node _T_169 = bits(_T_166, 23, 16) @[memory.scala 87:55]
      _T_153[2] <= _T_169 @[memory.scala 87:55]
      node _T_170 = bits(_T_166, 31, 24) @[memory.scala 87:55]
      _T_153[3] <= _T_170 @[memory.scala 87:55]
      node _T_171 = bits(io.dw.mask, 0, 0) @[memory.scala 87:78]
      node _T_172 = bits(io.dw.mask, 1, 1) @[memory.scala 87:78]
      node _T_173 = bits(io.dw.mask, 2, 2) @[memory.scala 87:78]
      node _T_174 = bits(io.dw.mask, 3, 3) @[memory.scala 87:78]
      write mport _T_175 = underlying[io.dw.addr], clock
      when _T_171 :
        _T_175[0] <= _T_153[0]
        skip
      when _T_172 :
        _T_175[1] <= _T_153[1]
        skip
      when _T_173 :
        _T_175[2] <= _T_153[2]
        skip
      when _T_174 :
        _T_175[3] <= _T_153[3]
        skip
      skip @[memory.scala 86:21]
    
  module AsyncScratchPadMemory : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip core_ports : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}[1], flip debug_port : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}}
    
    inst async_data of AsyncReadMem @[memory.scala 137:27]
    async_data.clock <= clock
    async_data.reset <= reset
    async_data.io.hr.data is invalid @[memory.scala 138:18]
    async_data.io.hr.addr is invalid @[memory.scala 138:18]
    async_data.io.dw.en is invalid @[memory.scala 138:18]
    async_data.io.dw.mask is invalid @[memory.scala 138:18]
    async_data.io.dw.data is invalid @[memory.scala 138:18]
    async_data.io.dw.addr is invalid @[memory.scala 138:18]
    async_data.io.hw.en is invalid @[memory.scala 138:18]
    async_data.io.hw.mask is invalid @[memory.scala 138:18]
    async_data.io.hw.data is invalid @[memory.scala 138:18]
    async_data.io.hw.addr is invalid @[memory.scala 138:18]
    async_data.io.dataInstr[0].data is invalid @[memory.scala 138:18]
    async_data.io.dataInstr[0].addr is invalid @[memory.scala 138:18]
    async_data.io.dataInstr[1].data is invalid @[memory.scala 138:18]
    async_data.io.dataInstr[1].addr is invalid @[memory.scala 138:18]
    io.core_ports[0].resp.valid <= io.core_ports[0].req.valid @[memory.scala 142:35]
    io.core_ports[0].req.ready <= UInt<1>("h01") @[memory.scala 143:34]
    async_data.io.dataInstr[0].addr <= io.core_ports[0].req.bits.addr @[memory.scala 144:39]
    node _T_230 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 153:17]
    node _T_231 = bits(async_data.io.dataInstr[0].data, 7, 7) @[memory.scala 153:52]
    node _T_232 = bits(_T_231, 0, 0) @[Bitwise.scala 72:15]
    node _T_235 = mux(_T_232, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_236 = bits(async_data.io.dataInstr[0].data, 7, 0) @[memory.scala 153:67]
    node _T_237 = cat(_T_235, _T_236) @[Cat.scala 30:58]
    node _T_238 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 154:17]
    node _T_239 = bits(async_data.io.dataInstr[0].data, 15, 15) @[memory.scala 154:52]
    node _T_240 = bits(_T_239, 0, 0) @[Bitwise.scala 72:15]
    node _T_243 = mux(_T_240, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_244 = bits(async_data.io.dataInstr[0].data, 15, 0) @[memory.scala 154:68]
    node _T_245 = cat(_T_243, _T_244) @[Cat.scala 30:58]
    node _T_246 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 155:17]
    node _T_251 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_252 = bits(async_data.io.dataInstr[0].data, 7, 0) @[memory.scala 155:58]
    node _T_253 = cat(_T_251, _T_252) @[Cat.scala 30:58]
    node _T_254 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h06")) @[memory.scala 156:17]
    node _T_259 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_260 = bits(async_data.io.dataInstr[0].data, 15, 0) @[memory.scala 156:58]
    node _T_261 = cat(_T_259, _T_260) @[Cat.scala 30:58]
    node _T_262 = mux(_T_254, _T_261, async_data.io.dataInstr[0].data) @[Mux.scala 61:16]
    node _T_263 = mux(_T_246, _T_253, _T_262) @[Mux.scala 61:16]
    node _T_264 = mux(_T_238, _T_245, _T_263) @[Mux.scala 61:16]
    node _T_265 = mux(_T_230, _T_237, _T_264) @[Mux.scala 61:16]
    io.core_ports[0].resp.bits.data <= _T_265 @[memory.scala 152:40]
    node _T_266 = eq(io.core_ports[0].req.bits.fcn, UInt<1>("h01")) @[memory.scala 158:66]
    node _T_269 = mux(_T_266, UInt<1>("h01"), UInt<1>("h00")) @[memory.scala 158:30]
    async_data.io.dw.en <= _T_269 @[memory.scala 158:24]
    node _T_270 = eq(io.core_ports[0].req.bits.fcn, UInt<1>("h01")) @[memory.scala 159:79]
    node _T_271 = and(io.core_ports[0].req.valid, _T_270) @[memory.scala 159:41]
    when _T_271 : @[memory.scala 160:4]
      node _T_272 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[memory.scala 161:80]
      node _T_273 = shl(_T_272, 3) @[memory.scala 161:86]
      node _T_274 = dshl(io.core_ports[0].req.bits.data, _T_273) @[memory.scala 161:67]
      async_data.io.dw.data <= _T_274 @[memory.scala 161:29]
      node _T_275 = bits(io.core_ports[0].req.bits.addr, 31, 2) @[memory.scala 162:45]
      node _T_277 = cat(_T_275, UInt<2>("h00")) @[Cat.scala 30:58]
      async_data.io.dw.addr <= _T_277 @[memory.scala 162:29]
      node _T_278 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 163:45]
      node _T_280 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[memory.scala 163:70]
      node _T_281 = dshl(UInt<1>("h01"), _T_280) @[memory.scala 163:58]
      node _T_282 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 164:44]
      node _T_284 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[memory.scala 164:69]
      node _T_285 = dshl(UInt<2>("h03"), _T_284) @[memory.scala 164:57]
      node _T_287 = mux(_T_282, _T_285, UInt<4>("h0f")) @[memory.scala 164:34]
      node _T_288 = mux(_T_278, _T_281, _T_287) @[memory.scala 163:35]
      async_data.io.dw.mask <= _T_288 @[memory.scala 163:29]
      skip @[memory.scala 160:4]
    io.debug_port.req.ready <= UInt<1>("h01") @[memory.scala 175:28]
    io.debug_port.resp.valid <= io.debug_port.req.valid @[memory.scala 176:29]
    async_data.io.hr.addr <= io.debug_port.req.bits.addr @[memory.scala 178:26]
    io.debug_port.resp.bits.data <= async_data.io.hr.data @[memory.scala 179:33]
    node _T_290 = eq(io.debug_port.req.bits.fcn, UInt<1>("h01")) @[memory.scala 180:59]
    node _T_293 = mux(_T_290, UInt<1>("h01"), UInt<1>("h00")) @[memory.scala 180:30]
    async_data.io.hw.en <= _T_293 @[memory.scala 180:24]
    node _T_294 = eq(io.debug_port.req.bits.fcn, UInt<1>("h01")) @[memory.scala 181:64]
    node _T_295 = and(io.debug_port.req.valid, _T_294) @[memory.scala 181:34]
    when _T_295 : @[memory.scala 182:4]
      async_data.io.hw.addr <= io.debug_port.req.bits.addr @[memory.scala 183:29]
      async_data.io.hw.data <= io.debug_port.req.bits.data @[memory.scala 184:29]
      async_data.io.hw.mask <= UInt<4>("h0f") @[memory.scala 185:29]
      skip @[memory.scala 182:4]
    
  module DummyDMI : 
    input clock : Clock
    input reset : UInt<1>
    output io : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}
    
    io.req.valid <= UInt<1>("h00") @[Decoupled.scala 53:20]
    io.req.bits.addr is invalid @[debug.scala 89:26]
    io.req.bits.op is invalid @[debug.scala 90:26]
    io.req.bits.data is invalid @[debug.scala 91:26]
    io.resp.ready <= UInt<1>("h00") @[Decoupled.scala 68:20]
    
  module Sodor5Stage : 
    input clock : Clock
    input reset : UInt<1>
    output io : {imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, flip reset : UInt<1>}
    
    inst debug of DebugModule @[top.scala 20:27]
    debug.clock <= clock
    debug.reset <= reset
    inst core of Core @[top.scala 21:26]
    core.clock <= clock
    core.reset <= reset
    inst memory of AsyncScratchPadMemory @[top.scala 24:28]
    memory.clock <= clock
    memory.reset <= reset
    core.io.dmem.resp.bits.data <= memory.io.core_ports[0].resp.bits.data @[top.scala 28:22]
    core.io.dmem.resp.valid <= memory.io.core_ports[0].resp.valid @[top.scala 28:22]
    memory.io.core_ports[0].req.bits.typ <= core.io.dmem.req.bits.typ @[top.scala 28:22]
    memory.io.core_ports[0].req.bits.fcn <= core.io.dmem.req.bits.fcn @[top.scala 28:22]
    memory.io.core_ports[0].req.bits.data <= core.io.dmem.req.bits.data @[top.scala 28:22]
    memory.io.core_ports[0].req.bits.addr <= core.io.dmem.req.bits.addr @[top.scala 28:22]
    memory.io.core_ports[0].req.valid <= core.io.dmem.req.valid @[top.scala 28:22]
    core.io.dmem.req.ready <= memory.io.core_ports[0].req.ready @[top.scala 28:22]
    core.io.imem.resp.bits.data <= io.imem.resp.bits.data @[top.scala 29:22]
    core.io.imem.resp.valid <= io.imem.resp.valid @[top.scala 29:22]
    io.imem.req.bits.typ <= core.io.imem.req.bits.typ @[top.scala 29:22]
    io.imem.req.bits.fcn <= core.io.imem.req.bits.fcn @[top.scala 29:22]
    io.imem.req.bits.data <= core.io.imem.req.bits.data @[top.scala 29:22]
    io.imem.req.bits.addr <= core.io.imem.req.bits.addr @[top.scala 29:22]
    io.imem.req.valid <= core.io.imem.req.valid @[top.scala 29:22]
    core.io.imem.req.ready <= io.imem.req.ready @[top.scala 29:22]
    debug.io.debugmem.resp.bits.data <= memory.io.debug_port.resp.bits.data @[top.scala 31:27]
    debug.io.debugmem.resp.valid <= memory.io.debug_port.resp.valid @[top.scala 31:27]
    memory.io.debug_port.req.bits.typ <= debug.io.debugmem.req.bits.typ @[top.scala 31:27]
    memory.io.debug_port.req.bits.fcn <= debug.io.debugmem.req.bits.fcn @[top.scala 31:27]
    memory.io.debug_port.req.bits.data <= debug.io.debugmem.req.bits.data @[top.scala 31:27]
    memory.io.debug_port.req.bits.addr <= debug.io.debugmem.req.bits.addr @[top.scala 31:27]
    memory.io.debug_port.req.valid <= debug.io.debugmem.req.valid @[top.scala 31:27]
    debug.io.debugmem.req.ready <= memory.io.debug_port.req.ready @[top.scala 31:27]
    core.io.ddpath.resetpc <= debug.io.ddpath.resetpc @[top.scala 32:25]
    debug.io.ddpath.rdata <= core.io.ddpath.rdata @[top.scala 32:25]
    core.io.ddpath.validreq <= debug.io.ddpath.validreq @[top.scala 32:25]
    core.io.ddpath.wdata <= debug.io.ddpath.wdata @[top.scala 32:25]
    core.io.ddpath.addr <= debug.io.ddpath.addr @[top.scala 32:25]
    core.io.dcpath.halt <= debug.io.dcpath.halt @[top.scala 33:25]
    node _T_55 = bits(reset, 0, 0) @[top.scala 35:29]
    core.reset <= _T_55 @[top.scala 35:20]
    inst dummy of DummyDMI @[top.scala 36:27]
    dummy.clock <= clock
    dummy.reset <= reset
    dummy.io.resp.bits.resp <= debug.io.dmi.resp.bits.resp @[top.scala 37:22]
    dummy.io.resp.bits.data <= debug.io.dmi.resp.bits.data @[top.scala 37:22]
    dummy.io.resp.valid <= debug.io.dmi.resp.valid @[top.scala 37:22]
    debug.io.dmi.resp.ready <= dummy.io.resp.ready @[top.scala 37:22]
    debug.io.dmi.req.bits.data <= dummy.io.req.bits.data @[top.scala 37:22]
    debug.io.dmi.req.bits.addr <= dummy.io.req.bits.addr @[top.scala 37:22]
    debug.io.dmi.req.bits.op <= dummy.io.req.bits.op @[top.scala 37:22]
    debug.io.dmi.req.valid <= dummy.io.req.valid @[top.scala 37:22]
    dummy.io.req.ready <= debug.io.dmi.req.ready @[top.scala 37:22]
    
