///Register `EVT_ST4_CLR` writer
pub type W = crate::W<EVT_ST4_CLR_SPEC>;
///Field `MCPWM1_EVT_OP0_TEE2_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_op0_tee2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_OP0_TEE2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_OP1_TEE2_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_op1_tee2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_OP1_TEE2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_OP2_TEE2_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_op2_tee2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_OP2_TEE2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_EVT_CONV_CMPLT0_ST_CLR` writer - Configures whether or not to clear ADC_evt_conv_cmplt0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type ADC_EVT_CONV_CMPLT0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_EVT_EQ_ABOVE_THRESH0_ST_CLR` writer - Configures whether or not to clear ADC_evt_eq_above_thresh0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type ADC_EVT_EQ_ABOVE_THRESH0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_EVT_EQ_ABOVE_THRESH1_ST_CLR` writer - Configures whether or not to clear ADC_evt_eq_above_thresh1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type ADC_EVT_EQ_ABOVE_THRESH1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_EVT_EQ_BELOW_THRESH0_ST_CLR` writer - Configures whether or not to clear ADC_evt_eq_below_thresh0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type ADC_EVT_EQ_BELOW_THRESH0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_EVT_EQ_BELOW_THRESH1_ST_CLR` writer - Configures whether or not to clear ADC_evt_eq_below_thresh1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type ADC_EVT_EQ_BELOW_THRESH1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_EVT_RESULT_DONE0_ST_CLR` writer - Configures whether or not to clear ADC_evt_result_done0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type ADC_EVT_RESULT_DONE0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_EVT_STOPPED0_ST_CLR` writer - Configures whether or not to clear ADC_evt_stopped0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type ADC_EVT_STOPPED0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_EVT_STARTED0_ST_CLR` writer - Configures whether or not to clear ADC_evt_started0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type ADC_EVT_STARTED0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `REGDMA_EVT_DONE0_ST_CLR` writer - Configures whether or not to clear REGDMA_evt_done0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type REGDMA_EVT_DONE0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `REGDMA_EVT_DONE1_ST_CLR` writer - Configures whether or not to clear REGDMA_evt_done1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type REGDMA_EVT_DONE1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `REGDMA_EVT_DONE2_ST_CLR` writer - Configures whether or not to clear REGDMA_evt_done2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type REGDMA_EVT_DONE2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `REGDMA_EVT_DONE3_ST_CLR` writer - Configures whether or not to clear REGDMA_evt_done3 trigger status.\\0: Invalid, No effect\\1: Clear
pub type REGDMA_EVT_DONE3_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `REGDMA_EVT_ERR0_ST_CLR` writer - Configures whether or not to clear REGDMA_evt_err0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type REGDMA_EVT_ERR0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `REGDMA_EVT_ERR1_ST_CLR` writer - Configures whether or not to clear REGDMA_evt_err1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type REGDMA_EVT_ERR1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `REGDMA_EVT_ERR2_ST_CLR` writer - Configures whether or not to clear REGDMA_evt_err2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type REGDMA_EVT_ERR2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `REGDMA_EVT_ERR3_ST_CLR` writer - Configures whether or not to clear REGDMA_evt_err3 trigger status.\\0: Invalid, No effect\\1: Clear
pub type REGDMA_EVT_ERR3_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TMPSNSR_EVT_OVER_LIMIT_ST_CLR` writer - Configures whether or not to clear TMPSNSR_evt_over_limit trigger status.\\0: Invalid, No effect\\1: Clear
pub type TMPSNSR_EVT_OVER_LIMIT_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S0_EVT_RX_DONE_ST_CLR` writer - Configures whether or not to clear I2S0_evt_rx_done trigger status.\\0: Invalid, No effect\\1: Clear
pub type I2S0_EVT_RX_DONE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S0_EVT_TX_DONE_ST_CLR` writer - Configures whether or not to clear I2S0_evt_tx_done trigger status.\\0: Invalid, No effect\\1: Clear
pub type I2S0_EVT_TX_DONE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S0_EVT_X_WORDS_RECEIVED_ST_CLR` writer - Configures whether or not to clear I2S0_evt_x_words_received trigger status.\\0: Invalid, No effect\\1: Clear
pub type I2S0_EVT_X_WORDS_RECEIVED_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S0_EVT_X_WORDS_SENT_ST_CLR` writer - Configures whether or not to clear I2S0_evt_x_words_sent trigger status.\\0: Invalid, No effect\\1: Clear
pub type I2S0_EVT_X_WORDS_SENT_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S1_EVT_RX_DONE_ST_CLR` writer - Configures whether or not to clear I2S1_evt_rx_done trigger status.\\0: Invalid, No effect\\1: Clear
pub type I2S1_EVT_RX_DONE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S1_EVT_TX_DONE_ST_CLR` writer - Configures whether or not to clear I2S1_evt_tx_done trigger status.\\0: Invalid, No effect\\1: Clear
pub type I2S1_EVT_TX_DONE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S1_EVT_X_WORDS_RECEIVED_ST_CLR` writer - Configures whether or not to clear I2S1_evt_x_words_received trigger status.\\0: Invalid, No effect\\1: Clear
pub type I2S1_EVT_X_WORDS_RECEIVED_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S1_EVT_X_WORDS_SENT_ST_CLR` writer - Configures whether or not to clear I2S1_evt_x_words_sent trigger status.\\0: Invalid, No effect\\1: Clear
pub type I2S1_EVT_X_WORDS_SENT_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S2_EVT_RX_DONE_ST_CLR` writer - Configures whether or not to clear I2S2_evt_rx_done trigger status.\\0: Invalid, No effect\\1: Clear
pub type I2S2_EVT_RX_DONE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S2_EVT_TX_DONE_ST_CLR` writer - Configures whether or not to clear I2S2_evt_tx_done trigger status.\\0: Invalid, No effect\\1: Clear
pub type I2S2_EVT_TX_DONE_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S2_EVT_X_WORDS_RECEIVED_ST_CLR` writer - Configures whether or not to clear I2S2_evt_x_words_received trigger status.\\0: Invalid, No effect\\1: Clear
pub type I2S2_EVT_X_WORDS_RECEIVED_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S2_EVT_X_WORDS_SENT_ST_CLR` writer - Configures whether or not to clear I2S2_evt_x_words_sent trigger status.\\0: Invalid, No effect\\1: Clear
pub type I2S2_EVT_X_WORDS_SENT_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<EVT_ST4_CLR_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    ///Bit 0 - Configures whether or not to clear MCPWM1_evt_op0_tee2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_op0_tee2_st_clr(&mut self) -> MCPWM1_EVT_OP0_TEE2_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        MCPWM1_EVT_OP0_TEE2_ST_CLR_W::new(self, 0)
    }
    ///Bit 1 - Configures whether or not to clear MCPWM1_evt_op1_tee2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_op1_tee2_st_clr(&mut self) -> MCPWM1_EVT_OP1_TEE2_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        MCPWM1_EVT_OP1_TEE2_ST_CLR_W::new(self, 1)
    }
    ///Bit 2 - Configures whether or not to clear MCPWM1_evt_op2_tee2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_op2_tee2_st_clr(&mut self) -> MCPWM1_EVT_OP2_TEE2_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        MCPWM1_EVT_OP2_TEE2_ST_CLR_W::new(self, 2)
    }
    ///Bit 3 - Configures whether or not to clear ADC_evt_conv_cmplt0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn adc_evt_conv_cmplt0_st_clr(&mut self) -> ADC_EVT_CONV_CMPLT0_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        ADC_EVT_CONV_CMPLT0_ST_CLR_W::new(self, 3)
    }
    ///Bit 4 - Configures whether or not to clear ADC_evt_eq_above_thresh0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn adc_evt_eq_above_thresh0_st_clr(
        &mut self,
    ) -> ADC_EVT_EQ_ABOVE_THRESH0_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        ADC_EVT_EQ_ABOVE_THRESH0_ST_CLR_W::new(self, 4)
    }
    ///Bit 5 - Configures whether or not to clear ADC_evt_eq_above_thresh1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn adc_evt_eq_above_thresh1_st_clr(
        &mut self,
    ) -> ADC_EVT_EQ_ABOVE_THRESH1_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        ADC_EVT_EQ_ABOVE_THRESH1_ST_CLR_W::new(self, 5)
    }
    ///Bit 6 - Configures whether or not to clear ADC_evt_eq_below_thresh0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn adc_evt_eq_below_thresh0_st_clr(
        &mut self,
    ) -> ADC_EVT_EQ_BELOW_THRESH0_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        ADC_EVT_EQ_BELOW_THRESH0_ST_CLR_W::new(self, 6)
    }
    ///Bit 7 - Configures whether or not to clear ADC_evt_eq_below_thresh1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn adc_evt_eq_below_thresh1_st_clr(
        &mut self,
    ) -> ADC_EVT_EQ_BELOW_THRESH1_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        ADC_EVT_EQ_BELOW_THRESH1_ST_CLR_W::new(self, 7)
    }
    ///Bit 8 - Configures whether or not to clear ADC_evt_result_done0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn adc_evt_result_done0_st_clr(
        &mut self,
    ) -> ADC_EVT_RESULT_DONE0_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        ADC_EVT_RESULT_DONE0_ST_CLR_W::new(self, 8)
    }
    ///Bit 9 - Configures whether or not to clear ADC_evt_stopped0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn adc_evt_stopped0_st_clr(&mut self) -> ADC_EVT_STOPPED0_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        ADC_EVT_STOPPED0_ST_CLR_W::new(self, 9)
    }
    ///Bit 10 - Configures whether or not to clear ADC_evt_started0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn adc_evt_started0_st_clr(&mut self) -> ADC_EVT_STARTED0_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        ADC_EVT_STARTED0_ST_CLR_W::new(self, 10)
    }
    ///Bit 11 - Configures whether or not to clear REGDMA_evt_done0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn regdma_evt_done0_st_clr(&mut self) -> REGDMA_EVT_DONE0_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        REGDMA_EVT_DONE0_ST_CLR_W::new(self, 11)
    }
    ///Bit 12 - Configures whether or not to clear REGDMA_evt_done1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn regdma_evt_done1_st_clr(&mut self) -> REGDMA_EVT_DONE1_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        REGDMA_EVT_DONE1_ST_CLR_W::new(self, 12)
    }
    ///Bit 13 - Configures whether or not to clear REGDMA_evt_done2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn regdma_evt_done2_st_clr(&mut self) -> REGDMA_EVT_DONE2_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        REGDMA_EVT_DONE2_ST_CLR_W::new(self, 13)
    }
    ///Bit 14 - Configures whether or not to clear REGDMA_evt_done3 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn regdma_evt_done3_st_clr(&mut self) -> REGDMA_EVT_DONE3_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        REGDMA_EVT_DONE3_ST_CLR_W::new(self, 14)
    }
    ///Bit 15 - Configures whether or not to clear REGDMA_evt_err0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn regdma_evt_err0_st_clr(&mut self) -> REGDMA_EVT_ERR0_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        REGDMA_EVT_ERR0_ST_CLR_W::new(self, 15)
    }
    ///Bit 16 - Configures whether or not to clear REGDMA_evt_err1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn regdma_evt_err1_st_clr(&mut self) -> REGDMA_EVT_ERR1_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        REGDMA_EVT_ERR1_ST_CLR_W::new(self, 16)
    }
    ///Bit 17 - Configures whether or not to clear REGDMA_evt_err2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn regdma_evt_err2_st_clr(&mut self) -> REGDMA_EVT_ERR2_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        REGDMA_EVT_ERR2_ST_CLR_W::new(self, 17)
    }
    ///Bit 18 - Configures whether or not to clear REGDMA_evt_err3 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn regdma_evt_err3_st_clr(&mut self) -> REGDMA_EVT_ERR3_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        REGDMA_EVT_ERR3_ST_CLR_W::new(self, 18)
    }
    ///Bit 19 - Configures whether or not to clear TMPSNSR_evt_over_limit trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn tmpsnsr_evt_over_limit_st_clr(
        &mut self,
    ) -> TMPSNSR_EVT_OVER_LIMIT_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        TMPSNSR_EVT_OVER_LIMIT_ST_CLR_W::new(self, 19)
    }
    ///Bit 20 - Configures whether or not to clear I2S0_evt_rx_done trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn i2s0_evt_rx_done_st_clr(&mut self) -> I2S0_EVT_RX_DONE_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        I2S0_EVT_RX_DONE_ST_CLR_W::new(self, 20)
    }
    ///Bit 21 - Configures whether or not to clear I2S0_evt_tx_done trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn i2s0_evt_tx_done_st_clr(&mut self) -> I2S0_EVT_TX_DONE_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        I2S0_EVT_TX_DONE_ST_CLR_W::new(self, 21)
    }
    ///Bit 22 - Configures whether or not to clear I2S0_evt_x_words_received trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn i2s0_evt_x_words_received_st_clr(
        &mut self,
    ) -> I2S0_EVT_X_WORDS_RECEIVED_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        I2S0_EVT_X_WORDS_RECEIVED_ST_CLR_W::new(self, 22)
    }
    ///Bit 23 - Configures whether or not to clear I2S0_evt_x_words_sent trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn i2s0_evt_x_words_sent_st_clr(
        &mut self,
    ) -> I2S0_EVT_X_WORDS_SENT_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        I2S0_EVT_X_WORDS_SENT_ST_CLR_W::new(self, 23)
    }
    ///Bit 24 - Configures whether or not to clear I2S1_evt_rx_done trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn i2s1_evt_rx_done_st_clr(&mut self) -> I2S1_EVT_RX_DONE_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        I2S1_EVT_RX_DONE_ST_CLR_W::new(self, 24)
    }
    ///Bit 25 - Configures whether or not to clear I2S1_evt_tx_done trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn i2s1_evt_tx_done_st_clr(&mut self) -> I2S1_EVT_TX_DONE_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        I2S1_EVT_TX_DONE_ST_CLR_W::new(self, 25)
    }
    ///Bit 26 - Configures whether or not to clear I2S1_evt_x_words_received trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn i2s1_evt_x_words_received_st_clr(
        &mut self,
    ) -> I2S1_EVT_X_WORDS_RECEIVED_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        I2S1_EVT_X_WORDS_RECEIVED_ST_CLR_W::new(self, 26)
    }
    ///Bit 27 - Configures whether or not to clear I2S1_evt_x_words_sent trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn i2s1_evt_x_words_sent_st_clr(
        &mut self,
    ) -> I2S1_EVT_X_WORDS_SENT_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        I2S1_EVT_X_WORDS_SENT_ST_CLR_W::new(self, 27)
    }
    ///Bit 28 - Configures whether or not to clear I2S2_evt_rx_done trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn i2s2_evt_rx_done_st_clr(&mut self) -> I2S2_EVT_RX_DONE_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        I2S2_EVT_RX_DONE_ST_CLR_W::new(self, 28)
    }
    ///Bit 29 - Configures whether or not to clear I2S2_evt_tx_done trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn i2s2_evt_tx_done_st_clr(&mut self) -> I2S2_EVT_TX_DONE_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        I2S2_EVT_TX_DONE_ST_CLR_W::new(self, 29)
    }
    ///Bit 30 - Configures whether or not to clear I2S2_evt_x_words_received trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn i2s2_evt_x_words_received_st_clr(
        &mut self,
    ) -> I2S2_EVT_X_WORDS_RECEIVED_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        I2S2_EVT_X_WORDS_RECEIVED_ST_CLR_W::new(self, 30)
    }
    ///Bit 31 - Configures whether or not to clear I2S2_evt_x_words_sent trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn i2s2_evt_x_words_sent_st_clr(
        &mut self,
    ) -> I2S2_EVT_X_WORDS_SENT_ST_CLR_W<EVT_ST4_CLR_SPEC> {
        I2S2_EVT_X_WORDS_SENT_ST_CLR_W::new(self, 31)
    }
}
/**Events trigger status clear register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`evt_st4_clr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct EVT_ST4_CLR_SPEC;
impl crate::RegisterSpec for EVT_ST4_CLR_SPEC {
    type Ux = u32;
}
///`write(|w| ..)` method takes [`evt_st4_clr::W`](W) writer structure
impl crate::Writable for EVT_ST4_CLR_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets EVT_ST4_CLR to value 0
impl crate::Resettable for EVT_ST4_CLR_SPEC {
    const RESET_VALUE: u32 = 0;
}
