#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Sep 13 10:32:31 2019
# Process ID: 7563
# Current directory: /home/felipe/Documents/IIC2343 Arquitectura de Computadores/Syllabus
# Command line: vivado
# Log file: /home/felipe/Documents/IIC2343 Arquitectura de Computadores/Syllabus/vivado.log
# Journal file: /home/felipe/Documents/IIC2343 Arquitectura de Computadores/Syllabus/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/felipe/Tutorial/Tutorial.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 6083.973 ; gain = 111.812 ; free physical = 728 ; free virtual = 15987
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Sep 13 10:37:06 2019] Launched synth_1...
Run output will be captured here: /home/felipe/Tutorial/Tutorial.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Archivo_simular_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Archivo_simular_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/felipe/Tutorial/Tutorial.srcs/sources_1/new/AND4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/felipe/Tutorial/Tutorial.srcs/sources_1/new/Tutorial.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tutorial
INFO: [VRFC 10-163] Analyzing VHDL file "/home/felipe/Tutorial/Tutorial.srcs/sim_1/new/Tutorial_Simulacion.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Archivo_simular_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 9c68a291a24c4d8b863d769508ab4c82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Archivo_simular_tb_behav xil_defaultlib.Archivo_simular_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 3 elements ; formal sw expects 8 [/home/felipe/Tutorial/Tutorial.srcs/sim_1/new/Tutorial_Simulacion.vhd:20]
ERROR: [VRFC 10-665] expression has 3 elements ; formal led expects 16 [/home/felipe/Tutorial/Tutorial.srcs/sim_1/new/Tutorial_Simulacion.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit archivo_simular_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Archivo_simular_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Archivo_simular_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/felipe/Tutorial/Tutorial.srcs/sim_1/new/Tutorial_Simulacion.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Archivo_simular_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 9c68a291a24c4d8b863d769508ab4c82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Archivo_simular_tb_behav xil_defaultlib.Archivo_simular_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 8 [/home/felipe/Tutorial/Tutorial.srcs/sim_1/new/Tutorial_Simulacion.vhd:29]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit archivo_simular_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Archivo_simular_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Archivo_simular_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/felipe/Tutorial/Tutorial.srcs/sim_1/new/Tutorial_Simulacion.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Archivo_simular_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 9c68a291a24c4d8b863d769508ab4c82 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Archivo_simular_tb_behav xil_defaultlib.Archivo_simular_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.AND4 [and4_default]
Compiling architecture behavioral of entity xil_defaultlib.Tutorial [tutorial_default]
Compiling architecture bench of entity xil_defaultlib.archivo_simular_tb
Built simulation snapshot Archivo_simular_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim/xsim.dir/Archivo_simular_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim/xsim.dir/Archivo_simular_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Sep 13 10:51:41 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 13 10:51:41 2019...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6221.777 ; gain = 0.000 ; free physical = 775 ; free virtual = 15768
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/felipe/Tutorial/Tutorial.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Archivo_simular_tb_behav -key {Behavioral:sim_1:Functional:Archivo_simular_tb} -tclbatch {Archivo_simular_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Archivo_simular_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Archivo_simular_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 6290.398 ; gain = 68.621 ; free physical = 700 ; free virtual = 15731
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 6306.945 ; gain = 0.871 ; free physical = 763 ; free virtual = 15252
INFO: [Common 17-344] 'close_sim' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 13 12:06:37 2019...
