Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/P6/test_isim_beh.exe -prj C:/Users/P6/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/P6/MIPS.v" into library work
Analyzing Verilog file "C:/Users/P6/test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module IM
Compiling module IF
Compiling module REG_D
Compiling module RF
Compiling module EXT
Compiling module NPC
Compiling module CMP
Compiling module ID
Compiling module REG_E
Compiling module ALU
Compiling module M_D
Compiling module EX
Compiling module REG_M
Compiling module DM
Compiling module EXT1
Compiling module MEM
Compiling module REG_W
Compiling module WB
Compiling module MIPS
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable C:/Users/P6/test_isim_beh.exe
Fuse Memory Usage: 46040 KB
Fuse CPU Usage: 1028 ms
