============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = E:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     19234
   Run Date =   Tue Aug 27 13:45:51 2024

   Run on =     ERIKPSW
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  4.047007s wall, 2.296875s user + 0.109375s system = 2.406250s CPU (59.5%)

RUN-1004 : used memory is 594 MB, reserved memory is 609 MB, peak memory is 652 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.447170s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (4.4%)

RUN-1004 : used memory is 617 MB, reserved memory is 631 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.646314s wall, 0.171875s user + 0.187500s system = 0.359375s CPU (5.4%)

RUN-1004 : used memory is 617 MB, reserved memory is 631 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.606972s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (0.9%)

RUN-1004 : used memory is 613 MB, reserved memory is 633 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.829159s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (1.8%)

RUN-1004 : used memory is 613 MB, reserved memory is 633 MB, peak memory is 652 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.527053s wall, 0.109375s user + 0.093750s system = 0.203125s CPU (3.1%)

RUN-1004 : used memory is 614 MB, reserved memory is 633 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.738723s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (3.9%)

RUN-1004 : used memory is 614 MB, reserved memory is 633 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.469929s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 556 MB, reserved memory is 634 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.685890s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 556 MB, reserved memory is 634 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.563696s wall, 0.109375s user + 0.125000s system = 0.234375s CPU (3.6%)

RUN-1004 : used memory is 569 MB, reserved memory is 633 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.765311s wall, 0.218750s user + 0.125000s system = 0.343750s CPU (5.1%)

RUN-1004 : used memory is 569 MB, reserved memory is 633 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.510942s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 574 MB, reserved memory is 640 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.772056s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 574 MB, reserved memory is 640 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.572149s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 579 MB, reserved memory is 644 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.785574s wall, 0.218750s user + 0.109375s system = 0.328125s CPU (4.8%)

RUN-1004 : used memory is 579 MB, reserved memory is 644 MB, peak memory is 652 MB
GUI-1001 : Download success!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.659825s wall, 0.093750s user + 0.125000s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 565 MB, reserved memory is 647 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.872873s wall, 0.125000s user + 0.140625s system = 0.265625s CPU (3.9%)

RUN-1004 : used memory is 565 MB, reserved memory is 647 MB, peak memory is 652 MB
GUI-1001 : Download success!
