$date
	Wed Dec 10 00:06:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jk_latch_tb $end
$var wire 1 ! Q $end
$var reg 1 " En $end
$var reg 1 # J $end
$var reg 1 $ K $end
$scope module uut $end
$var wire 1 " En $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
1"
x!
$end
#10000
1!
1#
#20000
0!
1$
0#
#30000
1!
1#
#40000
0$
0#
#50000
1$
1#
0"
#80000
