<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: L2 Cache Address Filter</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">L2 Cache Address Filter<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCycV.html">Intel Cyclone V</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCycVContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__ADDR__SPACE__MGR.html">The Address Space Manager</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac72535f2c4ed0dce395ef787a8ab47da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__L2__ADDR__FLTR.html#gac72535f2c4ed0dce395ef787a8ab47da">alt_l2_addr_filter_cfg_get</a> (uint32_t *addr_filt_start, uint32_t *addr_filt_end)</td></tr>
<tr class="separator:gac72535f2c4ed0dce395ef787a8ab47da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10c756a2e9990462a127066c015610c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__L2__ADDR__FLTR.html#gab10c756a2e9990462a127066c015610c">alt_l2_addr_filter_cfg_set</a> (uint32_t addr_filt_start, uint32_t addr_filt_end)</td></tr>
<tr class="separator:gab10c756a2e9990462a127066c015610c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The L2 cache address filter controls where physical addresses within certain ranges of the MPU address space are directed.</p>
<p>The L2 cache has master port connections to the L3 interconnect and the SDRAM controller. A programmable address filter controls which portions of the 32-bit physical address space use each master.</p>
<p>When l2 address filtering is configured and enabled, a physical address will be redirected to one master or the other based upon the address filter configuration.</p>
<p>If <b>address_filter_start</b> &lt;= <em>physical_address</em> &lt; <b>address_filter_end:</b> </p><ul>
<li>then redirect <em>physical_address</em> to AXI Master Port M1 (SDRAM controller)</li>
<li>else redirect <em>physical_address</em> to AXI Master Port M0 (L3 interconnect)</li>
</ul>
<p>See: <em>ARM DDI 0246F, CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual, Section 3.3.12 Address Filtering </em> for more information. </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="gac72535f2c4ed0dce395ef787a8ab47da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac72535f2c4ed0dce395ef787a8ab47da">&#9670;&nbsp;</a></span>alt_l2_addr_filter_cfg_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_l2_addr_filter_cfg_get </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>addr_filt_start</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>addr_filt_end</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the L2 cache address filtering configuration settings.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr_filt_start</td><td>[out] An output parameter variable for the address filtering start address for the range of physical addresses redirected to the SDRAM AXI master port. The value returned is always a 1 MiB aligned address.</td></tr>
    <tr><td class="paramname">addr_filt_end</td><td>[out] An output parameter variable for the address filtering end address for the range of physical addresses redirected to the SDRAM AXI master port. The value returned is always a 1 MiB aligned address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>An bad argument was passed. Either <em>addr_filt_start</em> or <em>addr_filt_end</em> or both are invalid addresses. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab10c756a2e9990462a127066c015610c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab10c756a2e9990462a127066c015610c">&#9670;&nbsp;</a></span>alt_l2_addr_filter_cfg_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_l2_addr_filter_cfg_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr_filt_start</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr_filt_end</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the L2 cache address filtering configuration settings.</p>
<p>Address filtering start and end values must be 1 MiB aligned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr_filt_start</td><td>The address filtering start address for the range of physical addresses redirected to the SDRAM AXI master port. Only bits [31:20] of the address are valid. Any bits outside the range [31:20] are invalid and will cause an error status to be returned.</td></tr>
    <tr><td class="paramname">addr_filt_end</td><td>The address filtering end address for the range of physical addresses redirected to the SDRAM AXI master port. Only bits [31:20] of the address are valid. Any bits outside the range [31:20] are invalid and will cause an error status to be returned.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was succesful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_ARG_RANGE</td><td>An argument violates a range constraint. One or more address arguments do not satisfy the argument constraints. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
