# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3_reset_bridge.srcs/sources_1/new/reset_bridge.vhd" \
"../../../../lab3_reset_bridge.srcs/sim_1/new/reset_bridge_tb.vhd" \

# Do not sort compile order
nosort
