{
  "Top": "fw",
  "RtlTop": "fw",
  "RtlPrefix": "",
  "RtlSubPrefix": "fw_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7v585t",
    "Package": "-ffg1761",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top fw -name fw"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fw"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "20755",
    "Latency": "20754"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fw",
    "Version": "1.0",
    "DisplayName": "Fw",
    "Revision": "2113403702",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fw_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/fw_no_taffo.c"],
    "Vhdl": [
      "impl\/vhdl\/fw_fadd_32ns_32ns_32_2_full_dsp_1.vhd",
      "impl\/vhdl\/fw_fcmp_32ns_32ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/fw_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fw_fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2.vhd",
      "impl\/vhdl\/fw_fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5.vhd",
      "impl\/vhdl\/fw_mul_5ns_5ns_8_1_1.vhd",
      "impl\/vhdl\/fw_path_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/fw_sitofp_32ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/fw_urem_5ns_4ns_3_9_1.vhd",
      "impl\/vhdl\/fw_urem_5ns_5ns_4_9_1.vhd",
      "impl\/vhdl\/fw_urem_8ns_4ns_3_12_1.vhd",
      "impl\/vhdl\/fw.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fw_fadd_32ns_32ns_32_2_full_dsp_1.v",
      "impl\/verilog\/fw_fcmp_32ns_32ns_1_1_no_dsp_1.v",
      "impl\/verilog\/fw_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fw_fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2.v",
      "impl\/verilog\/fw_fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5.v",
      "impl\/verilog\/fw_mul_5ns_5ns_8_1_1.v",
      "impl\/verilog\/fw_path_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/fw_path_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/fw_sitofp_32ns_32_2_no_dsp_1.v",
      "impl\/verilog\/fw_urem_5ns_4ns_3_9_1.v",
      "impl\/verilog\/fw_urem_5ns_5ns_4_9_1.v",
      "impl\/verilog\/fw_urem_8ns_4ns_3_12_1.v",
      "impl\/verilog\/fw.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/fw_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl",
      "impl\/misc\/fw_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl",
      "impl\/misc\/fw_sitofp_32ns_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fw.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "fw_fadd_32ns_32ns_32_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fw_fadd_32ns_32ns_32_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fw_fcmp_32ns_32ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name fw_fcmp_32ns_32ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fw_sitofp_32ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fw_sitofp_32ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fw",
      "Instances": [
        {
          "ModuleName": "fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2",
          "InstanceName": "grp_fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_14"
        },
        {
          "ModuleName": "fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5",
          "InstanceName": "grp_fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_fu_20"
        }
      ]
    },
    "Info": {
      "fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fw": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2": {
        "Latency": {
          "LatencyBest": "269",
          "LatencyAvg": "269",
          "LatencyWorst": "269",
          "PipelineII": "269",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "12.684"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_30_1_VITIS_LOOP_31_2",
            "TripCount": "256",
            "Latency": "267",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "FF": "803",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "681",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5": {
        "Latency": {
          "LatencyBest": "20482",
          "LatencyAvg": "20482",
          "LatencyWorst": "20482",
          "PipelineII": "20482",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.516"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5",
            "TripCount": "4096",
            "Latency": "20480",
            "PipelineII": "5",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "~0",
          "FF": "406",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "616",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fw": {
        "Latency": {
          "LatencyBest": "20754",
          "LatencyAvg": "20754",
          "LatencyWorst": "20754",
          "PipelineII": "20755",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.516"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "~0",
          "FF": "1215",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "1379",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-01-28 21:02:32 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
