--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml toplevel_p2xh.twx toplevel_p2xh.ncd -o toplevel_p2xh.twr
toplevel_p2xh.pcf -ucf pindefs-p2xh.ucf

Design file:              toplevel_p2xh.ncd
Physical constraint file: toplevel_p2xh.pcf
Device,package,speed:     xc3s200a,vq100,-4 (PRODUCTION 1.42 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLOCK_54 = PERIOD TIMEGRP "CLOCK_54" 54 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_54 = PERIOD TIMEGRP "CLOCK_54" 54 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.171ns (period - min period limit)
  Period: 6.173ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: Inst_ClockGen/audio_dcm_sp_inst/CLKFX
  Logical resource: Inst_ClockGen/audio_dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: Inst_ClockGen/adcm_clkfx
--------------------------------------------------------------------------------
Slack: 4.405ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: Inst_ClockGen/video_dcm_sp_inst/CLKFX
  Logical resource: Inst_ClockGen/video_dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_ClockGen/dcm_clkfx
--------------------------------------------------------------------------------
Slack: 4.405ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: Inst_ClockGen/video_dcm_sp_inst/CLKFX180
  Logical resource: Inst_ClockGen/video_dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_ClockGen/dcm_clkfx180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP 
"Inst_ClockGen_adcm_clkfx"         TS_CLOCK_54 * 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1528 paths analyzed, 423 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.092ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Audio/Inst_SPDIFEnc/shifter_0 (SLICE_X27Y9.G1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_0 (FF)
  Requirement:          6.172ns
  Data Path Delay:      6.012ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.477 - 0.557)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2 to Inst_Audio/Inst_SPDIFEnc/shifter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y5.YQ       Tcko                  0.676   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
    SLICE_X29Y8.G1       net (fanout=16)       0.857   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
    SLICE_X29Y8.Y        Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
                                                       Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o1
    SLICE_X28Y9.F3       net (fanout=5)        0.415   Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o
    SLICE_X28Y9.X        Tilo                  0.692   Inst_Audio/Inst_SPDIFEnc/shifter_6_BRB0
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT221
    SLICE_X27Y9.G1       net (fanout=8)        1.721   Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT22
    SLICE_X27Y9.CLK      Tgck                  1.003   Inst_Audio/Inst_SPDIFEnc/shifter<0>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT2632
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT263_f5
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_0
    -------------------------------------------------  ---------------------------
    Total                                      6.012ns (3.019ns logic, 2.993ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_0 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.477 - 0.557)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3 to Inst_Audio/Inst_SPDIFEnc/shifter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.XQ       Tcko                  0.591   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
    SLICE_X29Y8.G2       net (fanout=14)       0.919   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
    SLICE_X29Y8.Y        Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
                                                       Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o1
    SLICE_X28Y9.F3       net (fanout=5)        0.415   Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o
    SLICE_X28Y9.X        Tilo                  0.692   Inst_Audio/Inst_SPDIFEnc/shifter_6_BRB0
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT221
    SLICE_X27Y9.G1       net (fanout=8)        1.721   Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT22
    SLICE_X27Y9.CLK      Tgck                  1.003   Inst_Audio/Inst_SPDIFEnc/shifter<0>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT2632
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT263_f5
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_0
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (2.934ns logic, 3.055ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_0 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.912ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.477 - 0.557)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1 to Inst_Audio/Inst_SPDIFEnc/shifter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y5.XQ       Tcko                  0.631   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
    SLICE_X29Y8.G4       net (fanout=18)       0.802   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
    SLICE_X29Y8.Y        Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
                                                       Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o1
    SLICE_X28Y9.F3       net (fanout=5)        0.415   Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o
    SLICE_X28Y9.X        Tilo                  0.692   Inst_Audio/Inst_SPDIFEnc/shifter_6_BRB0
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT221
    SLICE_X27Y9.G1       net (fanout=8)        1.721   Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT22
    SLICE_X27Y9.CLK      Tgck                  1.003   Inst_Audio/Inst_SPDIFEnc/shifter<0>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT2632
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT263_f5
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_0
    -------------------------------------------------  ---------------------------
    Total                                      5.912ns (2.974ns logic, 2.938ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Audio/Inst_SPDIFEnc/shifter_14 (SLICE_X27Y17.F4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_14 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.397 - 0.557)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2 to Inst_Audio/Inst_SPDIFEnc/shifter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y5.YQ       Tcko                  0.676   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
    SLICE_X24Y11.G2      net (fanout=16)       1.222   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
    SLICE_X24Y11.Y       Tilo                  0.707   Inst_Audio/Inst_SPDIFEnc/shifter_7_BRB1
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT2111_SW0
    SLICE_X27Y17.G1      net (fanout=9)        1.838   N434
    SLICE_X27Y17.Y       Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0
    SLICE_X27Y17.F4      net (fanout=1)        0.044   Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0/O
    SLICE_X27Y17.CLK     Tfck                  0.722   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (2.753ns logic, 3.104ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_14 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.807ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.397 - 0.557)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1 to Inst_Audio/Inst_SPDIFEnc/shifter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y5.XQ       Tcko                  0.631   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
    SLICE_X24Y11.G3      net (fanout=18)       1.217   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
    SLICE_X24Y11.Y       Tilo                  0.707   Inst_Audio/Inst_SPDIFEnc/shifter_7_BRB1
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT2111_SW0
    SLICE_X27Y17.G1      net (fanout=9)        1.838   N434
    SLICE_X27Y17.Y       Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0
    SLICE_X27Y17.F4      net (fanout=1)        0.044   Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0/O
    SLICE_X27Y17.CLK     Tfck                  0.722   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.807ns (2.708ns logic, 3.099ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_14 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.729ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.397 - 0.557)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3 to Inst_Audio/Inst_SPDIFEnc/shifter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.XQ       Tcko                  0.591   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
    SLICE_X24Y11.G4      net (fanout=14)       1.179   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
    SLICE_X24Y11.Y       Tilo                  0.707   Inst_Audio/Inst_SPDIFEnc/shifter_7_BRB1
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT2111_SW0
    SLICE_X27Y17.G1      net (fanout=9)        1.838   N434
    SLICE_X27Y17.Y       Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0
    SLICE_X27Y17.F4      net (fanout=1)        0.044   Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0/O
    SLICE_X27Y17.CLK     Tfck                  0.722   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.729ns (2.668ns logic, 3.061ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Audio/Inst_SPDIFEnc/shifter_14 (SLICE_X27Y17.F1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_14 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.846ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.397 - 0.557)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2 to Inst_Audio/Inst_SPDIFEnc/shifter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y5.YQ       Tcko                  0.676   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
    SLICE_X29Y8.G1       net (fanout=16)       0.857   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
    SLICE_X29Y8.Y        Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
                                                       Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o1
    SLICE_X29Y8.F2       net (fanout=5)        0.495   Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o
    SLICE_X29Y8.X        Tilo                  0.643   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In112
    SLICE_X27Y17.F1      net (fanout=9)        1.805   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
    SLICE_X27Y17.CLK     Tfck                  0.722   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.846ns (2.689ns logic, 3.157ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_14 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.823ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.397 - 0.557)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3 to Inst_Audio/Inst_SPDIFEnc/shifter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y5.XQ       Tcko                  0.591   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
    SLICE_X29Y8.G2       net (fanout=14)       0.919   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
    SLICE_X29Y8.Y        Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
                                                       Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o1
    SLICE_X29Y8.F2       net (fanout=5)        0.495   Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o
    SLICE_X29Y8.X        Tilo                  0.643   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In112
    SLICE_X27Y17.F1      net (fanout=9)        1.805   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
    SLICE_X27Y17.CLK     Tfck                  0.722   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.823ns (2.604ns logic, 3.219ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_14 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.397 - 0.557)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1 to Inst_Audio/Inst_SPDIFEnc/shifter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y5.XQ       Tcko                  0.631   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
    SLICE_X29Y8.G4       net (fanout=18)       0.802   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
    SLICE_X29Y8.Y        Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
                                                       Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o1
    SLICE_X29Y8.F2       net (fanout=5)        0.495   Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o
    SLICE_X29Y8.X        Tilo                  0.643   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In112
    SLICE_X27Y17.F1      net (fanout=9)        1.805   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
    SLICE_X27Y17.CLK     Tfck                  0.722   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (2.644ns logic, 3.102ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP "Inst_ClockGen_adcm_clkfx"
        TS_CLOCK_54 * 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Audio/Inst_I2SDec/Left_1 (SLICE_X23Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Audio/Inst_I2SDec/shifter_1 (FF)
  Destination:          Inst_Audio/Inst_I2SDec/Left_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.267 - 0.220)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Audio/Inst_I2SDec/shifter_1 to Inst_Audio/Inst_I2SDec/Left_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y13.YQ      Tcko                  0.464   Inst_Audio/Inst_I2SDec/shifter<1>
                                                       Inst_Audio/Inst_I2SDec/shifter_1
    SLICE_X23Y12.BX      net (fanout=3)        0.376   Inst_Audio/Inst_I2SDec/shifter<1>
    SLICE_X23Y12.CLK     Tckdi       (-Th)    -0.089   Inst_Audio/Inst_I2SDec/Left<1>
                                                       Inst_Audio/Inst_I2SDec/Left_1
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.553ns logic, 0.376ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Audio/Inst_I2SDec/Left_12 (SLICE_X25Y18.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Audio/Inst_I2SDec/shifter_12 (FF)
  Destination:          Inst_Audio/Inst_I2SDec/Left_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.960ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.008 - 0.004)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Audio/Inst_I2SDec/shifter_12 to Inst_Audio/Inst_I2SDec/Left_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y16.YQ      Tcko                  0.464   Inst_Audio/Inst_I2SDec/shifter<11>
                                                       Inst_Audio/Inst_I2SDec/shifter_12
    SLICE_X25Y18.BY      net (fanout=3)        0.356   Inst_Audio/Inst_I2SDec/shifter<12>
    SLICE_X25Y18.CLK     Tckdi       (-Th)    -0.140   Inst_Audio/Inst_I2SDec/Left<12>
                                                       Inst_Audio/Inst_I2SDec/Left_12
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (0.604ns logic, 0.356ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Audio/Deglitch_AData/Output (SLICE_X26Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.981ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Audio/Deglitch_AData/syncer_3 (FF)
  Destination:          Inst_Audio/Deglitch_AData/Output (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.098ns (Levels of Logic = 0)
  Clock Path Skew:      0.117ns (0.391 - 0.274)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Audio/Deglitch_AData/syncer_3 to Inst_Audio/Deglitch_AData/Output
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y1.YQ       Tcko                  0.541   Inst_Audio/Deglitch_AData/syncer<3>
                                                       Inst_Audio/Deglitch_AData/syncer_3
    SLICE_X26Y0.BY       net (fanout=3)        0.384   Inst_Audio/Deglitch_AData/syncer<3>
    SLICE_X26Y0.CLK      Tckdi       (-Th)    -0.173   Inst_Audio/Deglitch_AData/Output
                                                       Inst_Audio/Deglitch_AData/Output
    -------------------------------------------------  ---------------------------
    Total                                      1.098ns (0.714ns logic, 0.384ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP "Inst_ClockGen_adcm_clkfx"
        TS_CLOCK_54 * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.158ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.172ns
  Low pulse: 3.086ns
  Low pulse limit: 1.007ns (Twpl)
  Physical resource: Inst_Audio/Deglitch_AData/syncer<3>/CLK
  Logical resource: Inst_Audio/Deglitch_AData/Mshreg_syncer_3/WS
  Location pin: SLICE_X24Y1.CLK
  Clock network: ClockAudio
--------------------------------------------------------------------------------
Slack: 4.158ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.172ns
  High pulse: 3.086ns
  High pulse limit: 1.007ns (Twph)
  Physical resource: Inst_Audio/Deglitch_AData/syncer<3>/CLK
  Logical resource: Inst_Audio/Deglitch_AData/Mshreg_syncer_3/WS
  Location pin: SLICE_X24Y1.CLK
  Clock network: ClockAudio
--------------------------------------------------------------------------------
Slack: 4.158ns (period - min period limit)
  Period: 6.172ns
  Min period limit: 2.014ns (496.524MHz) (Tcp)
  Physical resource: Inst_Audio/Deglitch_AData/syncer<3>/CLK
  Logical resource: Inst_Audio/Deglitch_AData/Mshreg_syncer_3/WS
  Location pin: SLICE_X24Y1.CLK
  Clock network: ClockAudio
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP 
"Inst_ClockGen_dcm_clk2x"         TS_CLOCK_54 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 349602 paths analyzed, 3416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.458ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVI/right_buffer_11 (SLICE_X25Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_I2SDec/Right_11 (FF)
  Destination:          Inst_DVI/right_buffer_11 (FF)
  Requirement:          6.173ns
  Data Path Delay:      6.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.662ns (1.833 - 1.171)
  Source Clock:         ClockAudio rising at 12.345ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_I2SDec/Right_11 to Inst_DVI/right_buffer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y15.XQ      Tcko                  0.591   Inst_Audio/Inst_I2SDec/Right<11>
                                                       Inst_Audio/Inst_I2SDec/Right_11
    SLICE_X25Y19.BX      net (fanout=2)        5.973   Inst_Audio/Inst_I2SDec/Right<11>
    SLICE_X25Y19.CLK     Tdick                 0.251   Inst_DVI/right_buffer<11>
                                                       Inst_DVI/right_buffer_11
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (0.842ns logic, 5.973ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/left_buffer_10 (SLICE_X18Y18.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_I2SDec/Left_10 (FF)
  Destination:          Inst_DVI/left_buffer_10 (FF)
  Requirement:          6.173ns
  Data Path Delay:      6.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.681ns (1.842 - 1.161)
  Source Clock:         ClockAudio rising at 12.345ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_I2SDec/Left_10 to Inst_DVI/left_buffer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.YQ      Tcko                  0.676   Inst_Audio/Inst_I2SDec/Left<10>
                                                       Inst_Audio/Inst_I2SDec/Left_10
    SLICE_X18Y18.BY      net (fanout=2)        5.234   Inst_Audio/Inst_I2SDec/Left<10>
    SLICE_X18Y18.CLK     Tdick                 0.386   Inst_DVI/left_buffer<10>
                                                       Inst_DVI/left_buffer_10
    -------------------------------------------------  ---------------------------
    Total                                      6.296ns (1.062ns logic, 5.234ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/TDMS_encoder_green/encoded_6 (SLICE_X16Y43.G1), 6074 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/green_d_0 (FF)
  Destination:          Inst_DVI/TDMS_encoder_green/encoded_6 (FF)
  Requirement:          18.518ns
  Data Path Delay:      17.857ns (Levels of Logic = 13)
  Clock Path Skew:      -0.080ns (0.594 - 0.674)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/green_d_0 to Inst_DVI/TDMS_encoder_green/encoded_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.YQ      Tcko                  0.676   Inst_DVI/green_d<0>
                                                       Inst_DVI/green_d_0
    SLICE_X6Y47.G1       net (fanout=15)       1.782   Inst_DVI/green_d<0>
    SLICE_X6Y47.Y        Tilo                  0.707   N376
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_01
    SLICE_X6Y47.F3       net (fanout=4)        0.122   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_0
    SLICE_X6Y47.X        Tilo                  0.692   N376
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33_SW0
    SLICE_X6Y48.BX       net (fanout=1)        0.502   N376
    SLICE_X6Y48.X        Tbxx                  0.860   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X9Y46.G4       net (fanout=1)        0.574   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X9Y46.Y        Tilo                  0.648   Inst_yuv_to_rgb/bout<6>
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X10Y46.G4      net (fanout=25)       0.807   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X10Y46.Y       Tilo                  0.707   Inst_yuv_to_rgb/bout<7>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_data_word31
    SLICE_X10Y47.G2      net (fanout=3)        0.510   Inst_DVI/TDMS_encoder_green/data_word<2>
    SLICE_X10Y47.Y       Tilo                  0.707   Inst_yuv_to_rgb/bout<2>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_cy<0>11
    SLICE_X10Y47.F1      net (fanout=2)        0.492   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_cy<0>
    SLICE_X10Y47.X       Tilo                  0.692   Inst_yuv_to_rgb/bout<2>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut<1>1
    SLICE_X10Y49.F1      net (fanout=2)        0.543   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut<1>
    SLICE_X10Y49.X       Tilo                  0.692   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X10Y50.G3      net (fanout=2)        0.298   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut<1>
    SLICE_X10Y50.Y       Tilo                  0.707   Inst_DVI/TDMS_encoder_green/dc_bias<0>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_xor<1>11
    SLICE_X10Y53.G4      net (fanout=8)        0.463   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_16
    SLICE_X10Y53.Y       Tilo                  0.707   Inst_DVI/TDMS_encoder_green/dc_bias_3_BRB0
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23_SW0
    SLICE_X10Y53.F3      net (fanout=1)        0.043   N446
    SLICE_X10Y53.X       Tilo                  0.692   Inst_DVI/TDMS_encoder_green/dc_bias_3_BRB0
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23
    SLICE_X15Y47.G1      net (fanout=6)        0.930   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23
    SLICE_X15Y47.Y       Tilo                  0.648   Inst_DVI/TDMS_encoder_green/encoded<9>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT111
    SLICE_X16Y43.G1      net (fanout=8)        0.839   Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT11
    SLICE_X16Y43.CLK     Tgck                  0.817   Inst_DVI/TDMS_encoder_green/encoded<4>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT71
                                                       Inst_DVI/TDMS_encoder_green/encoded_6
    -------------------------------------------------  ---------------------------
    Total                                     17.857ns (9.952ns logic, 7.905ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/green_d_0 (FF)
  Destination:          Inst_DVI/TDMS_encoder_green/encoded_6 (FF)
  Requirement:          18.518ns
  Data Path Delay:      17.688ns (Levels of Logic = 13)
  Clock Path Skew:      -0.080ns (0.594 - 0.674)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/green_d_0 to Inst_DVI/TDMS_encoder_green/encoded_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.YQ      Tcko                  0.676   Inst_DVI/green_d<0>
                                                       Inst_DVI/green_d_0
    SLICE_X6Y47.G1       net (fanout=15)       1.782   Inst_DVI/green_d<0>
    SLICE_X6Y47.Y        Tilo                  0.707   N376
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_01
    SLICE_X6Y47.F3       net (fanout=4)        0.122   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_0
    SLICE_X6Y47.X        Tilo                  0.692   N376
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33_SW0
    SLICE_X6Y48.BX       net (fanout=1)        0.502   N376
    SLICE_X6Y48.X        Tbxx                  0.860   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X9Y46.G4       net (fanout=1)        0.574   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X9Y46.Y        Tilo                  0.648   Inst_yuv_to_rgb/bout<6>
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X10Y46.G4      net (fanout=25)       0.807   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X10Y46.Y       Tilo                  0.707   Inst_yuv_to_rgb/bout<7>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_data_word31
    SLICE_X10Y46.F2      net (fanout=3)        0.463   Inst_DVI/TDMS_encoder_green/data_word<2>
    SLICE_X10Y46.X       Tilo                  0.692   Inst_yuv_to_rgb/bout<7>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_xor<0>11
    SLICE_X10Y49.G3      net (fanout=3)        0.481   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_03
    SLICE_X10Y49.Y       Tilo                  0.707   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X10Y49.F2      net (fanout=5)        0.432   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X10Y49.X       Tilo                  0.692   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X10Y50.G3      net (fanout=2)        0.298   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut<1>
    SLICE_X10Y50.Y       Tilo                  0.707   Inst_DVI/TDMS_encoder_green/dc_bias<0>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_xor<1>11
    SLICE_X10Y53.G4      net (fanout=8)        0.463   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_16
    SLICE_X10Y53.Y       Tilo                  0.707   Inst_DVI/TDMS_encoder_green/dc_bias_3_BRB0
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23_SW0
    SLICE_X10Y53.F3      net (fanout=1)        0.043   N446
    SLICE_X10Y53.X       Tilo                  0.692   Inst_DVI/TDMS_encoder_green/dc_bias_3_BRB0
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23
    SLICE_X15Y47.G1      net (fanout=6)        0.930   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23
    SLICE_X15Y47.Y       Tilo                  0.648   Inst_DVI/TDMS_encoder_green/encoded<9>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT111
    SLICE_X16Y43.G1      net (fanout=8)        0.839   Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT11
    SLICE_X16Y43.CLK     Tgck                  0.817   Inst_DVI/TDMS_encoder_green/encoded<4>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT71
                                                       Inst_DVI/TDMS_encoder_green/encoded_6
    -------------------------------------------------  ---------------------------
    Total                                     17.688ns (9.952ns logic, 7.736ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/green_d_0 (FF)
  Destination:          Inst_DVI/TDMS_encoder_green/encoded_6 (FF)
  Requirement:          18.518ns
  Data Path Delay:      17.191ns (Levels of Logic = 12)
  Clock Path Skew:      -0.080ns (0.594 - 0.674)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/green_d_0 to Inst_DVI/TDMS_encoder_green/encoded_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.YQ      Tcko                  0.676   Inst_DVI/green_d<0>
                                                       Inst_DVI/green_d_0
    SLICE_X6Y47.G1       net (fanout=15)       1.782   Inst_DVI/green_d<0>
    SLICE_X6Y47.Y        Tilo                  0.707   N376
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_01
    SLICE_X6Y47.F3       net (fanout=4)        0.122   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_0
    SLICE_X6Y47.X        Tilo                  0.692   N376
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33_SW0
    SLICE_X6Y48.BX       net (fanout=1)        0.502   N376
    SLICE_X6Y48.X        Tbxx                  0.860   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X9Y46.G4       net (fanout=1)        0.574   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X9Y46.Y        Tilo                  0.648   Inst_yuv_to_rgb/bout<6>
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X10Y48.BX      net (fanout=25)       0.714   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X10Y48.X       Tbxx                  0.860   Inst_DVI/TDMS_encoder_green/Mmux_data_word4_f5
                                                       Inst_DVI/TDMS_encoder_green/Mmux_data_word4_f5
    SLICE_X10Y47.F4      net (fanout=4)        0.983   Inst_DVI/TDMS_encoder_green/Mmux_data_word4_f5
    SLICE_X10Y47.X       Tilo                  0.692   Inst_yuv_to_rgb/bout<2>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut<1>1
    SLICE_X10Y49.F1      net (fanout=2)        0.543   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut<1>
    SLICE_X10Y49.X       Tilo                  0.692   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X10Y50.G3      net (fanout=2)        0.298   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut<1>
    SLICE_X10Y50.Y       Tilo                  0.707   Inst_DVI/TDMS_encoder_green/dc_bias<0>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_xor<1>11
    SLICE_X10Y53.G4      net (fanout=8)        0.463   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_16
    SLICE_X10Y53.Y       Tilo                  0.707   Inst_DVI/TDMS_encoder_green/dc_bias_3_BRB0
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23_SW0
    SLICE_X10Y53.F3      net (fanout=1)        0.043   N446
    SLICE_X10Y53.X       Tilo                  0.692   Inst_DVI/TDMS_encoder_green/dc_bias_3_BRB0
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23
    SLICE_X15Y47.G1      net (fanout=6)        0.930   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23
    SLICE_X15Y47.Y       Tilo                  0.648   Inst_DVI/TDMS_encoder_green/encoded<9>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT111
    SLICE_X16Y43.G1      net (fanout=8)        0.839   Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT11
    SLICE_X16Y43.CLK     Tgck                  0.817   Inst_DVI/TDMS_encoder_green/encoded<4>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT71
                                                       Inst_DVI/TDMS_encoder_green/encoded_6
    -------------------------------------------------  ---------------------------
    Total                                     17.191ns (9.398ns logic, 7.793ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP "Inst_ClockGen_dcm_clk2x"
        TS_CLOCK_54 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVI/right_buffer_3 (SLICE_X24Y18.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Audio/Inst_I2SDec/Right_3 (FF)
  Destination:          Inst_DVI/right_buffer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.424ns (Levels of Logic = 0)
  Clock Path Skew:      1.317ns (2.338 - 1.021)
  Source Clock:         ClockAudio rising at 18.518ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Audio/Inst_I2SDec/Right_3 to Inst_DVI/right_buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y12.YQ      Tcko                  0.464   Inst_Audio/Inst_I2SDec/Right<15>
                                                       Inst_Audio/Inst_I2SDec/Right_3
    SLICE_X24Y18.BY      net (fanout=2)        0.787   Inst_Audio/Inst_I2SDec/Right<3>
    SLICE_X24Y18.CLK     Tckdi       (-Th)    -0.173   Inst_DVI/right_buffer<3>
                                                       Inst_DVI/right_buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.637ns logic, 0.787ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/left_buffer_5 (SLICE_X15Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Audio/Inst_I2SDec/Left_5 (FF)
  Destination:          Inst_DVI/left_buffer_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.467ns (Levels of Logic = 0)
  Clock Path Skew:      1.345ns (2.355 - 1.010)
  Source Clock:         ClockAudio rising at 18.518ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Audio/Inst_I2SDec/Left_5 to Inst_DVI/left_buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y13.XQ      Tcko                  0.505   Inst_Audio/Inst_I2SDec/Left<5>
                                                       Inst_Audio/Inst_I2SDec/Left_5
    SLICE_X15Y19.BY      net (fanout=2)        0.822   Inst_Audio/Inst_I2SDec/Left<5>
    SLICE_X15Y19.CLK     Tckdi       (-Th)    -0.140   Inst_DVI/left_buffer<5>
                                                       Inst_DVI/left_buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.645ns logic, 0.822ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/right_buffer_14 (SLICE_X27Y24.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Audio/Inst_I2SDec/Right_14 (FF)
  Destination:          Inst_DVI/right_buffer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.478ns (Levels of Logic = 0)
  Clock Path Skew:      1.350ns (2.362 - 1.012)
  Source Clock:         ClockAudio rising at 18.518ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Audio/Inst_I2SDec/Right_14 to Inst_DVI/right_buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y20.YQ      Tcko                  0.541   Inst_Audio/Inst_I2SDec/Right<14>
                                                       Inst_Audio/Inst_I2SDec/Right_14
    SLICE_X27Y24.BY      net (fanout=2)        0.797   Inst_Audio/Inst_I2SDec/Right<14>
    SLICE_X27Y24.CLK     Tckdi       (-Th)    -0.140   Inst_DVI/right_buffer<14>
                                                       Inst_DVI/right_buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.681ns logic, 0.797ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP "Inst_ClockGen_dcm_clk2x"
        TS_CLOCK_54 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.342ns (period - min period limit)
  Period: 18.518ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKA)
  Physical resource: Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT/CLKA
  Logical resource: Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clock54M
--------------------------------------------------------------------------------
Slack: 15.342ns (period - min period limit)
  Period: 18.518ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKA)
  Physical resource: Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT/CLKA
  Logical resource: Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: Clock54M
--------------------------------------------------------------------------------
Slack: 16.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 18.518ns
  Low pulse: 9.259ns
  Low pulse limit: 1.007ns (Twpl)
  Physical resource: Inst_DVI/Mshreg_channel_status_0_1/CLK
  Logical resource: Inst_DVI/Mshreg_channel_status_0_1/WS
  Location pin: SLICE_X24Y19.CLK
  Clock network: Clock54M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP 
"Inst_ClockGen_dcm_clkfx"         TS_CLOCK_54 * 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 184 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.288ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVI/shift_red_0 (SLICE_X12Y48.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/latched_red_0 (FF)
  Destination:          Inst_DVI/shift_red_0 (FF)
  Requirement:          3.704ns
  Data Path Delay:      2.453ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns (1.352 - 1.605)
  Source Clock:         Clock54M rising at 18.518ns
  Destination Clock:    DVIClockP rising at 22.222ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/latched_red_0 to Inst_DVI/shift_red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.YQ      Tcko                  0.676   Inst_DVI/latched_red<0>
                                                       Inst_DVI/latched_red_0
    SLICE_X12Y48.G3      net (fanout=1)        0.960   Inst_DVI/latched_red<0>
    SLICE_X12Y48.CLK     Tgck                  0.817   Inst_DVI/shift_red<0>
                                                       Inst_DVI/Mmux_GND_9_o_latched_red[9]_mux_261_OUT11
                                                       Inst_DVI/shift_red_0
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.493ns logic, 0.960ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/shift_green_1 (SLICE_X18Y54.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/latched_green_1 (FF)
  Destination:          Inst_DVI/shift_green_1 (FF)
  Requirement:          3.704ns
  Data Path Delay:      2.441ns (Levels of Logic = 1)
  Clock Path Skew:      -0.177ns (1.362 - 1.539)
  Source Clock:         Clock54M rising at 18.518ns
  Destination Clock:    DVIClockP rising at 22.222ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/latched_green_1 to Inst_DVI/shift_green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.YQ      Tcko                  0.580   Inst_DVI/latched_green<1>
                                                       Inst_DVI/latched_green_1
    SLICE_X18Y54.F1      net (fanout=1)        1.059   Inst_DVI/latched_green<1>
    SLICE_X18Y54.CLK     Tfck                  0.802   Inst_DVI/shift_green<1>
                                                       Inst_DVI/Mmux_GND_9_o_latched_green[9]_mux_262_OUT21
                                                       Inst_DVI/shift_green_1
    -------------------------------------------------  ---------------------------
    Total                                      2.441ns (1.382ns logic, 1.059ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/shift_red_1 (SLICE_X11Y48.F2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/shift_clock_5 (FF)
  Destination:          Inst_DVI/shift_red_1 (FF)
  Requirement:          7.407ns
  Data Path Delay:      6.167ns (Levels of Logic = 3)
  Clock Path Skew:      -0.121ns (0.539 - 0.660)
  Source Clock:         DVIClockP rising at 0.000ns
  Destination Clock:    DVIClockP rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/shift_clock_5 to Inst_DVI/shift_red_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.YQ      Tcko                  0.580   Inst_DVI/shift_clock<5>
                                                       Inst_DVI/shift_clock_5
    SLICE_X27Y60.F3      net (fanout=2)        0.897   Inst_DVI/shift_clock<5>
    SLICE_X27Y60.X       Tilo                  0.643   Inst_DVI/shift_clock<5>
                                                       Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o<9>8
    SLICE_X18Y54.G1      net (fanout=1)        1.300   Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o<9>8
    SLICE_X18Y54.Y       Tilo                  0.707   Inst_DVI/shift_green<1>
                                                       Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o<9>20
    SLICE_X11Y48.F2      net (fanout=6)        1.318   Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o<9>20
    SLICE_X11Y48.CLK     Tfck                  0.722   Inst_DVI/shift_red<1>
                                                       Inst_DVI/Mmux_GND_9_o_latched_red[9]_mux_261_OUT21
                                                       Inst_DVI/shift_red_1
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (2.652ns logic, 3.515ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/shift_clock_3 (FF)
  Destination:          Inst_DVI/shift_red_1 (FF)
  Requirement:          7.407ns
  Data Path Delay:      5.849ns (Levels of Logic = 3)
  Clock Path Skew:      -0.121ns (0.539 - 0.660)
  Source Clock:         DVIClockP rising at 0.000ns
  Destination Clock:    DVIClockP rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/shift_clock_3 to Inst_DVI/shift_red_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.YQ      Tcko                  0.580   Inst_DVI/shift_clock<3>
                                                       Inst_DVI/shift_clock_3
    SLICE_X27Y60.F1      net (fanout=2)        0.579   Inst_DVI/shift_clock<3>
    SLICE_X27Y60.X       Tilo                  0.643   Inst_DVI/shift_clock<5>
                                                       Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o<9>8
    SLICE_X18Y54.G1      net (fanout=1)        1.300   Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o<9>8
    SLICE_X18Y54.Y       Tilo                  0.707   Inst_DVI/shift_green<1>
                                                       Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o<9>20
    SLICE_X11Y48.F2      net (fanout=6)        1.318   Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o<9>20
    SLICE_X11Y48.CLK     Tfck                  0.722   Inst_DVI/shift_red<1>
                                                       Inst_DVI/Mmux_GND_9_o_latched_red[9]_mux_261_OUT21
                                                       Inst_DVI/shift_red_1
    -------------------------------------------------  ---------------------------
    Total                                      5.849ns (2.652ns logic, 3.197ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/shift_clock_2 (FF)
  Destination:          Inst_DVI/shift_red_1 (FF)
  Requirement:          7.407ns
  Data Path Delay:      5.776ns (Levels of Logic = 3)
  Clock Path Skew:      -0.121ns (0.539 - 0.660)
  Source Clock:         DVIClockP rising at 0.000ns
  Destination Clock:    DVIClockP rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/shift_clock_2 to Inst_DVI/shift_red_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.YQ      Tcko                  0.676   Inst_DVI/shift_clock<2>
                                                       Inst_DVI/shift_clock_2
    SLICE_X27Y60.F4      net (fanout=2)        0.410   Inst_DVI/shift_clock<2>
    SLICE_X27Y60.X       Tilo                  0.643   Inst_DVI/shift_clock<5>
                                                       Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o<9>8
    SLICE_X18Y54.G1      net (fanout=1)        1.300   Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o<9>8
    SLICE_X18Y54.Y       Tilo                  0.707   Inst_DVI/shift_green<1>
                                                       Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o<9>20
    SLICE_X11Y48.F2      net (fanout=6)        1.318   Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o<9>20
    SLICE_X11Y48.CLK     Tfck                  0.722   Inst_DVI/shift_red<1>
                                                       Inst_DVI/Mmux_GND_9_o_latched_red[9]_mux_261_OUT21
                                                       Inst_DVI/shift_red_1
    -------------------------------------------------  ---------------------------
    Total                                      5.776ns (2.748ns logic, 3.028ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP "Inst_ClockGen_dcm_clkfx"
        TS_CLOCK_54 * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVI/shift_clock_4 (SLICE_X25Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVI/shift_clock_6 (FF)
  Destination:          Inst_DVI/shift_clock_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DVIClockP rising at 7.407ns
  Destination Clock:    DVIClockP rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_DVI/shift_clock_6 to Inst_DVI/shift_clock_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.YQ      Tcko                  0.464   Inst_DVI/shift_clock<4>
                                                       Inst_DVI/shift_clock_6
    SLICE_X25Y61.BX      net (fanout=2)        0.358   Inst_DVI/shift_clock<6>
    SLICE_X25Y61.CLK     Tckdi       (-Th)    -0.089   Inst_DVI/shift_clock<4>
                                                       Inst_DVI/shift_clock_4
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.553ns logic, 0.358ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0 (P84.O1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.942ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVI/shift_blue_1 (FF)
  Destination:          Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.275 - 0.218)
  Source Clock:         DVIClockP rising at 7.407ns
  Destination Clock:    DVIClockP rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_DVI/shift_blue_1 to Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y52.YQ      Tcko                  0.464   Inst_DVI/shift_blue<1>
                                                       Inst_DVI/shift_blue_1
    P84.O1               net (fanout=1)        0.547   Inst_DVI/shift_blue<1>
    P84.OTCLK1           Tiocko      (-Th)     0.012   DVI_Blue<1>
                                                       Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.452ns logic, 0.547ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/shift_clock_2 (SLICE_X26Y60.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.992ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVI/shift_clock_4 (FF)
  Destination:          Inst_DVI/shift_clock_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.030ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.268 - 0.230)
  Source Clock:         DVIClockP rising at 7.407ns
  Destination Clock:    DVIClockP rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_DVI/shift_clock_4 to Inst_DVI/shift_clock_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.XQ      Tcko                  0.473   Inst_DVI/shift_clock<4>
                                                       Inst_DVI/shift_clock_4
    SLICE_X26Y60.BY      net (fanout=2)        0.384   Inst_DVI/shift_clock<4>
    SLICE_X26Y60.CLK     Tckdi       (-Th)    -0.173   Inst_DVI/shift_clock<2>
                                                       Inst_DVI/shift_clock_2
    -------------------------------------------------  ---------------------------
    Total                                      1.030ns (0.646ns logic, 0.384ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP "Inst_ClockGen_dcm_clkfx"
        TS_CLOCK_54 * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.805ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.407ns
  Low pulse: 3.703ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: Inst_DVI/shift_blue_4_BRB1/CLK
  Logical resource: Inst_DVI/shift_blue_4_BRB1/CK
  Location pin: SLICE_X20Y50.CLK
  Clock network: DVIClockP
--------------------------------------------------------------------------------
Slack: 5.805ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.407ns
  High pulse: 3.703ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: Inst_DVI/shift_blue_4_BRB1/CLK
  Logical resource: Inst_DVI/shift_blue_4_BRB1/CK
  Location pin: SLICE_X20Y50.CLK
  Clock network: DVIClockP
--------------------------------------------------------------------------------
Slack: 5.805ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.407ns
  Low pulse: 3.703ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: Inst_DVI/shift_green<1>/CLK
  Logical resource: Inst_DVI/shift_green_1/CK
  Location pin: SLICE_X18Y54.CLK
  Clock network: DVIClockP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP 
"Inst_ClockGen_dcm_clkfx180"         TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.828ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1 (P83.ODDRIN2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0 (FF)
  Destination:          Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1 (FF)
  Requirement:          3.703ns
  Data Path Delay:      1.617ns (Levels of Logic = 0)
  Clock Path Skew:      -0.297ns (1.333 - 1.630)
  Source Clock:         DVIClockP rising at 0.000ns
  Destination Clock:    DVIClockN rising at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0 to Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.ODDROUT1         Tiockddr              1.017   DVI_Blue<1>
                                                       Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0
    P83.ODDRIN2          net (fanout=1)        0.050   Inst_DVI/ODDR2_blue/ODDR2D1IN.Q
    P83.OTCLK2           Tioddrck              0.550   DVI_Blue<0>
                                                       Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (1.567ns logic, 0.050ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1 (P88.ODDRIN2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0 (FF)
  Destination:          Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1 (FF)
  Requirement:          3.703ns
  Data Path Delay:      1.617ns (Levels of Logic = 0)
  Clock Path Skew:      -0.293ns (1.334 - 1.627)
  Source Clock:         DVIClockP rising at 0.000ns
  Destination Clock:    DVIClockN rising at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0 to Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P89.ODDROUT1         Tiockddr              1.017   DVI_Green<1>
                                                       Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0
    P88.ODDRIN2          net (fanout=1)        0.050   Inst_DVI/ODDR2_green/ODDR2D1IN.Q
    P88.OTCLK2           Tioddrck              0.550   DVI_Green<0>
                                                       Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (1.567ns logic, 0.050ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1 (P77.ODDRIN2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0 (FF)
  Destination:          Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1 (FF)
  Requirement:          3.703ns
  Data Path Delay:      1.617ns (Levels of Logic = 0)
  Clock Path Skew:      -0.292ns (1.337 - 1.629)
  Source Clock:         DVIClockP rising at 0.000ns
  Destination Clock:    DVIClockN rising at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0 to Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.ODDROUT1         Tiockddr              1.017   DVI_Clock<1>
                                                       Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0
    P77.ODDRIN2          net (fanout=1)        0.050   Inst_DVI/ODDR2_clock/ODDR2D1IN.Q
    P77.OTCLK2           Tioddrck              0.550   DVI_Clock<0>
                                                       Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (1.567ns logic, 0.050ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP "Inst_ClockGen_dcm_clkfx180"
        TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1 (P93.ODDRIN2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0 (FF)
  Destination:          Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1 (FF)
  Requirement:          3.704ns
  Data Path Delay:      0.689ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (1.558 - 1.349)
  Source Clock:         DVIClockP rising at 7.407ns
  Destination Clock:    DVIClockN rising at 3.703ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0 to Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P94.ODDROUT1         Tiockddr              0.814   DVI_Red<1>
                                                       Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0
    P93.ODDRIN2          net (fanout=1)        0.040   Inst_DVI/ODDR2_red/ODDR2D1IN.Q
    P93.OTCLK2           Tiockddr    (-Th)     0.165   DVI_Red<0>
                                                       Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.649ns logic, 0.040ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1 (P77.ODDRIN2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0 (FF)
  Destination:          Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1 (FF)
  Requirement:          3.704ns
  Data Path Delay:      0.689ns (Levels of Logic = 0)
  Clock Path Skew:      0.205ns (1.581 - 1.376)
  Source Clock:         DVIClockP rising at 7.407ns
  Destination Clock:    DVIClockN rising at 3.703ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0 to Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.ODDROUT1         Tiockddr              0.814   DVI_Clock<1>
                                                       Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0
    P77.ODDRIN2          net (fanout=1)        0.040   Inst_DVI/ODDR2_clock/ODDR2D1IN.Q
    P77.OTCLK2           Tiockddr    (-Th)     0.165   DVI_Clock<0>
                                                       Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.649ns logic, 0.040ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1 (P88.ODDRIN2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0 (FF)
  Destination:          Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1 (FF)
  Requirement:          3.704ns
  Data Path Delay:      0.689ns (Levels of Logic = 0)
  Clock Path Skew:      0.204ns (1.578 - 1.374)
  Source Clock:         DVIClockP rising at 7.407ns
  Destination Clock:    DVIClockN rising at 3.703ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0 to Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P89.ODDROUT1         Tiockddr              0.814   DVI_Green<1>
                                                       Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0
    P88.ODDRIN2          net (fanout=1)        0.040   Inst_DVI/ODDR2_green/ODDR2D1IN.Q
    P88.OTCLK2           Tiockddr    (-Th)     0.165   DVI_Green<0>
                                                       Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.649ns logic, 0.040ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP "Inst_ClockGen_dcm_clkfx180"
        TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.925ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.407ns
  Low pulse: 3.703ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: DVI_Clock<0>/OTCLK2
  Logical resource: Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1/CK
  Location pin: P77.OTCLK2
  Clock network: DVIClockN
--------------------------------------------------------------------------------
Slack: 5.925ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.407ns
  High pulse: 3.703ns
  High pulse limit: 0.741ns (Twc)
  Physical resource: DVI_Clock<0>/OTCLK2
  Logical resource: Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1/CK
  Location pin: P77.OTCLK2
  Clock network: DVIClockN
--------------------------------------------------------------------------------
Slack: 5.925ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.407ns
  Low pulse: 3.703ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: DVI_Green<0>/OTCLK2
  Logical resource: Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1/CK
  Location pin: P88.OTCLK2
  Clock network: DVIClockN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<7>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.866ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_7 (P16.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.134ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<7> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_7 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 0)
  Clock Path Delay:     3.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<7> to Inst_GCVideo/current_cbcr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.ICLK1            Tiopickd              4.730   VData<7>
                                                       VData<7>
                                                       VData_7_IBUF
                                                       VData<7>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (4.730ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_cbcr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P16.ICLK1            net (fanout=674)      0.854   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (0.003ns logic, 3.861ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.181ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<7> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.814ns (Levels of Logic = 3)
  Clock Path Delay:     3.995ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<7> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.I                Tiopi                 1.384   VData<7>
                                                       VData<7>
                                                       VData_7_IBUF
                                                       VData<7>.DELAY_ADJ
    SLICE_X1Y28.F3       net (fanout=2)        0.310   VData_7_IBUF
    SLICE_X1Y28.X        Tilo                  0.643   Inst_422_to_444/current_cr<0>
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y36.F1       net (fanout=1)        0.675   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y36.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (2.829ns logic, 0.985ns route)
                                                       (74.2% logic, 25.8% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      0.985   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.003ns logic, 3.992ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0 (SLICE_X0Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.987ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<7> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      1.967ns (Levels of Logic = 2)
  Clock Path Delay:     3.954ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<7> to Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.I                Tiopi                 1.384   VData<7>
                                                       VData<7>
                                                       VData_7_IBUF
                                                       VData<7>.DELAY_ADJ
    SLICE_X0Y29.BY       net (fanout=2)        0.408   VData_7_IBUF
    SLICE_X0Y29.CLK      Tds                   0.175   Inst_GCVideo/Video_PixelY_7_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (1.559ns logic, 0.408ns route)
                                                       (79.3% logic, 20.7% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y29.CLK      net (fanout=674)      0.944   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (0.003ns logic, 3.951ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<7>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0 (SLICE_X0Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.566ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<7> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.414ns (Levels of Logic = 2)
  Clock Path Delay:     4.848ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<7> to Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.I                Tiopi                 1.214   VData<7>
                                                       VData<7>
                                                       VData_7_IBUF
                                                       VData<7>.DELAY_ADJ
    SLICE_X0Y29.BY       net (fanout=2)        0.326   VData_7_IBUF
    SLICE_X0Y29.CLK      Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_7_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (1.088ns logic, 0.326ns route)
                                                       (76.9% logic, 23.1% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y29.CLK      net (fanout=674)      1.110   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (-0.021ns logic, 4.869ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.124ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<7> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.021ns (Levels of Logic = 3)
  Clock Path Delay:     4.897ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<7> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.I                Tiopi                 1.214   VData<7>
                                                       VData<7>
                                                       VData_7_IBUF
                                                       VData<7>.DELAY_ADJ
    SLICE_X1Y28.F3       net (fanout=2)        0.248   VData_7_IBUF
    SLICE_X1Y28.X        Tilo                  0.514   Inst_422_to_444/current_cr<0>
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y36.F1       net (fanout=1)        0.540   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y36.CLK      Tckf        (-Th)    -0.505   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (2.233ns logic, 0.788ns route)
                                                       (73.9% logic, 26.1% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      1.159   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (-0.021ns logic, 4.918ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_7 (P16.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.453ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<7> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_7 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 0)
  Clock Path Delay:     4.743ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<7> to Inst_GCVideo/current_cbcr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.ICLK1            Tioickpd    (-Th)    -3.196   VData<7>
                                                       VData<7>
                                                       VData_7_IBUF
                                                       VData<7>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (3.196ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P16.ICLK1            net (fanout=674)      1.005   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (-0.021ns logic, 4.764ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<6>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.866ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_6 (P15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.134ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<6> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_6 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 0)
  Clock Path Delay:     3.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<6> to Inst_GCVideo/current_cbcr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.ICLK1            Tiopickd              4.730   VData<6>
                                                       VData<6>
                                                       VData_6_IBUF
                                                       VData<6>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_6
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (4.730ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_cbcr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P15.ICLK1            net (fanout=674)      0.854   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (0.003ns logic, 3.861ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.035ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<6> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 3)
  Clock Path Delay:     3.995ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<6> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.I                Tiopi                 1.384   VData<6>
                                                       VData<6>
                                                       VData_6_IBUF
                                                       VData<6>.DELAY_ADJ
    SLICE_X1Y28.F1       net (fanout=2)        0.456   VData_6_IBUF
    SLICE_X1Y28.X        Tilo                  0.643   Inst_422_to_444/current_cr<0>
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y36.F1       net (fanout=1)        0.675   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y36.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (2.829ns logic, 1.131ns route)
                                                       (71.4% logic, 28.6% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      0.985   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.003ns logic, 3.992ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0 (SLICE_X0Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.424ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<6> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.518ns (Levels of Logic = 2)
  Clock Path Delay:     3.942ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<6> to Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.I                Tiopi                 1.384   VData<6>
                                                       VData<6>
                                                       VData_6_IBUF
                                                       VData<6>.DELAY_ADJ
    SLICE_X0Y26.BY       net (fanout=2)        0.959   VData_6_IBUF
    SLICE_X0Y26.CLK      Tds                   0.175   Inst_GCVideo/Video_PixelY_6_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.518ns (1.559ns logic, 0.959ns route)
                                                       (61.9% logic, 38.1% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y26.CLK      net (fanout=674)      0.932   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.942ns (0.003ns logic, 3.939ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<6>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0 (SLICE_X0Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.021ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<6> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.855ns (Levels of Logic = 2)
  Clock Path Delay:     4.834ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<6> to Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.I                Tiopi                 1.214   VData<6>
                                                       VData<6>
                                                       VData_6_IBUF
                                                       VData<6>.DELAY_ADJ
    SLICE_X0Y26.BY       net (fanout=2)        0.767   VData_6_IBUF
    SLICE_X0Y26.CLK      Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_6_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      1.855ns (1.088ns logic, 0.767ns route)
                                                       (58.7% logic, 41.3% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y26.CLK      net (fanout=674)      1.096   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (-0.021ns logic, 4.855ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.241ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<6> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.138ns (Levels of Logic = 3)
  Clock Path Delay:     4.897ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<6> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.I                Tiopi                 1.214   VData<6>
                                                       VData<6>
                                                       VData_6_IBUF
                                                       VData<6>.DELAY_ADJ
    SLICE_X1Y28.F1       net (fanout=2)        0.365   VData_6_IBUF
    SLICE_X1Y28.X        Tilo                  0.514   Inst_422_to_444/current_cr<0>
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y36.F1       net (fanout=1)        0.540   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y36.CLK      Tckf        (-Th)    -0.505   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (2.233ns logic, 0.905ns route)
                                                       (71.2% logic, 28.8% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      1.159   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (-0.021ns logic, 4.918ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_6 (P15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.453ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<6> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_6 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 0)
  Clock Path Delay:     4.743ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<6> to Inst_GCVideo/current_cbcr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.ICLK1            Tioickpd    (-Th)    -3.196   VData<6>
                                                       VData<6>
                                                       VData_6_IBUF
                                                       VData<6>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (3.196ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P15.ICLK1            net (fanout=674)      1.005   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (-0.021ns logic, 4.764ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<5>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.851ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_5 (P13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.149ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<5> (PAD)
  Destination:          Inst_GCVideo/current_flags_5 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 0)
  Clock Path Delay:     3.879ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<5> to Inst_GCVideo/current_flags_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.ICLK1            Tiopickd              4.730   VData<5>
                                                       VData<5>
                                                       VData_5_IBUF
                                                       VData<5>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_5
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (4.730ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_flags_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P13.ICLK1            net (fanout=674)      0.869   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (0.003ns logic, 3.876ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.595ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<5> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.400ns (Levels of Logic = 3)
  Clock Path Delay:     3.995ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<5> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.I                Tiopi                 1.384   VData<5>
                                                       VData<5>
                                                       VData_5_IBUF
                                                       VData<5>.DELAY_ADJ
    SLICE_X1Y28.F4       net (fanout=3)        0.896   VData_5_IBUF
    SLICE_X1Y28.X        Tilo                  0.643   Inst_422_to_444/current_cr<0>
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y36.F1       net (fanout=1)        0.675   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y36.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      4.400ns (2.829ns logic, 1.571ns route)
                                                       (64.3% logic, 35.7% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      0.985   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.003ns logic, 3.992ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0 (SLICE_X2Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.866ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<5> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.077ns (Levels of Logic = 2)
  Clock Path Delay:     3.943ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<5> to Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.I                Tiopi                 1.384   VData<5>
                                                       VData<5>
                                                       VData_5_IBUF
                                                       VData<5>.DELAY_ADJ
    SLICE_X2Y26.BY       net (fanout=3)        1.518   VData_5_IBUF
    SLICE_X2Y26.CLK      Tds                   0.175   Inst_GCVideo/Video_PixelY_5_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      3.077ns (1.559ns logic, 1.518ns route)
                                                       (50.7% logic, 49.3% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X2Y26.CLK      net (fanout=674)      0.933   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.943ns (0.003ns logic, 3.940ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<5>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_5 (SLICE_X1Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.998ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<5> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_5 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.910ns (Levels of Logic = 1)
  Clock Path Delay:     4.912ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<5> to Inst_GCVideo/current_cbcr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.I                Tiopi                 1.214   VData<5>
                                                       VData<5>
                                                       VData_5_IBUF
                                                       VData<5>.DELAY_ADJ
    SLICE_X1Y35.BY       net (fanout=3)        0.556   VData_5_IBUF
    SLICE_X1Y35.CLK      Tckdi       (-Th)    -0.140   Inst_GCVideo/current_cbcr<5>
                                                       Inst_GCVideo/current_cbcr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (1.354ns logic, 0.556ns route)
                                                       (70.9% logic, 29.1% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X1Y35.CLK      net (fanout=674)      1.174   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.912ns (-0.021ns logic, 4.933ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0 (SLICE_X2Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.467ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<5> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 2)
  Clock Path Delay:     4.835ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<5> to Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.I                Tiopi                 1.214   VData<5>
                                                       VData<5>
                                                       VData_5_IBUF
                                                       VData<5>.DELAY_ADJ
    SLICE_X2Y26.BY       net (fanout=3)        1.214   VData_5_IBUF
    SLICE_X2Y26.CLK      Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_5_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (1.088ns logic, 1.214ns route)
                                                       (47.3% logic, 52.7% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X2Y26.CLK      net (fanout=674)      1.097   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (-0.021ns logic, 4.856ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_5 (P13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.436ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<5> (PAD)
  Destination:          Inst_GCVideo/current_flags_5 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 0)
  Clock Path Delay:     4.760ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<5> to Inst_GCVideo/current_flags_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.ICLK1            Tioickpd    (-Th)    -3.196   VData<5>
                                                       VData<5>
                                                       VData_5_IBUF
                                                       VData<5>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_5
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (3.196ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_flags_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P13.ICLK1            net (fanout=674)      1.022   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.760ns (-0.021ns logic, 4.781ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<4>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.851ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_4 (P12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.149ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<4> (PAD)
  Destination:          Inst_GCVideo/current_flags_4 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 0)
  Clock Path Delay:     3.879ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<4> to Inst_GCVideo/current_flags_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.ICLK1            Tiopickd              4.730   VData<4>
                                                       VData<4>
                                                       VData_4_IBUF
                                                       VData<4>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_4
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (4.730ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_flags_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P12.ICLK1            net (fanout=674)      0.869   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (0.003ns logic, 3.876ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.701ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<4> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.294ns (Levels of Logic = 3)
  Clock Path Delay:     3.995ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<4> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 1.384   VData<4>
                                                       VData<4>
                                                       VData_4_IBUF
                                                       VData<4>.DELAY_ADJ
    SLICE_X1Y28.F2       net (fanout=3)        0.790   VData_4_IBUF
    SLICE_X1Y28.X        Tilo                  0.643   Inst_422_to_444/current_cr<0>
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y36.F1       net (fanout=1)        0.675   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y36.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      4.294ns (2.829ns logic, 1.465ns route)
                                                       (65.9% logic, 34.1% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      0.985   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.003ns logic, 3.992ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1 (SLICE_X0Y27.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.803ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<4> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.139ns (Levels of Logic = 2)
  Clock Path Delay:     3.942ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<4> to Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 1.384   VData<4>
                                                       VData<4>
                                                       VData_4_IBUF
                                                       VData<4>.DELAY_ADJ
    SLICE_X0Y27.BY       net (fanout=3)        1.580   VData_4_IBUF
    SLICE_X0Y27.CLK      Tds                   0.175   Inst_GCVideo/Video_PixelY_4_BRB1
                                                       Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (1.559ns logic, 1.580ns route)
                                                       (49.7% logic, 50.3% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y27.CLK      net (fanout=674)      0.932   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.942ns (0.003ns logic, 3.939ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<4>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_4 (SLICE_X0Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.818ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<4> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_4 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.730ns (Levels of Logic = 1)
  Clock Path Delay:     4.912ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<4> to Inst_GCVideo/current_cbcr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 1.214   VData<4>
                                                       VData<4>
                                                       VData_4_IBUF
                                                       VData<4>.DELAY_ADJ
    SLICE_X0Y35.BY       net (fanout=3)        0.343   VData_4_IBUF
    SLICE_X0Y35.CLK      Tckdi       (-Th)    -0.173   Inst_GCVideo/current_cbcr<4>
                                                       Inst_GCVideo/current_cbcr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (1.387ns logic, 0.343ns route)
                                                       (80.2% logic, 19.8% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y35.CLK      net (fanout=674)      1.174   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.912ns (-0.021ns logic, 4.933ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1 (SLICE_X0Y27.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.518ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<4> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.352ns (Levels of Logic = 2)
  Clock Path Delay:     4.834ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<4> to Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 1.214   VData<4>
                                                       VData<4>
                                                       VData_4_IBUF
                                                       VData<4>.DELAY_ADJ
    SLICE_X0Y27.BY       net (fanout=3)        1.264   VData_4_IBUF
    SLICE_X0Y27.CLK      Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_4_BRB1
                                                       Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.352ns (1.088ns logic, 1.264ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y27.CLK      net (fanout=674)      1.096   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (-0.021ns logic, 4.855ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_4 (P12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.436ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<4> (PAD)
  Destination:          Inst_GCVideo/current_flags_4 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 0)
  Clock Path Delay:     4.760ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<4> to Inst_GCVideo/current_flags_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.ICLK1            Tioickpd    (-Th)    -3.196   VData<4>
                                                       VData<4>
                                                       VData_4_IBUF
                                                       VData<4>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_4
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (3.196ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_flags_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P12.ICLK1            net (fanout=674)      1.022   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.760ns (-0.021ns logic, 4.781ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<3>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.855ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_3 (P10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.145ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<3> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_3 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 0)
  Clock Path Delay:     3.875ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<3> to Inst_GCVideo/current_cbcr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.ICLK1            Tiopickd              4.730   VData<3>
                                                       VData<3>
                                                       VData_3_IBUF
                                                       VData<3>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (4.730ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_cbcr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P10.ICLK1            net (fanout=674)      0.865   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (0.003ns logic, 3.872ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.658ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<3> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.337ns (Levels of Logic = 3)
  Clock Path Delay:     3.995ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<3> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.I                Tiopi                 1.384   VData<3>
                                                       VData<3>
                                                       VData_3_IBUF
                                                       VData<3>.DELAY_ADJ
    SLICE_X0Y36.G2       net (fanout=2)        0.384   VData_3_IBUF
    SLICE_X0Y36.Y        Tilo                  0.707   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.F4       net (fanout=1)        0.060   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (2.893ns logic, 0.444ns route)
                                                       (86.7% logic, 13.3% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      0.985   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.003ns logic, 3.992ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0 (SLICE_X0Y34.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.779ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<3> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.229ns (Levels of Logic = 2)
  Clock Path Delay:     4.008ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<3> to Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.I                Tiopi                 1.384   VData<3>
                                                       VData<3>
                                                       VData_3_IBUF
                                                       VData<3>.DELAY_ADJ
    SLICE_X0Y34.BY       net (fanout=2)        0.670   VData_3_IBUF
    SLICE_X0Y34.CLK      Tds                   0.175   Inst_GCVideo/Video_PixelY_3_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (1.559ns logic, 0.670ns route)
                                                       (69.9% logic, 30.1% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y34.CLK      net (fanout=674)      0.998   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (0.003ns logic, 4.005ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<3>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0 (SLICE_X0Y34.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.712ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<3> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.624ns (Levels of Logic = 2)
  Clock Path Delay:     4.912ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<3> to Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.I                Tiopi                 1.214   VData<3>
                                                       VData<3>
                                                       VData_3_IBUF
                                                       VData<3>.DELAY_ADJ
    SLICE_X0Y34.BY       net (fanout=2)        0.536   VData_3_IBUF
    SLICE_X0Y34.CLK      Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_3_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      1.624ns (1.088ns logic, 0.536ns route)
                                                       (67.0% logic, 33.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y34.CLK      net (fanout=674)      1.174   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.912ns (-0.021ns logic, 4.933ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.743ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<3> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.640ns (Levels of Logic = 3)
  Clock Path Delay:     4.897ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<3> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.I                Tiopi                 1.214   VData<3>
                                                       VData<3>
                                                       VData_3_IBUF
                                                       VData<3>.DELAY_ADJ
    SLICE_X0Y36.G2       net (fanout=2)        0.307   VData_3_IBUF
    SLICE_X0Y36.Y        Tilo                  0.566   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.F4       net (fanout=1)        0.048   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.CLK      Tckf        (-Th)    -0.505   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (2.285ns logic, 0.355ns route)
                                                       (86.6% logic, 13.4% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      1.159   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (-0.021ns logic, 4.918ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_3 (P10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.440ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<3> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_3 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 0)
  Clock Path Delay:     4.756ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<3> to Inst_GCVideo/current_cbcr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.ICLK1            Tioickpd    (-Th)    -3.196   VData<3>
                                                       VData<3>
                                                       VData_3_IBUF
                                                       VData<3>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (3.196ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P10.ICLK1            net (fanout=674)      1.018   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (-0.021ns logic, 4.777ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<2>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.855ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_2 (P9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.145ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<2> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_2 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 0)
  Clock Path Delay:     3.875ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<2> to Inst_GCVideo/current_cbcr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.ICLK1             Tiopickd              4.730   VData<2>
                                                       VData<2>
                                                       VData_2_IBUF
                                                       VData<2>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (4.730ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_cbcr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P9.ICLK1             net (fanout=674)      0.865   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (0.003ns logic, 3.872ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.617ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<2> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.378ns (Levels of Logic = 3)
  Clock Path Delay:     3.995ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<2> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.384   VData<2>
                                                       VData<2>
                                                       VData_2_IBUF
                                                       VData<2>.DELAY_ADJ
    SLICE_X0Y36.G4       net (fanout=2)        0.425   VData_2_IBUF
    SLICE_X0Y36.Y        Tilo                  0.707   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.F4       net (fanout=1)        0.060   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (2.893ns logic, 0.485ns route)
                                                       (85.6% logic, 14.4% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      0.985   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.003ns logic, 3.992ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0 (SLICE_X2Y36.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.448ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<2> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.477ns (Levels of Logic = 2)
  Clock Path Delay:     3.925ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<2> to Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.384   VData<2>
                                                       VData<2>
                                                       VData_2_IBUF
                                                       VData<2>.DELAY_ADJ
    SLICE_X2Y36.BY       net (fanout=2)        0.918   VData_2_IBUF
    SLICE_X2Y36.CLK      Tds                   0.175   Inst_GCVideo/Video_PixelY_2_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (1.559ns logic, 0.918ns route)
                                                       (62.9% logic, 37.1% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X2Y36.CLK      net (fanout=674)      0.915   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.925ns (0.003ns logic, 3.922ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<2>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0 (SLICE_X2Y36.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.008ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<2> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.822ns (Levels of Logic = 2)
  Clock Path Delay:     4.814ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<2> to Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.214   VData<2>
                                                       VData<2>
                                                       VData_2_IBUF
                                                       VData<2>.DELAY_ADJ
    SLICE_X2Y36.BY       net (fanout=2)        0.734   VData_2_IBUF
    SLICE_X2Y36.CLK      Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_2_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (1.088ns logic, 0.734ns route)
                                                       (59.7% logic, 40.3% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X2Y36.CLK      net (fanout=674)      1.076   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (-0.021ns logic, 4.835ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.776ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<2> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.673ns (Levels of Logic = 3)
  Clock Path Delay:     4.897ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<2> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.214   VData<2>
                                                       VData<2>
                                                       VData_2_IBUF
                                                       VData<2>.DELAY_ADJ
    SLICE_X0Y36.G4       net (fanout=2)        0.340   VData_2_IBUF
    SLICE_X0Y36.Y        Tilo                  0.566   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.F4       net (fanout=1)        0.048   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.CLK      Tckf        (-Th)    -0.505   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      2.673ns (2.285ns logic, 0.388ns route)
                                                       (85.5% logic, 14.5% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      1.159   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (-0.021ns logic, 4.918ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_2 (P9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.440ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<2> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_2 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 0)
  Clock Path Delay:     4.756ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<2> to Inst_GCVideo/current_cbcr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.ICLK1             Tioickpd    (-Th)    -3.196   VData<2>
                                                       VData<2>
                                                       VData_2_IBUF
                                                       VData<2>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (3.196ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P9.ICLK1             net (fanout=674)      1.018   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (-0.021ns logic, 4.777ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<1>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.865ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_1 (P7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.135ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<1> (PAD)
  Destination:          Inst_GCVideo/current_flags_1 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 0)
  Clock Path Delay:     3.865ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<1> to Inst_GCVideo/current_flags_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.ICLK1             Tiopickd              4.730   VData<1>
                                                       VData<1>
                                                       VData_1_IBUF
                                                       VData<1>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_1
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (4.730ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_flags_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P7.ICLK1             net (fanout=674)      0.855   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (0.003ns logic, 3.862ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.892ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<1> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.103ns (Levels of Logic = 3)
  Clock Path Delay:     3.995ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<1> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.384   VData<1>
                                                       VData<1>
                                                       VData_1_IBUF
                                                       VData<1>.DELAY_ADJ
    SLICE_X0Y36.G1       net (fanout=3)        1.150   VData_1_IBUF
    SLICE_X0Y36.Y        Tilo                  0.707   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.F4       net (fanout=1)        0.060   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (2.893ns logic, 1.210ns route)
                                                       (70.5% logic, 29.5% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      0.985   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.003ns logic, 3.992ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0 (SLICE_X0Y39.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.495ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<1> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 2)
  Clock Path Delay:     3.978ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<1> to Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.384   VData<1>
                                                       VData<1>
                                                       VData_1_IBUF
                                                       VData<1>.DELAY_ADJ
    SLICE_X0Y39.BY       net (fanout=3)        1.924   VData_1_IBUF
    SLICE_X0Y39.CLK      Tds                   0.175   Inst_GCVideo/Video_PixelY_1_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.559ns logic, 1.924ns route)
                                                       (44.8% logic, 55.2% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y39.CLK      net (fanout=674)      0.968   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (0.003ns logic, 3.975ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<1>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0 (SLICE_X0Y39.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.750ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<1> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.627ns (Levels of Logic = 2)
  Clock Path Delay:     4.877ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<1> to Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.214   VData<1>
                                                       VData<1>
                                                       VData_1_IBUF
                                                       VData<1>.DELAY_ADJ
    SLICE_X0Y39.BY       net (fanout=3)        1.539   VData_1_IBUF
    SLICE_X0Y39.CLK      Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_1_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (1.088ns logic, 1.539ns route)
                                                       (41.4% logic, 58.6% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y39.CLK      net (fanout=674)      1.139   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (-0.021ns logic, 4.898ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_1 (SLICE_X0Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.879ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<1> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_1 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.728ns (Levels of Logic = 1)
  Clock Path Delay:     4.849ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<1> to Inst_GCVideo/current_cbcr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.214   VData<1>
                                                       VData<1>
                                                       VData_1_IBUF
                                                       VData<1>.DELAY_ADJ
    SLICE_X0Y40.BY       net (fanout=3)        1.341   VData_1_IBUF
    SLICE_X0Y40.CLK      Tckdi       (-Th)    -0.173   Inst_GCVideo/current_cbcr<0>
                                                       Inst_GCVideo/current_cbcr_1
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (1.387ns logic, 1.341ns route)
                                                       (50.8% logic, 49.2% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y40.CLK      net (fanout=674)      1.111   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (-0.021ns logic, 4.870ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.356ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<1> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.253ns (Levels of Logic = 3)
  Clock Path Delay:     4.897ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<1> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.214   VData<1>
                                                       VData<1>
                                                       VData_1_IBUF
                                                       VData<1>.DELAY_ADJ
    SLICE_X0Y36.G1       net (fanout=3)        0.920   VData_1_IBUF
    SLICE_X0Y36.Y        Tilo                  0.566   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.F4       net (fanout=1)        0.048   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.CLK      Tckf        (-Th)    -0.505   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (2.285ns logic, 0.968ns route)
                                                       (70.2% logic, 29.8% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      1.159   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (-0.021ns logic, 4.918ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<0>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.862ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_0 (P6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.138ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<0> (PAD)
  Destination:          Inst_GCVideo/current_flags_0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 0)
  Clock Path Delay:     3.868ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<0> to Inst_GCVideo/current_flags_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.ICLK1             Tiopickd              4.730   VData<0>
                                                       VData<0>
                                                       VData_0_IBUF
                                                       VData<0>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_0
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (4.730ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_flags_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P6.ICLK1             net (fanout=674)      0.858   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (0.003ns logic, 3.865ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.510ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<0> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.485ns (Levels of Logic = 3)
  Clock Path Delay:     3.995ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<0> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.384   VData<0>
                                                       VData<0>
                                                       VData_0_IBUF
                                                       VData<0>.DELAY_ADJ
    SLICE_X0Y36.G3       net (fanout=3)        1.532   VData_0_IBUF
    SLICE_X0Y36.Y        Tilo                  0.707   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.F4       net (fanout=1)        0.060   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y36.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (2.893ns logic, 1.592ns route)
                                                       (64.5% logic, 35.5% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y36.CLK      net (fanout=674)      0.985   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.003ns logic, 3.992ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0 (SLICE_X2Y34.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.500ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<0> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 2)
  Clock Path Delay:     3.934ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<0> to Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.384   VData<0>
                                                       VData<0>
                                                       VData_0_IBUF
                                                       VData<0>.DELAY_ADJ
    SLICE_X2Y34.BY       net (fanout=3)        1.875   VData_0_IBUF
    SLICE_X2Y34.CLK      Tds                   0.175   Inst_GCVideo/Video_PixelY_0_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (1.559ns logic, 1.875ns route)
                                                       (45.4% logic, 54.6% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X2Y34.CLK      net (fanout=674)      0.924   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (0.003ns logic, 3.931ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<0>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_0 (SLICE_X0Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.350ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<0> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.199ns (Levels of Logic = 1)
  Clock Path Delay:     4.849ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<0> to Inst_GCVideo/current_cbcr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.214   VData<0>
                                                       VData<0>
                                                       VData_0_IBUF
                                                       VData<0>.DELAY_ADJ
    SLICE_X0Y40.BX       net (fanout=3)        0.847   VData_0_IBUF
    SLICE_X0Y40.CLK      Tckdi       (-Th)    -0.138   Inst_GCVideo/current_cbcr<0>
                                                       Inst_GCVideo/current_cbcr_0
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (1.352ns logic, 0.847ns route)
                                                       (61.5% logic, 38.5% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y40.CLK      net (fanout=674)      1.111   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (-0.021ns logic, 4.870ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0 (SLICE_X2Y34.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.763ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<0> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.588ns (Levels of Logic = 2)
  Clock Path Delay:     4.825ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<0> to Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.214   VData<0>
                                                       VData<0>
                                                       VData_0_IBUF
                                                       VData<0>.DELAY_ADJ
    SLICE_X2Y34.BY       net (fanout=3)        1.500   VData_0_IBUF
    SLICE_X2Y34.CLK      Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_0_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (1.088ns logic, 1.500ns route)
                                                       (42.0% logic, 58.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X2Y34.CLK      net (fanout=674)      1.087   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (-0.021ns logic, 4.846ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_0 (P6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.449ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<0> (PAD)
  Destination:          Inst_GCVideo/current_flags_0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 0)
  Clock Path Delay:     4.747ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<0> to Inst_GCVideo/current_flags_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.ICLK1             Tioickpd    (-Th)    -3.196   VData<0>
                                                       VData<0>
                                                       VData_0_IBUF
                                                       VData<0>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_0
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (3.196ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_flags_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P6.ICLK1             net (fanout=674)      1.009   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (-0.021ns logic, 4.768ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "CSel" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 50 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.179ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE (SLICE_X0Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.821ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CSel (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE (RAM)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      6.133ns (Levels of Logic = 2)
  Clock Path Delay:     3.954ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CSel to Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 1.384   CSel
                                                       CSel
                                                       CSel_IBUF
                                                       CSel.DELAY_ADJ
    SLICE_X0Y46.F3       net (fanout=5)        1.321   CSel_IBUF
    SLICE_X0Y46.X        Tilo                  0.692   Inst_GCVideo/PixelClockEnable
                                                       Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo<0>1
    SLICE_X0Y29.SR       net (fanout=27)       2.150   Inst_GCVideo/prev_csel_CSel_XOR_122_o
    SLICE_X0Y29.CLK      Tws                   0.586   Inst_GCVideo/Video_PixelY_7_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE
    -------------------------------------------------  ---------------------------
    Total                                      6.133ns (2.662ns logic, 3.471ns route)
                                                       (43.4% logic, 56.6% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y29.CLK      net (fanout=674)      0.944   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (0.003ns logic, 3.951ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_6 (P15.ICE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.170ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CSel (PAD)
  Destination:          Inst_GCVideo/current_cbcr_6 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.694ns (Levels of Logic = 2)
  Clock Path Delay:     3.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CSel to Inst_GCVideo/current_cbcr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 1.384   CSel
                                                       CSel
                                                       CSel_IBUF
                                                       CSel.DELAY_ADJ
    SLICE_X0Y46.G3       net (fanout=5)        1.322   CSel_IBUF
    SLICE_X0Y46.Y        Tilo                  0.707   Inst_GCVideo/PixelClockEnable
                                                       Inst_GCVideo/_n0091_inv1
    P15.ICE              net (fanout=7)        1.652   Inst_GCVideo/_n0091_inv
    P15.ICLK1            Tioiceck              0.629   VData<6>
                                                       Inst_GCVideo/current_cbcr_6
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (2.720ns logic, 2.974ns route)
                                                       (47.8% logic, 52.2% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_cbcr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P15.ICLK1            net (fanout=674)      0.854   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (0.003ns logic, 3.861ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Video_VSync (SLICE_X4Y54.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.213ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CSel (PAD)
  Destination:          Inst_GCVideo/Video_VSync (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.660ns (Levels of Logic = 2)
  Clock Path Delay:     3.873ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CSel to Inst_GCVideo/Video_VSync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 1.384   CSel
                                                       CSel
                                                       CSel_IBUF
                                                       CSel.DELAY_ADJ
    SLICE_X0Y46.F3       net (fanout=5)        1.321   CSel_IBUF
    SLICE_X0Y46.X        Tilo                  0.692   Inst_GCVideo/PixelClockEnable
                                                       Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo<0>1
    SLICE_X4Y54.CE       net (fanout=27)       1.952   Inst_GCVideo/prev_csel_CSel_XOR_122_o
    SLICE_X4Y54.CLK      Tceck                 0.311   Inst_GCVideo/Video_VSync
                                                       Inst_GCVideo/Video_VSync
    -------------------------------------------------  ---------------------------
    Total                                      5.660ns (2.387ns logic, 3.273ns route)
                                                       (42.2% logic, 57.8% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Video_VSync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.214   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.301   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.518   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        2.449   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -1.928   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.199   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X4Y54.CLK      net (fanout=674)      0.863   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (0.003ns logic, 3.870ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "CSel" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/prev_csel (SLICE_X0Y46.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.587ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CSel (PAD)
  Destination:          Inst_GCVideo/prev_csel (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.338ns (Levels of Logic = 1)
  Clock Path Delay:     4.751ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CSel to Inst_GCVideo/prev_csel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 1.214   CSel
                                                       CSel
                                                       CSel_IBUF
                                                       CSel.DELAY_ADJ
    SLICE_X0Y46.BY       net (fanout=5)        0.951   CSel_IBUF
    SLICE_X0Y46.CLK      Tckdi       (-Th)    -0.173   Inst_GCVideo/PixelClockEnable
                                                       Inst_GCVideo/prev_csel
    -------------------------------------------------  ---------------------------
    Total                                      2.338ns (1.387ns logic, 0.951ns route)
                                                       (59.3% logic, 40.7% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/prev_csel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y46.CLK      net (fanout=674)      1.013   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (-0.021ns logic, 4.772ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/PixelClockEnable (SLICE_X0Y46.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.025ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CSel (PAD)
  Destination:          Inst_GCVideo/PixelClockEnable (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.776ns (Levels of Logic = 2)
  Clock Path Delay:     4.751ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CSel to Inst_GCVideo/PixelClockEnable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 1.214   CSel
                                                       CSel
                                                       CSel_IBUF
                                                       CSel.DELAY_ADJ
    SLICE_X0Y46.F3       net (fanout=5)        1.057   CSel_IBUF
    SLICE_X0Y46.CLK      Tckf        (-Th)    -0.505   Inst_GCVideo/PixelClockEnable
                                                       Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo<0>1
                                                       Inst_GCVideo/PixelClockEnable
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (1.719ns logic, 1.057ns route)
                                                       (61.9% logic, 38.1% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/PixelClockEnable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y46.CLK      net (fanout=674)      1.013   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (-0.021ns logic, 4.772ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_4 (P12.ICE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.374ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CSel (PAD)
  Destination:          Inst_GCVideo/current_flags_4 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 2)
  Clock Path Delay:     4.760ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CSel to Inst_GCVideo/current_flags_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 1.214   CSel
                                                       CSel
                                                       CSel_IBUF
                                                       CSel.DELAY_ADJ
    SLICE_X1Y47.F2       net (fanout=5)        1.121   CSel_IBUF
    SLICE_X1Y47.X        Tilo                  0.514   Inst_GCVideo/Video_HSync_BRB0
                                                       Inst_GCVideo/_n0084_inv1
    P12.ICE              net (fanout=4)        0.516   Inst_GCVideo/_n0084_inv
    P12.ICLK1            Tiockice    (-Th)     0.231   VData<4>
                                                       Inst_GCVideo/current_flags_4
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.497ns logic, 1.637ns route)
                                                       (47.8% logic, 52.2% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_flags_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.384   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X17Y8.G3       net (fanout=1)        0.376   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X17Y8.Y        Tilo                  0.648   Inst_ClockGen/ClockIn_internal
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y1.CLKIN       net (fanout=2)        3.062   Inst_ClockGen/ClockIn_internal
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.274   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P12.ICLK1            net (fanout=674)      1.022   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.760ns (-0.021ns logic, 4.781ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK_54
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK_54                    |     18.519ns|      6.000ns|     18.458ns|            0|            0|            0|       351318|
| TS_Inst_ClockGen_adcm_clkfx   |      6.173ns|      6.092ns|          N/A|            0|            0|         1528|            0|
| TS_Inst_ClockGen_dcm_clk2x    |     18.519ns|     18.458ns|          N/A|            0|            0|       349602|            0|
| TS_Inst_ClockGen_dcm_clkfx    |      7.407ns|      6.288ns|          N/A|            0|            0|          184|            0|
| TS_Inst_ClockGen_dcm_clkfx180 |      7.407ns|      3.828ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock VClockN
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CSel        |    2.179(R)|    2.413(R)|Clock54M          |   0.000|
VData<0>    |    0.862(R)|    2.650(R)|Clock54M          |   0.000|
VData<1>    |    0.865(R)|    2.250(R)|Clock54M          |   0.000|
VData<2>    |    0.855(R)|    2.992(R)|Clock54M          |   0.000|
VData<3>    |    0.855(R)|    3.288(R)|Clock54M          |   0.000|
VData<4>    |    0.851(R)|    3.182(R)|Clock54M          |   0.000|
VData<5>    |    0.851(R)|    3.002(R)|Clock54M          |   0.000|
VData<6>    |    0.866(R)|    2.979(R)|Clock54M          |   0.000|
VData<7>    |    0.866(R)|    3.434(R)|Clock54M          |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock VClockN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
VClockN        |   17.937|         |         |         |
---------------+---------+---------+---------+---------+

COMP "VData<7>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 4.300; Ideal Clock Offset To Actual Clock -0.284; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<7>          |    0.866(R)|    3.434(R)|    4.134|    3.566|        0.284|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.866|       3.434|    4.134|    3.566|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<6>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.845; Ideal Clock Offset To Actual Clock -0.057; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<6>          |    0.866(R)|    2.979(R)|    4.134|    4.021|        0.057|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.866|       2.979|    4.134|    4.021|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<5>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.853; Ideal Clock Offset To Actual Clock -0.075; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<5>          |    0.851(R)|    3.002(R)|    4.149|    3.998|        0.075|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.851|       3.002|    4.149|    3.998|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<4>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 4.033; Ideal Clock Offset To Actual Clock -0.165; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<4>          |    0.851(R)|    3.182(R)|    4.149|    3.818|        0.165|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.851|       3.182|    4.149|    3.818|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<3>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 4.143; Ideal Clock Offset To Actual Clock -0.216; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<3>          |    0.855(R)|    3.288(R)|    4.145|    3.712|        0.216|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.855|       3.288|    4.145|    3.712|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<2>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.847; Ideal Clock Offset To Actual Clock -0.068; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<2>          |    0.855(R)|    2.992(R)|    4.145|    4.008|        0.068|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.855|       2.992|    4.145|    4.008|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<1>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.115; Ideal Clock Offset To Actual Clock 0.308; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<1>          |    0.865(R)|    2.250(R)|    4.135|    4.750|       -0.308|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.865|       2.250|    4.135|    4.750|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<0>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.512; Ideal Clock Offset To Actual Clock 0.106; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<0>          |    0.862(R)|    2.650(R)|    4.138|    4.350|       -0.106|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.862|       2.650|    4.138|    4.350|             |
------------------+------------+------------+---------+---------+-------------+

COMP "CSel" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 4.592; Ideal Clock Offset To Actual Clock 0.883; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
CSel              |    2.179(R)|    2.413(R)|    2.821|    4.587|       -0.883|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.179|       2.413|    2.821|    4.587|             |
------------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351396 paths, 0 nets, and 6069 connections

Design statistics:
   Minimum period:  18.458ns{1}   (Maximum frequency:  54.177MHz)
   Minimum input required time before clock:   2.179ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 20 14:44:48 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 199 MB



