#ifndef _ALTERA_HPS_0_H_
#define _ALTERA_HPS_0_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'system' in
 * file './acl_iface_system.sopcinfo'.
 */

/*
 * This file contains macros for module 'acl_iface_hps' and devices
 * connected to the following master:
 *   h2f_lw_axi_master
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'acl_iface_led_pio', class 'altera_avalon_pio'
 * The macros are prefixed with 'ACL_IFACE_LED_PIO_'.
 * The prefix is the slave descriptor.
 */
#define ACL_IFACE_LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define ACL_IFACE_LED_PIO_COMPONENT_NAME acl_iface_led_pio
#define ACL_IFACE_LED_PIO_BASE 0x0
#define ACL_IFACE_LED_PIO_SPAN 16
#define ACL_IFACE_LED_PIO_END 0xf
#define ACL_IFACE_LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define ACL_IFACE_LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ACL_IFACE_LED_PIO_CAPTURE 0
#define ACL_IFACE_LED_PIO_DATA_WIDTH 8
#define ACL_IFACE_LED_PIO_DO_TEST_BENCH_WIRING 0
#define ACL_IFACE_LED_PIO_DRIVEN_SIM_VALUE 0
#define ACL_IFACE_LED_PIO_EDGE_TYPE NONE
#define ACL_IFACE_LED_PIO_FREQ 50000000
#define ACL_IFACE_LED_PIO_HAS_IN 0
#define ACL_IFACE_LED_PIO_HAS_OUT 1
#define ACL_IFACE_LED_PIO_HAS_TRI 0
#define ACL_IFACE_LED_PIO_IRQ_TYPE NONE
#define ACL_IFACE_LED_PIO_RESET_VALUE 0

/*
 * Macros for device 'acl_iface_acl_kernel_interface_version_id_0', class 'version_id'
 * The macros are prefixed with 'ACL_IFACE_ACL_KERNEL_INTERFACE_VERSION_ID_0_'.
 * The prefix is the slave descriptor.
 */
#define ACL_IFACE_ACL_KERNEL_INTERFACE_VERSION_ID_0_COMPONENT_TYPE version_id
#define ACL_IFACE_ACL_KERNEL_INTERFACE_VERSION_ID_0_COMPONENT_NAME acl_iface_acl_kernel_interface_version_id_0
#define ACL_IFACE_ACL_KERNEL_INTERFACE_VERSION_ID_0_BASE 0x4000
#define ACL_IFACE_ACL_KERNEL_INTERFACE_VERSION_ID_0_SPAN 4
#define ACL_IFACE_ACL_KERNEL_INTERFACE_VERSION_ID_0_END 0x4003

/*
 * Macros for device 'acl_iface_acl_kernel_interface_mem_org_mode', class 'mem_org_mode'
 * The macros are prefixed with 'ACL_IFACE_ACL_KERNEL_INTERFACE_MEM_ORG_MODE_'.
 * The prefix is the slave descriptor.
 */
#define ACL_IFACE_ACL_KERNEL_INTERFACE_MEM_ORG_MODE_COMPONENT_TYPE mem_org_mode
#define ACL_IFACE_ACL_KERNEL_INTERFACE_MEM_ORG_MODE_COMPONENT_NAME acl_iface_acl_kernel_interface_mem_org_mode
#define ACL_IFACE_ACL_KERNEL_INTERFACE_MEM_ORG_MODE_BASE 0x4018
#define ACL_IFACE_ACL_KERNEL_INTERFACE_MEM_ORG_MODE_SPAN 4
#define ACL_IFACE_ACL_KERNEL_INTERFACE_MEM_ORG_MODE_END 0x401b

/*
 * Macros for device 'acl_iface_acl_kernel_interface_address_span_extender_0_cntl', class 'altera_address_span_extender'
 * The macros are prefixed with 'ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_'.
 * The prefix is the slave descriptor.
 */
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_COMPONENT_TYPE altera_address_span_extender
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_COMPONENT_NAME acl_iface_acl_kernel_interface_address_span_extender_0
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_BASE 0x4020
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_SPAN 8
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_END 0x4027
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_BURSTCOUNT_WIDTH 1
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_BYTEENABLE_WIDTH 4
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_CNTL_ADDRESS_WIDTH 1
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_DATA_WIDTH 32
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_MASTER_ADDRESS_WIDTH 30
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_MAX_BURST_BYTES 4
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_MAX_BURST_WORDS 1
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_SLAVE_ADDRESS_SHIFT 2
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_SLAVE_ADDRESS_WIDTH 10
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_CNTL_SUB_WINDOW_COUNT 1

/*
 * Macros for device 'acl_iface_acl_kernel_interface_sw_reset', class 'sw_reset'
 * The macros are prefixed with 'ACL_IFACE_ACL_KERNEL_INTERFACE_SW_RESET_'.
 * The prefix is the slave descriptor.
 */
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SW_RESET_COMPONENT_TYPE sw_reset
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SW_RESET_COMPONENT_NAME acl_iface_acl_kernel_interface_sw_reset
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SW_RESET_BASE 0x4030
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SW_RESET_SPAN 8
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SW_RESET_END 0x4037

/*
 * Macros for device 'acl_iface_acl_kernel_interface_irq_ena_0', class 'acl_irq_ena'
 * The macros are prefixed with 'ACL_IFACE_ACL_KERNEL_INTERFACE_IRQ_ENA_0_'.
 * The prefix is the slave descriptor.
 */
#define ACL_IFACE_ACL_KERNEL_INTERFACE_IRQ_ENA_0_COMPONENT_TYPE acl_irq_ena
#define ACL_IFACE_ACL_KERNEL_INTERFACE_IRQ_ENA_0_COMPONENT_NAME acl_iface_acl_kernel_interface_irq_ena_0
#define ACL_IFACE_ACL_KERNEL_INTERFACE_IRQ_ENA_0_BASE 0x4050
#define ACL_IFACE_ACL_KERNEL_INTERFACE_IRQ_ENA_0_SPAN 4
#define ACL_IFACE_ACL_KERNEL_INTERFACE_IRQ_ENA_0_END 0x4053

/*
 * Macros for device 'acl_iface_acl_kernel_interface_address_span_extender_0_windowed_slave', class 'altera_address_span_extender'
 * The macros are prefixed with 'ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_'.
 * The prefix is the slave descriptor.
 */
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_COMPONENT_TYPE altera_address_span_extender
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_COMPONENT_NAME acl_iface_acl_kernel_interface_address_span_extender_0
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_BASE 0x5000
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_SPAN 4096
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_END 0x5fff
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_BURSTCOUNT_WIDTH 1
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_BYTEENABLE_WIDTH 4
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_CNTL_ADDRESS_WIDTH 1
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_DATA_WIDTH 32
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_MASTER_ADDRESS_WIDTH 30
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_MAX_BURST_BYTES 4
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_MAX_BURST_WORDS 1
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_SLAVE_ADDRESS_SHIFT 2
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_SLAVE_ADDRESS_WIDTH 10
#define ACL_IFACE_ACL_KERNEL_INTERFACE_ADDRESS_SPAN_EXTENDER_0_WINDOWED_SLAVE_SUB_WINDOW_COUNT 1

/*
 * Macros for device 'acl_iface_acl_kernel_interface_sys_description_rom', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_'.
 * The prefix is the slave descriptor.
 */
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_COMPONENT_NAME acl_iface_acl_kernel_interface_sys_description_rom
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_BASE 0x6000
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_SPAN 4096
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_END 0x6fff
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_CONTENTS_INFO ""
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_DUAL_PORT 0
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_GUI_RAM_BLOCK_TYPE AUTO
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_INIT_CONTENTS_FILE sys_description
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_INIT_MEM_CONTENT 1
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_INSTANCE_ID NONE
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_NON_DEFAULT_INIT_FILE_ENABLED 1
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_RAM_BLOCK_TYPE AUTO
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_READ_DURING_WRITE_MODE DONT_CARE
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_SINGLE_CLOCK_OP 0
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_SIZE_MULTIPLE 1
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_SIZE_VALUE 4096
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_WRITABLE 0
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_MEMORY_INFO_GENERATE_HEX 1
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_MEMORY_INFO_HAS_BYTE_LANE 0
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 64
#define ACL_IFACE_ACL_KERNEL_INTERFACE_SYS_DESCRIPTION_ROM_MEMORY_INFO_MEM_INIT_FILENAME sys_description

/*
 * Macros for device 'acl_iface_version_id', class 'version_id'
 * The macros are prefixed with 'ACL_IFACE_VERSION_ID_'.
 * The prefix is the slave descriptor.
 */
#define ACL_IFACE_VERSION_ID_COMPONENT_TYPE version_id
#define ACL_IFACE_VERSION_ID_COMPONENT_NAME acl_iface_version_id
#define ACL_IFACE_VERSION_ID_BASE 0xcfc0
#define ACL_IFACE_VERSION_ID_SPAN 4
#define ACL_IFACE_VERSION_ID_END 0xcfc3


#endif /* _ALTERA_HPS_0_H_ */
