URL: http://vlsicad.cs.ucla.edu/papers/journal/j11.ps
Refering-URL: http://vlsicad.cs.ucla.edu/pubs.html
Root-URL: http://www.cs.ucla.edu
Title: "Matching-Based Methods for High-Performance Clock Routing", on CAD. "Reduction of Clock Delays in VLSI Structures,"
Author: [] J. Cong, A. B. Kahng and G. Robins, [] S. Dhar, M. A. Franklin and D. F. Wann, [] A. L. Fisher and H. T. Kung, M. Garey and D. S. Johnson, A. Hanafusa, Y. Yamashita and M. Yasuda, M. A. B. Jackson, A. Srinivasan and E. S. Kuh, A. B. Kahng, J. Cong, and G. Robins, C. Monma and S. Suri, [] P. Ramanathan and K. G. Shin, J. Rubinstein, P. Penfield, and M. A. Horowitz, D. F. Wann and M. A. Franklin, 
Date: 341, May  May 1975.  
Note: to appear in IEEE Transactions  Proc. IEEE Intl. Conf. on Computer Design, 1984, pp. 778-783. [11] M.  IEEE Intl. Conf. on Computer-Aided Design, 1990, pp. 420-423. [12] W. C. Elmore, "The  Amplifiers," Journal of Applied Physics 19(1), Jan. 1948, pp. 55-63. [13] J. P. Fishburn, "Clock Skew Optimization," IEEE Transactions on Computers 39(7), July 1990, pp.  Proceedings of SPIE  1982, pp. 44-52. [15]  SIAM J. of Applied Math. 32(4), 1977, pp. 826-834. [16]  Proc. IEEE Intl. Conf. on Computer-Aided Design, 1990, pp. 386-389. [17]  Proc. ACM/IEEE Design Automation Conf., 1990, pp. 573-579. [18]  Matching," Proc. ACM/IEEE Design Automation Conf., 1991, pp. 322-327. [19]  Diameters," Proc. Sixth Intl. Conf. on the Theory and Applications of Graphs, John Wiley Sons, 1988. [20] L. Nagel, "SPICE2:  Proc. IEEE Intl. Conference on Computer-Aided Design, 1989, pp. 398-401. [22]  2(3), July 1983, pp. 202-211. [23] T. Sakurai, "Approximation of Wiring Delay in MOSFET LSI," IEEE Journal of Solid-State Circuits 18(4), August 1983, pp. 418-426. [24] K. P. Shambrook, "An Overview of Multichip Module Technologies", Proc. IEEE Workshop on Mul tichip Modules, March 1991, pp. 1-6. [25] R. S. Tsay, "Exact Zero Skew," Proc. IEEE Intl. Conf. on Computer-Aided Design, 1991, pp. 336-339. [26]  IEEE Transactions on Computers 21(3), March 1983, pp. 284-293. 30  
Pubnum: Memo. No. UCB/ERL M75/520,  
Abstract-found: 0
Intro-found: 1
Reference: [1] <author> H. Bakoglu, J. T. Walker and J. D. Meindl, </author> <title> "A Symmetric Clock-Distribution Tree and Optimized High-Speed Interconnections for Reduced Clock Skew in ULSI and WSI Circuits", </title> <booktitle> Proc. IEEE Intl. Conf. on Computer Design, </booktitle> <year> 1986, </year> <pages> pp. 118-122. </pages>
Reference: [2] <author> H. Bakoglu, </author> <title> Circuits, Interconnections and Packaging for VLSI , Addison-Wesley, </title> <year> 1990. </year>
Reference: [3] <author> K. D. Boese and A. B. Kahng, </author> <title> "Zero-Skew Clock Routing Trees With Minimum Wirelength," </title> <booktitle> Proc. IEEE Intl. Conf. on ASIC, </booktitle> <year> 1992, </year> <pages> pp. </pages> <address> 1.1.1 - 1.1.5. </address>
Reference: [4] <author> S. Boon, S. Butler, R. Byrne, B. Setering, M. Casalanda and Al Scherf, </author> <title> "High Performance Clock Distribution For CMOS ASICS," </title> <booktitle> IEEE Custom Integrated Circuits Conference, </booktitle> <year> 1989, </year> <pages> pp. </pages> <month> 15.4.1-15.4.4. </month>
Reference: [5] <author> J. Burkis, </author> <title> "Clock Tree Synthesis for High Performance ASICs," </title> <booktitle> IEEE Intl. Conf. on ASIC, </booktitle> <year> 1991, </year> <pages> pp. </pages> <month> 9.8.1-9.8.4. </month>
Reference: [6] <author> P. K. Chan and K. Karplus, </author> <title> "Computing Signal Delay in General RC Networks by Tree/Link Partitioning", </title> <journal> IEEE Trans. on CAD 9(8), </journal> <month> August </month> <year> 1990, </year> <pages> pp. 898-902. </pages>
Reference: [7] <author> T.-H. Chao and Y.-C. Hsu, </author> <title> "Rectilinear Steiner Tree Construction by Local and Global Refinement," </title> <booktitle> Proc. IEEE Intl. Conf. on Computer-Aided Design, </booktitle> <year> 1990, </year> <pages> pp. 432-435. </pages>

References-found: 7

