#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b3ba80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b3c530 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x1b34720 .functor NOT 1, L_0x1b6fc30, C4<0>, C4<0>, C4<0>;
L_0x1b34b80 .functor XOR 8, L_0x1b6f800, L_0x1b6f8c0, C4<00000000>, C4<00000000>;
L_0x1b34fe0 .functor XOR 8, L_0x1b34b80, L_0x1b6fa80, C4<00000000>, C4<00000000>;
v0x1b6e9b0_0 .net *"_ivl_10", 7 0, L_0x1b6fa80;  1 drivers
v0x1b6eab0_0 .net *"_ivl_12", 7 0, L_0x1b34fe0;  1 drivers
v0x1b6eb90_0 .net *"_ivl_2", 7 0, L_0x1b6f6f0;  1 drivers
v0x1b6ec50_0 .net *"_ivl_4", 7 0, L_0x1b6f800;  1 drivers
v0x1b6ed30_0 .net *"_ivl_6", 7 0, L_0x1b6f8c0;  1 drivers
v0x1b6ee60_0 .net *"_ivl_8", 7 0, L_0x1b34b80;  1 drivers
v0x1b6ef40_0 .net "anyedge_dut", 7 0, v0x1b6e370_0;  1 drivers
v0x1b6f000_0 .net "anyedge_ref", 7 0, v0x1b33ae0_0;  1 drivers
v0x1b6f0d0_0 .var "clk", 0 0;
v0x1b6f170_0 .net "in", 7 0, v0x1b35130_0;  1 drivers
v0x1b6f210_0 .var/2u "stats1", 159 0;
v0x1b6f2f0_0 .var/2u "strobe", 0 0;
v0x1b6f3b0_0 .net "tb_match", 0 0, L_0x1b6fc30;  1 drivers
v0x1b6f480_0 .net "tb_mismatch", 0 0, L_0x1b34720;  1 drivers
v0x1b6f520_0 .net "wavedrom_enable", 0 0, v0x1b6df20_0;  1 drivers
v0x1b6f5f0_0 .net "wavedrom_title", 511 0, v0x1b6dfc0_0;  1 drivers
L_0x1b6f6f0 .concat [ 8 0 0 0], v0x1b33ae0_0;
L_0x1b6f800 .concat [ 8 0 0 0], v0x1b33ae0_0;
L_0x1b6f8c0 .concat [ 8 0 0 0], v0x1b6e370_0;
L_0x1b6fa80 .concat [ 8 0 0 0], v0x1b33ae0_0;
L_0x1b6fc30 .cmp/eeq 8, L_0x1b6f6f0, L_0x1b34fe0;
S_0x1b3c6c0 .scope module, "good1" "reference_module" 3 102, 3 4 0, S_0x1b3c530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "anyedge";
v0x1b33ae0_0 .var "anyedge", 7 0;
v0x1b33cf0_0 .net "clk", 0 0, v0x1b6f0d0_0;  1 drivers
v0x1b33f80_0 .var "d_last", 7 0;
v0x1b34410_0 .net "in", 7 0, v0x1b35130_0;  alias, 1 drivers
E_0x1b42dd0 .event posedge, v0x1b33cf0_0;
S_0x1b6d800 .scope module, "stim1" "stimulus_gen" 3 98, 3 19 0, S_0x1b3c530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 8 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1b34cd0_0 .net "clk", 0 0, v0x1b6f0d0_0;  alias, 1 drivers
v0x1b35130_0 .var "in", 7 0;
v0x1b6de80_0 .net "tb_match", 0 0, L_0x1b6fc30;  alias, 1 drivers
v0x1b6df20_0 .var "wavedrom_enable", 0 0;
v0x1b6dfc0_0 .var "wavedrom_title", 511 0;
E_0x1b43a60/0 .event negedge, v0x1b33cf0_0;
E_0x1b43a60/1 .event posedge, v0x1b33cf0_0;
E_0x1b43a60 .event/or E_0x1b43a60/0, E_0x1b43a60/1;
E_0x1b43200 .event negedge, v0x1b33cf0_0;
S_0x1b6da20 .scope task, "wavedrom_start" "wavedrom_start" 3 32, 3 32 0, S_0x1b6d800;
 .timescale -12 -12;
v0x1b34870_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b6dc80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 35, 3 35 0, S_0x1b6d800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b6e190 .scope module, "top_module1" "top_module" 3 107, 4 1 0, S_0x1b3c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "anyedge";
v0x1b6e370_0 .var "anyedge", 7 0;
v0x1b6e470_0 .net "clk", 0 0, v0x1b6f0d0_0;  alias, 1 drivers
v0x1b6e580_0 .net "in", 7 0, v0x1b35130_0;  alias, 1 drivers
v0x1b6e670_0 .var "prev_cycle", 7 0;
S_0x1b6e7b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 114, 3 114 0, S_0x1b3c530;
 .timescale -12 -12;
E_0x1b2d9f0 .event anyedge, v0x1b6f2f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b6f2f0_0;
    %nor/r;
    %assign/vec4 v0x1b6f2f0_0, 0;
    %wait E_0x1b2d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b6d800;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1b35130_0, 0;
    %wait E_0x1b42dd0;
    %wait E_0x1b43200;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b42dd0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x1b35130_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b42dd0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1b35130_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b43200;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x1b35130_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b43200;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1b35130_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b42dd0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %wait E_0x1b43200;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b6dc80;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b43a60;
    %vpi_func 3 57 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1b35130_0, 0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b3c6c0;
T_4 ;
    %wait E_0x1b42dd0;
    %load/vec4 v0x1b34410_0;
    %assign/vec4 v0x1b33f80_0, 0;
    %load/vec4 v0x1b34410_0;
    %load/vec4 v0x1b33f80_0;
    %xor;
    %assign/vec4 v0x1b33ae0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b6e190;
T_5 ;
    %wait E_0x1b42dd0;
    %load/vec4 v0x1b6e580_0;
    %assign/vec4 v0x1b6e670_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1b6e190;
T_6 ;
    %wait E_0x1b42dd0;
    %load/vec4 v0x1b6e580_0;
    %load/vec4 v0x1b6e670_0;
    %inv;
    %and;
    %assign/vec4 v0x1b6e370_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1b6e190;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1b6e370_0, 0;
    %end;
    .thread T_7;
    .scope S_0x1b3c530;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b6f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b6f2f0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1b3c530;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b6f0d0_0;
    %inv;
    %store/vec4 v0x1b6f0d0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1b3c530;
T_10 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b34cd0_0, v0x1b6f480_0, v0x1b6f0d0_0, v0x1b6f170_0, v0x1b6f000_0, v0x1b6ef40_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1b3c530;
T_11 ;
    %load/vec4 v0x1b6f210_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1b6f210_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b6f210_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "anyedge", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has no mismatches.", "anyedge" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1b6f210_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b6f210_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 126 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 127 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b6f210_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b6f210_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 128 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1b3c530;
T_12 ;
    %wait E_0x1b43a60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b6f210_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b6f210_0, 4, 32;
    %load/vec4 v0x1b6f3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1b6f210_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b6f210_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b6f210_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b6f210_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1b6f000_0;
    %load/vec4 v0x1b6f000_0;
    %load/vec4 v0x1b6ef40_0;
    %xor;
    %load/vec4 v0x1b6f000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1b6f210_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b6f210_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1b6f210_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b6f210_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/edgedetect2/edgedetect2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/edgedetect2/iter5/response1/top_module.sv";
