// Seed: 1040677717
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4
);
  assign id_4[1]  = id_1;
  assign id_4[""] = id_1 ? 1'b0 : 1;
endmodule
