<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="X-UA-Compatible" content="IE=edge"><title> 📡 802.11g 发射机 | 3.交织 · PA's Blog</title><meta name="description" content="📡 802.11g 发射机 | 3.交织 - Puzzled Alex"><meta name="viewport" content="width=device-width, initial-scale=1"><link rel="icon" href="/favicon.png"><link rel="stylesheet" href="/css/apollo.css"><link rel="search" type="application/opensearchdescription+xml" href="http://pa.radonyl.xyz/atom.xml" title="PA's Blog"><meta name="generator" content="Hexo 4.0.0"></head><body><div class="wrap"><header><a href="/" class="logo-link"><img src="/favicon.png" alt="logo"></a><ul class="nav nav-list"><li class="nav-list-item"><a href="/" target="_self" class="nav-list-link">BLOG</a></li><li class="nav-list-item"><a href="/archives/" target="_self" class="nav-list-link">ARCHIVE</a></li><li class="nav-list-item"><a href="https://github.com/alalelel" target="_blank" class="nav-list-link">GITHUB</a></li><li class="nav-list-item"><a href="/atom.xml" target="_self" class="nav-list-link">RSS</a></li></ul></header><main class="container"><div class="post"><article class="post-block"><h1 class="post-title">📡 802.11g 发射机 | 3.交织</h1><div class="post-info">Nov 3, 2019</div><div class="post-content"><p>交织器输入输出端口<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> stream_interleaver(</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> din,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">8</span>:<span class="number">0</span>] din_index,</span><br><span class="line">    <span class="keyword">input</span> en,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] sig_rate,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> dout,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> data_valid</span><br><span class="line">    );</span><br></pre></td></tr></table></figure><br>交织器代码(第一级交织写入地址生成)<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// BPSK 48</span></span><br><span class="line"><span class="number">4'b1101</span>, <span class="number">4'b1111</span>: <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!write_addr_sel_1)</span><br><span class="line">        write_addr_1 &lt;= din_index[<span class="number">3</span>:<span class="number">0</span>] + (din_index[<span class="number">3</span>:<span class="number">0</span>] &lt;&lt; <span class="number">1</span>) + din_index[<span class="number">5</span>:<span class="number">4</span>];</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        write_addr_1 &lt;= din_index[<span class="number">3</span>:<span class="number">0</span>] + (din_index[<span class="number">3</span>:<span class="number">0</span>] &lt;&lt; <span class="number">1</span>) + din_index[<span class="number">5</span>:<span class="number">4</span>] + <span class="number">48</span>;</span><br><span class="line">    <span class="keyword">if</span> (din_index == <span class="number">47</span>) <span class="keyword">begin</span></span><br><span class="line">        write_addr_sel_1 &lt;= ~write_addr_sel_1;</span><br><span class="line">        read_en_1 &lt;= <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure><br>交织器代码(第二级交织写入地址生成)<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// BPSK QPSK no need for 2nd itv</span></span><br><span class="line"><span class="number">4'b1101</span>, <span class="number">4'b1111</span>, <span class="number">4'b0101</span>, <span class="number">4'b0111</span>: <span class="keyword">begin</span></span><br><span class="line">    write_addr_2 &lt;= din_index_2;</span><br><span class="line">    <span class="keyword">if</span> (din_index_2 == <span class="number">11</span> || din_index_2 == <span class="number">23</span>) <span class="keyword">begin</span></span><br><span class="line">        read_en_2 &lt;= <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">if</span> (din_index_2 &lt; <span class="number">23</span>)</span><br><span class="line">        din_index_2 &lt;= din_index_2 + <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        din_index_2 &lt;= <span class="number">0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure><br>仿真结果<br><img src="https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/interleaver-isim-1" alt="interleaver-isim-1"></p>
<p>由于交织的特性，可见交织必须等数据全部写入后才可以读出，这里为发射机引入了时延</p>
</div></article></div></main><footer><div class="paginator"><a href="/2019/11/04/802-11g-Transmitter-4-constellation/" class="prev">PREV</a><a href="/2019/11/02/802-11g-Transmitter-2-conv-encoder/" class="next">NEXT</a></div><div class="copyright"><p>© 2019 <a href="http://pa.radonyl.xyz">Puzzled Alex</a>, powered by <a href="https://hexo.io/" target="_blank">Hexo</a> and <a href="https://github.com/pinggod/hexo-theme-apollo" target="_blank">hexo-theme-apollo</a>.</p></div></footer></div><script async src="//cdn.bootcss.com/mathjax/2.7.0/MathJax.js?config=TeX-MML-AM_CHTML" integrity="sha384-crwIf/BuaWM9rM65iM+dWFldgQ1Un8jWZMuh3puxb8TOY9+linwLoI7ZHZT+aekW" crossorigin="anonymous"></script></body></html>