# ASIC (Application-Specific Integrated Circuit)

[TOC]



## Res
### Related Topics
â†— [Systems on Chip (SOC)](../../../../../ðŸ”‘%20CS%20Core/ðŸ‘·ðŸ¾â€â™‚ï¸%20Computer%20(Host)%20System/Computer%20Architecture/Computer%20Microarchitectures%20(Computer%20Organization)%20&%20von%20Neumann%20Model/Systems%20on%20Chip%20(SOC).md)



## Intro
![](../../../../../../Assets/Pics/Screenshot%202023-06-24%20at%204.10.35%20PM.png)


---
 ðŸ”— ç¬¬ä¸€ç«  æ•°å­—é€»è¾‘æ¦‚è®º - ç½—å°ç½—åŒå­¦çš„æ–‡ç«  - çŸ¥ä¹Ž - https://zhuanlan.zhihu.com/p/485020828

**ASIC**Â æ˜¯æ ¹æ®ç”¨æˆ·ç‰¹å®šè¦æ±‚å’Œç”µå­ç³»ç»Ÿçš„ç‰¹å®šéœ€è¦è€Œè®¾è®¡åˆ¶é€ çš„ä¸“ç”¨é›†æˆç”µè·¯ã€‚**ä¸Žé€šç”¨é›†æˆç”µè·¯ç›¸æ¯”å…·æœ‰ä½“ç§¯å°ã€é‡é‡è½»ã€åŠŸè€—ä½Žã€é€Ÿåº¦é«˜ã€æˆæœ¬ä½Žã€ä¿å¯†æ€§å¼ºçš„ä¼˜ç‚¹ã€‚** ASIC èŠ¯ç‰‡çš„åˆ¶ä½œå¯ä»¥é‡‡ç”¨ **å…¨å®šåˆ¶** æˆ– **åŠå®šåˆ¶** çš„æ–¹æ³•ã€‚å…¨å®šåˆ¶é€‚ç”¨äºŽç”Ÿäº§æ‰¹é‡çš„æˆç†Ÿäº§å“ï¼Œç”±åŠå¯¼ä½“ç”Ÿäº§åŽ‚å®¶åˆ¶é€ ã€‚ å¯¹äºŽç”Ÿäº§æ‰¹é‡å°æˆ–ç ”ç©¶è¯•åˆ¶é˜¶æ®µçš„äº§å“ï¼Œå¯ä»¥é‡‡ç”¨åŠå®šåˆ¶æ–¹æ³•ã€‚ç›®å‰æœ€ä¸ºæµè¡Œçš„åŠå®šåˆ¶æ–¹æ³•æ˜¯ç”¨å¤æ‚å¯ç¼–ç¨‹é€»è¾‘å™¨ä»¶ï¼ˆComplex Programmable Logic Deviceï¼ŒCPLDï¼‰å’ŒçŽ°åœºå¯ç¼–ç¨‹é—¨é˜µåˆ—ï¼ˆField Programmabe Gate Arrayï¼ŒFPGAï¼‰æ¥è¿›è¡ŒASIC è®¾è®¡ã€‚ç”¨æˆ·é€šè¿‡è½¯ä»¶ç¼–ç¨‹ï¼Œå°†è‡ªå·±è®¾è®¡çš„æ•°å­—ç³»ç»Ÿåˆ¶ä½œåœ¨åŽ‚å®¶ç”Ÿäº§çš„ CPLDæˆ–FPGAèŠ¯ç‰‡ä¸Šï¼Œä¾¿å¾—åˆ°æ‰€éœ€çš„ç³»ç»Ÿçº§èŠ¯ç‰‡ã€‚

|      | å…¨å®šåˆ¶       | åŠå®šåˆ¶             |
| ---- | --------- | --------------- |
| é€‚ç”¨èŒƒå›´ | ç”Ÿäº§æ‰¹é‡çš„æˆç†Ÿäº§å“ | ç”Ÿäº§æ‰¹é‡å°æˆ–ç ”ç©¶è¯•åˆ¶é˜¶æ®µçš„äº§å“ |
| æµè¡Œæ–¹æ³• | â€¦â€¦        | CPLDã€FPGA       |


---
https://en.wikipedia.org/wiki/Application-specific_integrated_circuit

An **application-specific integrated circuit (ASIC /ËˆeÉªsÉªk/)** is an integrated circuit (IC) chip customized for a particular use, rather than intended for general-purpose use, such as a chip designed to run in a digital voice recorder or a high-efficiency video codec. Application-specific standard product chips are intermediate between ASICs and industry standard integrated circuits like the 7400 series or the 4000 series. ASIC chips are typically fabricated using **metalâ€“oxideâ€“semiconductor (MOS)** technology, as MOS integrated circuit chips.

As feature sizes have shrunk and chip design tools improved over the years, the maximum complexity (and hence functionality) possible in an ASIC has grown from 5,000 logic gates to over 100 million. Modern ASICs often include entire microprocessors, memory blocks including ROM, RAM, EEPROM, flash memory and other large building blocks. Such an ASIC is often termed a SoC (system-on-chip). Designers of digital ASICs often use a hardware description language (HDL), such as Verilog or VHDL, to describe the functionality of ASICs.


### FPGA ðŸ†š ASIC
> â†— [FPGA (Field Programmable Gates Arrays)](../Configurable%20Processors%20(PLDs,%20Programmable%20Logic%20Devices)/FPGA%20(Field%20Programmable%20Gates%20Arrays).md)

**Field-programmable gate arrays (FPGA)** are the modern-day technology improvement on breadboards, meaning that they are not made to be application-specific as opposed to ASICs. Programmable logic blocks and programmable interconnects allow the same FPGA to be used in many different applications. For smaller designs or lower production volumes, FPGAs may be more cost-effective than an ASIC design, even in production. The **non-recurring engineering (NRE)** cost of an ASIC can run into the millions of dollars. Therefore, device manufacturers typically prefer FPGAs for prototyping and devices with low production volume and ASICs for very large production volumes where NRE costs can be amortized across many devices.



## ASIC Design Principles
Designing full-custom ASICs requires thinking of the chip from three perspectives: From a behavioral perspective, we define exactly what the chip is supposed to do. How do we produce the desired outputs as functions of the inputs? From a structural perspective, we determine which logic components provide the desired behavior. From a physical perspective, we think of how the components should be placed on the silicon die to make the best use of chip real estate and minimize connection distances between the components.

![](../../../../../../Assets/Pics/Screenshot%202023-06-24%20at%204.13.15%20PM.png)



## Ref

