

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Wed Nov 27 14:05:56 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.670 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    27873|    46305| 0.279 ms | 0.463 ms |  27873|  46305|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |    27872|    46304| 1742 ~ 2894 |          -|          -|    16|    no    |
        | + CACHE_UPDATE_LOOP_2    |     1740|     2892|  290 ~ 482  |          -|          -|     6|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |      288|      480|    3 ~ 5    |          -|          -|    96|    no    |
        +--------------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 9 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:234]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %CACHE_UPDATE_LOOP_1_end ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%icmp_ln234 = icmp eq i5 %i_0, -16" [./layer.h:234]   --->   Operation 12 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./layer.h:234]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln234, label %7, label %CACHE_UPDATE_LOOP_1_begin" [./layer.h:234]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1814) nounwind" [./layer.h:235]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1814)" [./layer.h:235]   --->   Operation 17 'specregionbegin' 'tmp' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i5 %i_0 to i8" [./layer.h:237]   --->   Operation 18 'zext' 'zext_ln237' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_60 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [./layer.h:237]   --->   Operation 19 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln237_1 = zext i7 %tmp_60 to i8" [./layer.h:237]   --->   Operation 20 'zext' 'zext_ln237_1' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.87ns)   --->   "%add_ln237 = add i8 %zext_ln237, %zext_ln237_1" [./layer.h:237]   --->   Operation 21 'add' 'add_ln237' <Predicate = (!icmp_ln234)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)" [./layer.h:237]   --->   Operation 22 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_61 to i9" [./layer.h:237]   --->   Operation 23 'zext' 'zext_ln203' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_62 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [./layer.h:237]   --->   Operation 24 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i6 %tmp_62 to i9" [./layer.h:237]   --->   Operation 25 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i9 %zext_ln203, %zext_ln203_10" [./layer.h:237]   --->   Operation 26 'sub' 'sub_ln203' <Predicate = (!icmp_ln234)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i9 %sub_ln203 to i10" [./layer.h:237]   --->   Operation 27 'sext' 'sext_ln203' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_63 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %i_0, i7 0)" [./layer.h:238]   --->   Operation 28 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_64 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [./layer.h:238]   --->   Operation 29 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i10 %tmp_64 to i12" [./layer.h:238]   --->   Operation 30 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.54ns)   --->   "%sub_ln203_4 = sub i12 %tmp_63, %zext_ln203_11" [./layer.h:238]   --->   Operation 31 'sub' 'sub_ln203_4' <Predicate = (!icmp_ln234)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:235]   --->   Operation 32 'br' <Predicate = (!icmp_ln234)> <Delay = 1.76>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [./layer.h:239]   --->   Operation 33 'ret' <Predicate = (icmp_ln234)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.76>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %CACHE_UPDATE_LOOP_1_begin ], [ %j, %CACHE_UPDATE_LOOP_2_end ]"   --->   Operation 34 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.13ns)   --->   "%icmp_ln235 = icmp eq i3 %j_0, -2" [./layer.h:235]   --->   Operation 35 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 36 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [./layer.h:235]   --->   Operation 37 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln235, label %CACHE_UPDATE_LOOP_1_end, label %CACHE_UPDATE_LOOP_2_begin" [./layer.h:235]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1815) nounwind" [./layer.h:236]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1815)" [./layer.h:236]   --->   Operation 40 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln237 = icmp eq i3 %j_0, -3" [./layer.h:237]   --->   Operation 41 'icmp' 'icmp_ln237' <Predicate = (!icmp_ln235)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln237_2 = zext i3 %j_0 to i10" [./layer.h:237]   --->   Operation 42 'zext' 'zext_ln237_2' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln237_3 = zext i3 %j_0 to i8" [./layer.h:237]   --->   Operation 43 'zext' 'zext_ln237_3' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.91ns)   --->   "%add_ln237_1 = add i8 %add_ln237, %zext_ln237_3" [./layer.h:237]   --->   Operation 44 'add' 'add_ln237_1' <Predicate = (!icmp_ln235)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln237 = trunc i8 %add_ln237_1 to i7" [./layer.h:237]   --->   Operation 45 'trunc' 'trunc_ln237' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %trunc_ln237, i7 0)" [./layer.h:237]   --->   Operation 46 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_82 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln237_1, i5 0)" [./layer.h:237]   --->   Operation 47 'bitconcatenate' 'tmp_82' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln237_4 = zext i13 %tmp_82 to i14" [./layer.h:237]   --->   Operation 48 'zext' 'zext_ln237_4' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.81ns)   --->   "%sub_ln237 = sub i14 %p_shl7_cast, %zext_ln237_4" [./layer.h:237]   --->   Operation 49 'sub' 'sub_ln237' <Predicate = (!icmp_ln235)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln203 = add i10 %sext_ln203, %zext_ln237_2" [./layer.h:237]   --->   Operation 50 'add' 'add_ln203' <Predicate = (!icmp_ln235)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i10 %add_ln203 to i8" [./layer.h:237]   --->   Operation 51 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln203, i7 0)" [./layer.h:237]   --->   Operation 52 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln203, i5 0)" [./layer.h:237]   --->   Operation 53 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.94ns)   --->   "%sub_ln203_5 = sub i15 %p_shl5_cast, %p_shl6_cast" [./layer.h:237]   --->   Operation 54 'sub' 'sub_ln203_5' <Predicate = (!icmp_ln235)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:236]   --->   Operation 55 'br' <Predicate = (!icmp_ln235)> <Delay = 1.76>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1814, i32 %tmp)" [./layer.h:238]   --->   Operation 56 'specregionend' 'empty_109' <Predicate = (icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:234]   --->   Operation 57 'br' <Predicate = (icmp_ln235)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ 0, %CACHE_UPDATE_LOOP_2_begin ], [ %k, %6 ]"   --->   Operation 58 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.48ns)   --->   "%icmp_ln236 = icmp eq i7 %k_0, -32" [./layer.h:236]   --->   Operation 59 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 60 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.87ns)   --->   "%k = add i7 %k_0, 1" [./layer.h:236]   --->   Operation 61 'add' 'k' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %CACHE_UPDATE_LOOP_2_end, label %4" [./layer.h:236]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1816) nounwind" [./layer.h:237]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln237_5 = zext i7 %k_0 to i12" [./layer.h:237]   --->   Operation 64 'zext' 'zext_ln237_5' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln237_6 = zext i7 %k_0 to i15" [./layer.h:237]   --->   Operation 65 'zext' 'zext_ln237_6' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln237_7 = zext i7 %k_0 to i14" [./layer.h:237]   --->   Operation 66 'zext' 'zext_ln237_7' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.81ns)   --->   "%add_ln237_2 = add i14 %sub_ln237, %zext_ln237_7" [./layer.h:237]   --->   Operation 67 'add' 'add_ln237_2' <Predicate = (!icmp_ln236)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln237_8 = zext i14 %add_ln237_2 to i64" [./layer.h:237]   --->   Operation 68 'zext' 'zext_ln237_8' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%cache_in_addr = getelementptr [7680 x float]* %cache_in, i64 0, i64 %zext_ln237_8" [./layer.h:237]   --->   Operation 69 'getelementptr' 'cache_in_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.94ns)   --->   "%add_ln203_4 = add i15 %sub_ln203_5, %zext_ln237_6" [./layer.h:237]   --->   Operation 70 'add' 'add_ln203_4' <Predicate = (!icmp_ln236)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i15 %add_ln203_4 to i64" [./layer.h:237]   --->   Operation 71 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%cache_out_V_addr = getelementptr [9216 x i40]* %cache_out_V, i64 0, i64 %zext_ln203_12" [./layer.h:237]   --->   Operation 72 'getelementptr' 'cache_out_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.54ns)   --->   "%add_ln203_5 = add i12 %sub_ln203_4, %zext_ln237_5" [./layer.h:238]   --->   Operation 73 'add' 'add_ln203_5' <Predicate = (!icmp_ln236)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i12 %add_ln203_5 to i64" [./layer.h:238]   --->   Operation 74 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%update_0_V_addr = getelementptr [1536 x i40]* %update_0_V, i64 0, i64 %sext_ln203_2" [./layer.h:238]   --->   Operation 75 'getelementptr' 'update_0_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %5, label %_ifconv" [./layer.h:237]   --->   Operation 76 'br' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%cache_in_load = load float* %cache_in_addr, align 4" [./layer.h:237]   --->   Operation 77 'load' 'cache_in_load' <Predicate = (!icmp_ln236 & !icmp_ln237)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 9216> <RAM>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%update_0_V_load = load i40* %update_0_V_addr, align 8" [./layer.h:238]   --->   Operation 78 'load' 'update_0_V_load' <Predicate = (!icmp_ln236 & icmp_ln237)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 9216> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1815, i32 %tmp_s)" [./layer.h:238]   --->   Operation 79 'specregionend' 'empty_108' <Predicate = (icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:235]   --->   Operation 80 'br' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.69>
ST_5 : Operation 81 [1/2] (3.25ns)   --->   "%cache_in_load = load float* %cache_in_addr, align 4" [./layer.h:237]   --->   Operation 81 'load' 'cache_in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 9216> <RAM>
ST_5 : Operation 82 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cache_in_load to double" [./layer.h:237]   --->   Operation 82 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.67>
ST_6 : Operation 83 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cache_in_load to double" [./layer.h:237]   --->   Operation 83 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./layer.h:237]   --->   Operation 84 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [./layer.h:237]   --->   Operation 85 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./layer.h:237]   --->   Operation 86 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./layer.h:237]   --->   Operation 87 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [./layer.h:237]   --->   Operation 88 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [./layer.h:237]   --->   Operation 89 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_20 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [./layer.h:237]   --->   Operation 90 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_11 = zext i53 %tmp_20 to i54" [./layer.h:237]   --->   Operation 91 'zext' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (3.23ns)   --->   "%man_V_3 = sub i54 0, %p_Result_11" [./layer.h:237]   --->   Operation 92 'sub' 'man_V_3' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.94ns)   --->   "%man_V_4 = select i1 %p_Result_s, i54 %man_V_3, i54 %p_Result_11" [./layer.h:237]   --->   Operation 93 'select' 'man_V_4' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [./layer.h:237]   --->   Operation 94 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [./layer.h:237]   --->   Operation 95 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 16" [./layer.h:237]   --->   Operation 96 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %F2" [./layer.h:237]   --->   Operation 97 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %F2" [./layer.h:237]   --->   Operation 98 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [./layer.h:237]   --->   Operation 99 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 16" [./layer.h:237]   --->   Operation 100 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_4 to i40" [./layer.h:237]   --->   Operation 101 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.60>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [./layer.h:237]   --->   Operation 102 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [./layer.h:237]   --->   Operation 103 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 40" [./layer.h:237]   --->   Operation 104 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [./layer.h:237]   --->   Operation 105 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_4, %zext_ln586" [./layer.h:237]   --->   Operation 106 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i40" [./layer.h:237]   --->   Operation 107 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%bitcast_ln696 = bitcast float %cache_in_load to i32" [./layer.h:237]   --->   Operation 108 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [./layer.h:237]   --->   Operation 109 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%select_ln588 = select i1 %tmp_84, i40 -1, i40 0" [./layer.h:237]   --->   Operation 110 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln604 = zext i32 %sext_ln581 to i40" [./layer.h:237]   --->   Operation 111 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i40 %trunc_ln583, %zext_ln604" [./layer.h:237]   --->   Operation 112 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_4)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [./layer.h:237]   --->   Operation 113 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_4)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [./layer.h:237]   --->   Operation 114 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [./layer.h:237]   --->   Operation 115 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [./layer.h:237]   --->   Operation 116 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [./layer.h:237]   --->   Operation 117 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [./layer.h:237]   --->   Operation 118 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [./layer.h:237]   --->   Operation 119 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_2 = and i1 %and_ln581, %icmp_ln585" [./layer.h:237]   --->   Operation 120 'and' 'and_ln585_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [./layer.h:237]   --->   Operation 121 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [./layer.h:237]   --->   Operation 122 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [./layer.h:237]   --->   Operation 123 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (4.63ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i40 %shl_ln604, i40 %trunc_ln586" [./layer.h:237]   --->   Operation 124 'select' 'select_ln603' <Predicate = true> <Delay = 4.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_2" [./layer.h:237]   --->   Operation 125 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (1.56ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln585, i40 %select_ln588, i40 %trunc_ln583" [./layer.h:237]   --->   Operation 126 'select' 'select_ln603_4' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_4)   --->   "%or_ln603_3 = or i1 %and_ln585, %and_ln582" [./layer.h:237]   --->   Operation 127 'or' 'or_ln603_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_4 = or i1 %or_ln603, %or_ln603_3" [./layer.h:237]   --->   Operation 128 'or' 'or_ln603_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.58>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_6)   --->   "%select_ln603_5 = select i1 %or_ln603, i40 %select_ln603, i40 %select_ln603_4" [./layer.h:237]   --->   Operation 129 'select' 'select_ln603_5' <Predicate = (!icmp_ln237 & or_ln603_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (1.56ns) (out node of the LUT)   --->   "%select_ln603_6 = select i1 %or_ln603_4, i40 %select_ln603_5, i40 0" [./layer.h:237]   --->   Operation 130 'select' 'select_ln603_6' <Predicate = (!icmp_ln237)> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (1.76ns)   --->   "br label %6" [./layer.h:237]   --->   Operation 131 'br' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%storemerge = phi i40 [ %select_ln603_6, %_ifconv ], [ %update_0_V_load, %5 ]" [./layer.h:237]   --->   Operation 132 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (3.25ns)   --->   "store i40 %storemerge, i40* %cache_out_V_addr, align 8" [./layer.h:238]   --->   Operation 133 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 9216> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:236]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 3.25>
ST_9 : Operation 135 [1/2] (3.25ns)   --->   "%update_0_V_load = load i40* %update_0_V_addr, align 8" [./layer.h:238]   --->   Operation 135 'load' 'update_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 9216> <RAM>
ST_9 : Operation 136 [1/1] (1.76ns)   --->   "br label %6"   --->   Operation 136 'br' <Predicate = true> <Delay = 1.76>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:234) [6]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:234) [6]  (0 ns)
	'sub' operation ('sub_ln203', ./layer.h:237) [22]  (1.92 ns)

 <State 3>: 3.77ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./layer.h:235) [30]  (0 ns)
	'add' operation ('add_ln203', ./layer.h:237) [47]  (1.82 ns)
	'sub' operation ('sub_ln203_5', ./layer.h:237) [51]  (1.94 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ./layer.h:236) [54]  (0 ns)
	'add' operation ('add_ln237_2', ./layer.h:237) [64]  (1.81 ns)
	'getelementptr' operation ('cache_in_addr', ./layer.h:237) [66]  (0 ns)
	'load' operation ('v', ./layer.h:237) on array 'cache_in' [75]  (3.25 ns)

 <State 5>: 7.69ns
The critical path consists of the following:
	'load' operation ('v', ./layer.h:237) on array 'cache_in' [75]  (3.25 ns)
	'fpext' operation ('d', ./layer.h:237) [76]  (4.44 ns)

 <State 6>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', ./layer.h:237) [76]  (4.44 ns)
	'sub' operation ('F2', ./layer.h:237) [88]  (1.55 ns)
	'icmp' operation ('icmp_ln581', ./layer.h:237) [89]  (1.99 ns)
	'select' operation ('sh_amt', ./layer.h:237) [92]  (0.697 ns)

 <State 7>: 7.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603', ./layer.h:237) [97]  (1.99 ns)
	'and' operation ('and_ln603', ./layer.h:237) [116]  (0.978 ns)
	'select' operation ('select_ln603', ./layer.h:237) [117]  (4.64 ns)

 <State 8>: 6.58ns
The critical path consists of the following:
	'select' operation ('select_ln603_5', ./layer.h:237) [121]  (0 ns)
	'select' operation ('select_ln603_6', ./layer.h:237) [123]  (1.56 ns)
	multiplexor before 'phi' operation ('storemerge', ./layer.h:237) with incoming values : ('select_ln603_6', ./layer.h:237) ('update_0_V_load', ./layer.h:238) [129]  (1.77 ns)
	'phi' operation ('storemerge', ./layer.h:237) with incoming values : ('select_ln603_6', ./layer.h:237) ('update_0_V_load', ./layer.h:238) [129]  (0 ns)
	'store' operation ('store_ln238', ./layer.h:238) of variable 'storemerge', ./layer.h:237 on array 'cache_out_V' [130]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('update_0_V_load', ./layer.h:238) on array 'update_0_V' [126]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
