<stg><name>KAN</name>


<trans_list>

<trans id="764" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:44 %input_0_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_0

]]></Node>
<StgValue><ssdm name="input_0_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="6">
<![CDATA[
entry:46 %zext_ln5 = zext i6 %input_0_read

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %lut_0_0_0_addr = getelementptr i5 %lut_0_0_0, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="lut_0_0_0_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="6">
<![CDATA[
entry:48 %act_0_0_0 = load i6 %lut_0_0_0_addr

]]></Node>
<StgValue><ssdm name="act_0_0_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:49 %input_1_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_1

]]></Node>
<StgValue><ssdm name="input_1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="6">
<![CDATA[
entry:51 %zext_ln25 = zext i6 %input_1_read

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %lut_0_1_0_addr = getelementptr i6 %lut_0_1_0, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="lut_0_1_0_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6">
<![CDATA[
entry:53 %act_0_1_0 = load i6 %lut_0_1_0_addr

]]></Node>
<StgValue><ssdm name="act_0_1_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:54 %input_2_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_2

]]></Node>
<StgValue><ssdm name="input_2_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="6">
<![CDATA[
entry:56 %zext_ln45 = zext i6 %input_2_read

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %lut_0_2_0_addr = getelementptr i7 %lut_0_2_0, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="lut_0_2_0_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="6">
<![CDATA[
entry:58 %act_0_2_0 = load i6 %lut_0_2_0_addr

]]></Node>
<StgValue><ssdm name="act_0_2_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:59 %input_3_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_3

]]></Node>
<StgValue><ssdm name="input_3_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="6">
<![CDATA[
entry:61 %zext_ln65 = zext i6 %input_3_read

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %lut_0_3_0_addr = getelementptr i7 %lut_0_3_0, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="lut_0_3_0_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="6">
<![CDATA[
entry:63 %act_0_3_0 = load i6 %lut_0_3_0_addr

]]></Node>
<StgValue><ssdm name="act_0_3_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:64 %input_4_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_4

]]></Node>
<StgValue><ssdm name="input_4_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="6">
<![CDATA[
entry:66 %zext_ln85 = zext i6 %input_4_read

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %lut_0_4_0_addr = getelementptr i7 %lut_0_4_0, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="lut_0_4_0_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="6">
<![CDATA[
entry:68 %act_0_4_0 = load i6 %lut_0_4_0_addr

]]></Node>
<StgValue><ssdm name="act_0_4_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:69 %input_5_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_5

]]></Node>
<StgValue><ssdm name="input_5_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:74 %input_6_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_6

]]></Node>
<StgValue><ssdm name="input_6_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:79 %input_7_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_7

]]></Node>
<StgValue><ssdm name="input_7_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:84 %input_8_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_8

]]></Node>
<StgValue><ssdm name="input_8_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:89 %input_9_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_9

]]></Node>
<StgValue><ssdm name="input_9_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:94 %input_10_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_10

]]></Node>
<StgValue><ssdm name="input_10_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:99 %input_11_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_11

]]></Node>
<StgValue><ssdm name="input_11_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:104 %input_12_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_12

]]></Node>
<StgValue><ssdm name="input_12_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:109 %input_13_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_13

]]></Node>
<StgValue><ssdm name="input_13_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:114 %input_14_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_14

]]></Node>
<StgValue><ssdm name="input_14_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:119 %input_15_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_15

]]></Node>
<StgValue><ssdm name="input_15_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:175 %lut_0_0_1_addr = getelementptr i7 %lut_0_0_1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="lut_0_0_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="6">
<![CDATA[
entry:176 %act_0_0_1 = load i6 %lut_0_0_1_addr

]]></Node>
<StgValue><ssdm name="act_0_0_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178 %lut_0_1_1_addr = getelementptr i6 %lut_0_1_1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="lut_0_1_1_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6">
<![CDATA[
entry:179 %act_0_1_1 = load i6 %lut_0_1_1_addr

]]></Node>
<StgValue><ssdm name="act_0_1_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %lut_0_2_1_addr = getelementptr i8 %lut_0_2_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="lut_0_2_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="6">
<![CDATA[
entry:182 %act_0_2_1 = load i6 %lut_0_2_1_addr

]]></Node>
<StgValue><ssdm name="act_0_2_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:184 %lut_0_3_1_addr = getelementptr i8 %lut_0_3_1, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="lut_0_3_1_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="6">
<![CDATA[
entry:185 %act_0_3_1 = load i6 %lut_0_3_1_addr

]]></Node>
<StgValue><ssdm name="act_0_3_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:187 %lut_0_4_1_addr = getelementptr i5 %lut_0_4_1, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="lut_0_4_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="6">
<![CDATA[
entry:188 %act_0_4_1 = load i6 %lut_0_4_1_addr

]]></Node>
<StgValue><ssdm name="act_0_4_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:272 %lut_0_0_2_addr = getelementptr i5 %lut_0_0_2, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="lut_0_0_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="6">
<![CDATA[
entry:273 %act_0_0_2 = load i6 %lut_0_0_2_addr

]]></Node>
<StgValue><ssdm name="act_0_0_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:275 %lut_0_1_2_addr = getelementptr i6 %lut_0_1_2, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="lut_0_1_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="6">
<![CDATA[
entry:276 %act_0_1_2 = load i6 %lut_0_1_2_addr

]]></Node>
<StgValue><ssdm name="act_0_1_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:278 %lut_0_2_2_addr = getelementptr i6 %lut_0_2_2, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="lut_0_2_2_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6">
<![CDATA[
entry:279 %act_0_2_2 = load i6 %lut_0_2_2_addr

]]></Node>
<StgValue><ssdm name="act_0_2_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:281 %lut_0_3_2_addr = getelementptr i8 %lut_0_3_2, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="lut_0_3_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="6">
<![CDATA[
entry:282 %act_0_3_2 = load i6 %lut_0_3_2_addr

]]></Node>
<StgValue><ssdm name="act_0_3_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:284 %lut_0_4_2_addr = getelementptr i8 %lut_0_4_2, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="lut_0_4_2_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="6">
<![CDATA[
entry:285 %act_0_4_2 = load i6 %lut_0_4_2_addr

]]></Node>
<StgValue><ssdm name="act_0_4_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:369 %lut_0_0_3_addr = getelementptr i7 %lut_0_0_3, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="lut_0_0_3_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="6">
<![CDATA[
entry:370 %act_0_0_3 = load i6 %lut_0_0_3_addr

]]></Node>
<StgValue><ssdm name="act_0_0_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:372 %lut_0_1_3_addr = getelementptr i7 %lut_0_1_3, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="lut_0_1_3_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="7" op_0_bw="6">
<![CDATA[
entry:373 %act_0_1_3 = load i6 %lut_0_1_3_addr

]]></Node>
<StgValue><ssdm name="act_0_1_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:375 %lut_0_2_3_addr = getelementptr i8 %lut_0_2_3, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="lut_0_2_3_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="6">
<![CDATA[
entry:376 %act_0_2_3 = load i6 %lut_0_2_3_addr

]]></Node>
<StgValue><ssdm name="act_0_2_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:378 %lut_0_3_3_addr = getelementptr i6 %lut_0_3_3, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="lut_0_3_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="6" op_0_bw="6">
<![CDATA[
entry:379 %act_0_3_3 = load i6 %lut_0_3_3_addr

]]></Node>
<StgValue><ssdm name="act_0_3_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:381 %lut_0_4_3_addr = getelementptr i7 %lut_0_4_3, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="lut_0_4_3_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="6">
<![CDATA[
entry:382 %act_0_4_3 = load i6 %lut_0_4_3_addr

]]></Node>
<StgValue><ssdm name="act_0_4_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="6">
<![CDATA[
entry:48 %act_0_0_0 = load i6 %lut_0_0_0_addr

]]></Node>
<StgValue><ssdm name="act_0_0_0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6">
<![CDATA[
entry:53 %act_0_1_0 = load i6 %lut_0_1_0_addr

]]></Node>
<StgValue><ssdm name="act_0_1_0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="6">
<![CDATA[
entry:58 %act_0_2_0 = load i6 %lut_0_2_0_addr

]]></Node>
<StgValue><ssdm name="act_0_2_0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="6">
<![CDATA[
entry:63 %act_0_3_0 = load i6 %lut_0_3_0_addr

]]></Node>
<StgValue><ssdm name="act_0_3_0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="6">
<![CDATA[
entry:68 %act_0_4_0 = load i6 %lut_0_4_0_addr

]]></Node>
<StgValue><ssdm name="act_0_4_0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="6">
<![CDATA[
entry:71 %zext_ln105 = zext i6 %input_5_read

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %lut_0_5_0_addr = getelementptr i7 %lut_0_5_0, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="lut_0_5_0_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="6">
<![CDATA[
entry:73 %act_0_5_0 = load i6 %lut_0_5_0_addr

]]></Node>
<StgValue><ssdm name="act_0_5_0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="6">
<![CDATA[
entry:76 %zext_ln125 = zext i6 %input_6_read

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %lut_0_6_0_addr = getelementptr i6 %lut_0_6_0, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="lut_0_6_0_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6">
<![CDATA[
entry:78 %act_0_6_0 = load i6 %lut_0_6_0_addr

]]></Node>
<StgValue><ssdm name="act_0_6_0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="6">
<![CDATA[
entry:81 %zext_ln145 = zext i6 %input_7_read

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %lut_0_7_0_addr = getelementptr i3 %lut_0_7_0, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="lut_0_7_0_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="6">
<![CDATA[
entry:83 %act_0_7_0 = load i6 %lut_0_7_0_addr

]]></Node>
<StgValue><ssdm name="act_0_7_0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="6">
<![CDATA[
entry:86 %zext_ln165 = zext i6 %input_8_read

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %lut_0_8_0_addr = getelementptr i6 %lut_0_8_0, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="lut_0_8_0_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6">
<![CDATA[
entry:88 %act_0_8_0 = load i6 %lut_0_8_0_addr

]]></Node>
<StgValue><ssdm name="act_0_8_0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="5">
<![CDATA[
entry:124 %sext_ln30 = sext i5 %act_0_0_0

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="6">
<![CDATA[
entry:125 %sext_ln30_1 = sext i6 %act_0_1_0

]]></Node>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:126 %add_ln30 = add i7 %sext_ln30_1, i7 %sext_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="6">
<![CDATA[
entry:176 %act_0_0_1 = load i6 %lut_0_0_1_addr

]]></Node>
<StgValue><ssdm name="act_0_0_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6">
<![CDATA[
entry:179 %act_0_1_1 = load i6 %lut_0_1_1_addr

]]></Node>
<StgValue><ssdm name="act_0_1_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="6">
<![CDATA[
entry:182 %act_0_2_1 = load i6 %lut_0_2_1_addr

]]></Node>
<StgValue><ssdm name="act_0_2_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="6">
<![CDATA[
entry:185 %act_0_3_1 = load i6 %lut_0_3_1_addr

]]></Node>
<StgValue><ssdm name="act_0_3_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="6">
<![CDATA[
entry:188 %act_0_4_1 = load i6 %lut_0_4_1_addr

]]></Node>
<StgValue><ssdm name="act_0_4_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:190 %lut_0_5_1_addr = getelementptr i4 %lut_0_5_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="lut_0_5_1_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="6">
<![CDATA[
entry:191 %act_0_5_1 = load i6 %lut_0_5_1_addr

]]></Node>
<StgValue><ssdm name="act_0_5_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:193 %lut_0_6_1_addr = getelementptr i4 %lut_0_6_1, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="lut_0_6_1_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="6">
<![CDATA[
entry:194 %act_0_6_1 = load i6 %lut_0_6_1_addr

]]></Node>
<StgValue><ssdm name="act_0_6_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:196 %lut_0_7_1_addr = getelementptr i5 %lut_0_7_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="lut_0_7_1_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="6">
<![CDATA[
entry:197 %act_0_7_1 = load i6 %lut_0_7_1_addr

]]></Node>
<StgValue><ssdm name="act_0_7_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:199 %lut_0_8_1_addr = getelementptr i4 %lut_0_8_1, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="lut_0_8_1_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="6">
<![CDATA[
entry:200 %act_0_8_1 = load i6 %lut_0_8_1_addr

]]></Node>
<StgValue><ssdm name="act_0_8_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="6">
<![CDATA[
entry:223 %sext_ln49 = sext i6 %act_0_1_1

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:224 %add_ln49 = add i7 %sext_ln49, i7 %act_0_0_1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="7">
<![CDATA[
entry:225 %sext_ln49_1 = sext i7 %add_ln49

]]></Node>
<StgValue><ssdm name="sext_ln49_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="8">
<![CDATA[
entry:226 %sext_ln49_2 = sext i8 %act_0_2_1

]]></Node>
<StgValue><ssdm name="sext_ln49_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:227 %add_ln49_1 = add i9 %sext_ln49_1, i9 %sext_ln49_2

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="6">
<![CDATA[
entry:273 %act_0_0_2 = load i6 %lut_0_0_2_addr

]]></Node>
<StgValue><ssdm name="act_0_0_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="6">
<![CDATA[
entry:276 %act_0_1_2 = load i6 %lut_0_1_2_addr

]]></Node>
<StgValue><ssdm name="act_0_1_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6">
<![CDATA[
entry:279 %act_0_2_2 = load i6 %lut_0_2_2_addr

]]></Node>
<StgValue><ssdm name="act_0_2_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="6">
<![CDATA[
entry:282 %act_0_3_2 = load i6 %lut_0_3_2_addr

]]></Node>
<StgValue><ssdm name="act_0_3_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="6">
<![CDATA[
entry:285 %act_0_4_2 = load i6 %lut_0_4_2_addr

]]></Node>
<StgValue><ssdm name="act_0_4_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:287 %lut_0_5_2_addr = getelementptr i5 %lut_0_5_2, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="lut_0_5_2_addr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="6">
<![CDATA[
entry:288 %act_0_5_2 = load i6 %lut_0_5_2_addr

]]></Node>
<StgValue><ssdm name="act_0_5_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:290 %lut_0_6_2_addr = getelementptr i6 %lut_0_6_2, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="lut_0_6_2_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="6">
<![CDATA[
entry:291 %act_0_6_2 = load i6 %lut_0_6_2_addr

]]></Node>
<StgValue><ssdm name="act_0_6_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:293 %lut_0_7_2_addr = getelementptr i6 %lut_0_7_2, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="lut_0_7_2_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="6">
<![CDATA[
entry:294 %act_0_7_2 = load i6 %lut_0_7_2_addr

]]></Node>
<StgValue><ssdm name="act_0_7_2"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:296 %lut_0_8_2_addr = getelementptr i1 %lut_0_8_2, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="lut_0_8_2_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="6">
<![CDATA[
entry:297 %act_0_8_2 = load i6 %lut_0_8_2_addr

]]></Node>
<StgValue><ssdm name="act_0_8_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="5">
<![CDATA[
entry:319 %sext_ln68 = sext i5 %act_0_0_2

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:320 %add_ln68 = add i6 %act_0_1_2, i6 %sext_ln68

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="7" op_0_bw="6">
<![CDATA[
entry:321 %sext_ln68_1 = sext i6 %add_ln68

]]></Node>
<StgValue><ssdm name="sext_ln68_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="6">
<![CDATA[
entry:322 %sext_ln68_2 = sext i6 %act_0_2_2

]]></Node>
<StgValue><ssdm name="sext_ln68_2"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:323 %add_ln68_1 = add i7 %sext_ln68_1, i7 %sext_ln68_2

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="6">
<![CDATA[
entry:370 %act_0_0_3 = load i6 %lut_0_0_3_addr

]]></Node>
<StgValue><ssdm name="act_0_0_3"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="7" op_0_bw="6">
<![CDATA[
entry:373 %act_0_1_3 = load i6 %lut_0_1_3_addr

]]></Node>
<StgValue><ssdm name="act_0_1_3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="6">
<![CDATA[
entry:376 %act_0_2_3 = load i6 %lut_0_2_3_addr

]]></Node>
<StgValue><ssdm name="act_0_2_3"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="6" op_0_bw="6">
<![CDATA[
entry:379 %act_0_3_3 = load i6 %lut_0_3_3_addr

]]></Node>
<StgValue><ssdm name="act_0_3_3"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="6">
<![CDATA[
entry:382 %act_0_4_3 = load i6 %lut_0_4_3_addr

]]></Node>
<StgValue><ssdm name="act_0_4_3"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:384 %lut_0_5_3_addr = getelementptr i7 %lut_0_5_3, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="lut_0_5_3_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="6">
<![CDATA[
entry:385 %act_0_5_3 = load i6 %lut_0_5_3_addr

]]></Node>
<StgValue><ssdm name="act_0_5_3"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:387 %lut_0_6_3_addr = getelementptr i6 %lut_0_6_3, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="lut_0_6_3_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="6">
<![CDATA[
entry:388 %act_0_6_3 = load i6 %lut_0_6_3_addr

]]></Node>
<StgValue><ssdm name="act_0_6_3"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:390 %lut_0_7_3_addr = getelementptr i6 %lut_0_7_3, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="lut_0_7_3_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="6">
<![CDATA[
entry:391 %act_0_7_3 = load i6 %lut_0_7_3_addr

]]></Node>
<StgValue><ssdm name="act_0_7_3"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:393 %lut_0_8_3_addr = getelementptr i3 %lut_0_8_3, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="lut_0_8_3_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="3" op_0_bw="6">
<![CDATA[
entry:394 %act_0_8_3 = load i6 %lut_0_8_3_addr

]]></Node>
<StgValue><ssdm name="act_0_8_3"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="7">
<![CDATA[
entry:416 %sext_ln87 = sext i7 %act_0_0_3

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="7">
<![CDATA[
entry:417 %sext_ln87_1 = sext i7 %act_0_1_3

]]></Node>
<StgValue><ssdm name="sext_ln87_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:418 %add_ln87 = add i8 %sext_ln87_1, i8 %sext_ln87

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:419 %add_ln87_1 = add i8 %add_ln87, i8 %act_0_2_3

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="144" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="6">
<![CDATA[
entry:73 %act_0_5_0 = load i6 %lut_0_5_0_addr

]]></Node>
<StgValue><ssdm name="act_0_5_0"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6">
<![CDATA[
entry:78 %act_0_6_0 = load i6 %lut_0_6_0_addr

]]></Node>
<StgValue><ssdm name="act_0_6_0"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="6">
<![CDATA[
entry:83 %act_0_7_0 = load i6 %lut_0_7_0_addr

]]></Node>
<StgValue><ssdm name="act_0_7_0"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6">
<![CDATA[
entry:88 %act_0_8_0 = load i6 %lut_0_8_0_addr

]]></Node>
<StgValue><ssdm name="act_0_8_0"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="6">
<![CDATA[
entry:91 %zext_ln185 = zext i6 %input_9_read

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %lut_0_9_0_addr = getelementptr i6 %lut_0_9_0, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="lut_0_9_0_addr"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6">
<![CDATA[
entry:93 %act_0_9_0 = load i6 %lut_0_9_0_addr

]]></Node>
<StgValue><ssdm name="act_0_9_0"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="6">
<![CDATA[
entry:96 %zext_ln205 = zext i6 %input_10_read

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:97 %lut_0_10_0_addr = getelementptr i6 %lut_0_10_0, i64 0, i64 %zext_ln205

]]></Node>
<StgValue><ssdm name="lut_0_10_0_addr"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6">
<![CDATA[
entry:98 %act_0_10_0 = load i6 %lut_0_10_0_addr

]]></Node>
<StgValue><ssdm name="act_0_10_0"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="7">
<![CDATA[
entry:127 %sext_ln30_2 = sext i7 %add_ln30

]]></Node>
<StgValue><ssdm name="sext_ln30_2"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="7">
<![CDATA[
entry:128 %sext_ln30_3 = sext i7 %act_0_2_0

]]></Node>
<StgValue><ssdm name="sext_ln30_3"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:129 %add_ln30_1 = add i8 %sext_ln30_2, i8 %sext_ln30_3

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="7">
<![CDATA[
entry:130 %sext_ln30_4 = sext i7 %act_0_3_0

]]></Node>
<StgValue><ssdm name="sext_ln30_4"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:131 %add_ln30_2 = add i8 %add_ln30_1, i8 %sext_ln30_4

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="8">
<![CDATA[
entry:132 %sext_ln30_5 = sext i8 %add_ln30_2

]]></Node>
<StgValue><ssdm name="sext_ln30_5"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="7">
<![CDATA[
entry:133 %sext_ln30_6 = sext i7 %act_0_4_0

]]></Node>
<StgValue><ssdm name="sext_ln30_6"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:134 %add_ln30_3 = add i9 %sext_ln30_5, i9 %sext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="6">
<![CDATA[
entry:191 %act_0_5_1 = load i6 %lut_0_5_1_addr

]]></Node>
<StgValue><ssdm name="act_0_5_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="6">
<![CDATA[
entry:194 %act_0_6_1 = load i6 %lut_0_6_1_addr

]]></Node>
<StgValue><ssdm name="act_0_6_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="6">
<![CDATA[
entry:197 %act_0_7_1 = load i6 %lut_0_7_1_addr

]]></Node>
<StgValue><ssdm name="act_0_7_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="6">
<![CDATA[
entry:200 %act_0_8_1 = load i6 %lut_0_8_1_addr

]]></Node>
<StgValue><ssdm name="act_0_8_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:202 %lut_0_9_1_addr = getelementptr i3 %lut_0_9_1, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="lut_0_9_1_addr"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="6">
<![CDATA[
entry:203 %act_0_9_1 = load i6 %lut_0_9_1_addr

]]></Node>
<StgValue><ssdm name="act_0_9_1"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:205 %lut_0_10_1_addr = getelementptr i7 %lut_0_10_1, i64 0, i64 %zext_ln205

]]></Node>
<StgValue><ssdm name="lut_0_10_1_addr"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="6">
<![CDATA[
entry:206 %act_0_10_1 = load i6 %lut_0_10_1_addr

]]></Node>
<StgValue><ssdm name="act_0_10_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="9">
<![CDATA[
entry:228 %sext_ln49_3 = sext i9 %add_ln49_1

]]></Node>
<StgValue><ssdm name="sext_ln49_3"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="8">
<![CDATA[
entry:229 %sext_ln49_4 = sext i8 %act_0_3_1

]]></Node>
<StgValue><ssdm name="sext_ln49_4"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:230 %add_ln49_2 = add i10 %sext_ln49_3, i10 %sext_ln49_4

]]></Node>
<StgValue><ssdm name="add_ln49_2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="5">
<![CDATA[
entry:231 %sext_ln49_5 = sext i5 %act_0_4_1

]]></Node>
<StgValue><ssdm name="sext_ln49_5"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:232 %add_ln49_3 = add i10 %add_ln49_2, i10 %sext_ln49_5

]]></Node>
<StgValue><ssdm name="add_ln49_3"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="4">
<![CDATA[
entry:233 %sext_ln49_6 = sext i4 %act_0_5_1

]]></Node>
<StgValue><ssdm name="sext_ln49_6"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:234 %add_ln49_4 = add i10 %add_ln49_3, i10 %sext_ln49_6

]]></Node>
<StgValue><ssdm name="add_ln49_4"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="4">
<![CDATA[
entry:235 %sext_ln49_7 = sext i4 %act_0_6_1

]]></Node>
<StgValue><ssdm name="sext_ln49_7"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:236 %add_ln49_5 = add i10 %add_ln49_4, i10 %sext_ln49_7

]]></Node>
<StgValue><ssdm name="add_ln49_5"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="6">
<![CDATA[
entry:288 %act_0_5_2 = load i6 %lut_0_5_2_addr

]]></Node>
<StgValue><ssdm name="act_0_5_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="6">
<![CDATA[
entry:291 %act_0_6_2 = load i6 %lut_0_6_2_addr

]]></Node>
<StgValue><ssdm name="act_0_6_2"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="6">
<![CDATA[
entry:294 %act_0_7_2 = load i6 %lut_0_7_2_addr

]]></Node>
<StgValue><ssdm name="act_0_7_2"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="6">
<![CDATA[
entry:297 %act_0_8_2 = load i6 %lut_0_8_2_addr

]]></Node>
<StgValue><ssdm name="act_0_8_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:299 %lut_0_9_2_addr = getelementptr i5 %lut_0_9_2, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="lut_0_9_2_addr"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="6">
<![CDATA[
entry:300 %act_0_9_2 = load i6 %lut_0_9_2_addr

]]></Node>
<StgValue><ssdm name="act_0_9_2"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:302 %lut_0_10_2_addr = getelementptr i7 %lut_0_10_2, i64 0, i64 %zext_ln205

]]></Node>
<StgValue><ssdm name="lut_0_10_2_addr"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="6">
<![CDATA[
entry:303 %act_0_10_2 = load i6 %lut_0_10_2_addr

]]></Node>
<StgValue><ssdm name="act_0_10_2"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="7">
<![CDATA[
entry:324 %sext_ln68_3 = sext i7 %add_ln68_1

]]></Node>
<StgValue><ssdm name="sext_ln68_3"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="8">
<![CDATA[
entry:325 %sext_ln68_4 = sext i8 %act_0_3_2

]]></Node>
<StgValue><ssdm name="sext_ln68_4"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:326 %add_ln68_2 = add i9 %sext_ln68_3, i9 %sext_ln68_4

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="8">
<![CDATA[
entry:327 %sext_ln68_5 = sext i8 %act_0_4_2

]]></Node>
<StgValue><ssdm name="sext_ln68_5"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:328 %add_ln68_3 = add i9 %add_ln68_2, i9 %sext_ln68_5

]]></Node>
<StgValue><ssdm name="add_ln68_3"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="5">
<![CDATA[
entry:329 %sext_ln68_6 = sext i5 %act_0_5_2

]]></Node>
<StgValue><ssdm name="sext_ln68_6"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:330 %add_ln68_4 = add i9 %add_ln68_3, i9 %sext_ln68_6

]]></Node>
<StgValue><ssdm name="add_ln68_4"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="6">
<![CDATA[
entry:385 %act_0_5_3 = load i6 %lut_0_5_3_addr

]]></Node>
<StgValue><ssdm name="act_0_5_3"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="6">
<![CDATA[
entry:388 %act_0_6_3 = load i6 %lut_0_6_3_addr

]]></Node>
<StgValue><ssdm name="act_0_6_3"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="6">
<![CDATA[
entry:391 %act_0_7_3 = load i6 %lut_0_7_3_addr

]]></Node>
<StgValue><ssdm name="act_0_7_3"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="3" op_0_bw="6">
<![CDATA[
entry:394 %act_0_8_3 = load i6 %lut_0_8_3_addr

]]></Node>
<StgValue><ssdm name="act_0_8_3"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:396 %lut_0_9_3_addr = getelementptr i6 %lut_0_9_3, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="lut_0_9_3_addr"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="6">
<![CDATA[
entry:397 %act_0_9_3 = load i6 %lut_0_9_3_addr

]]></Node>
<StgValue><ssdm name="act_0_9_3"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:399 %lut_0_10_3_addr = getelementptr i7 %lut_0_10_3, i64 0, i64 %zext_ln205

]]></Node>
<StgValue><ssdm name="lut_0_10_3_addr"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="7" op_0_bw="6">
<![CDATA[
entry:400 %act_0_10_3 = load i6 %lut_0_10_3_addr

]]></Node>
<StgValue><ssdm name="act_0_10_3"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="8">
<![CDATA[
entry:420 %sext_ln87_2 = sext i8 %add_ln87_1

]]></Node>
<StgValue><ssdm name="sext_ln87_2"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="6">
<![CDATA[
entry:421 %sext_ln87_3 = sext i6 %act_0_3_3

]]></Node>
<StgValue><ssdm name="sext_ln87_3"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:422 %add_ln87_2 = add i9 %sext_ln87_2, i9 %sext_ln87_3

]]></Node>
<StgValue><ssdm name="add_ln87_2"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="9" op_0_bw="7">
<![CDATA[
entry:423 %sext_ln87_4 = sext i7 %act_0_4_3

]]></Node>
<StgValue><ssdm name="sext_ln87_4"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:424 %add_ln87_3 = add i9 %add_ln87_2, i9 %sext_ln87_4

]]></Node>
<StgValue><ssdm name="add_ln87_3"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="7">
<![CDATA[
entry:425 %sext_ln87_5 = sext i7 %act_0_5_3

]]></Node>
<StgValue><ssdm name="sext_ln87_5"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:426 %add_ln87_4 = add i9 %add_ln87_3, i9 %sext_ln87_5

]]></Node>
<StgValue><ssdm name="add_ln87_4"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="6">
<![CDATA[
entry:427 %sext_ln87_6 = sext i6 %act_0_6_3

]]></Node>
<StgValue><ssdm name="sext_ln87_6"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:428 %add_ln87_5 = add i9 %add_ln87_4, i9 %sext_ln87_6

]]></Node>
<StgValue><ssdm name="add_ln87_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="211" st_id="4" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6">
<![CDATA[
entry:93 %act_0_9_0 = load i6 %lut_0_9_0_addr

]]></Node>
<StgValue><ssdm name="act_0_9_0"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6">
<![CDATA[
entry:98 %act_0_10_0 = load i6 %lut_0_10_0_addr

]]></Node>
<StgValue><ssdm name="act_0_10_0"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="6">
<![CDATA[
entry:101 %zext_ln225 = zext i6 %input_11_read

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:102 %lut_0_11_0_addr = getelementptr i7 %lut_0_11_0, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="lut_0_11_0_addr"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="6">
<![CDATA[
entry:103 %act_0_11_0 = load i6 %lut_0_11_0_addr

]]></Node>
<StgValue><ssdm name="act_0_11_0"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="6">
<![CDATA[
entry:106 %zext_ln245 = zext i6 %input_12_read

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %lut_0_12_0_addr = getelementptr i8 %lut_0_12_0, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="lut_0_12_0_addr"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="6">
<![CDATA[
entry:108 %act_0_12_0 = load i6 %lut_0_12_0_addr

]]></Node>
<StgValue><ssdm name="act_0_12_0"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="7">
<![CDATA[
entry:135 %sext_ln30_7 = sext i7 %act_0_5_0

]]></Node>
<StgValue><ssdm name="sext_ln30_7"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:136 %add_ln30_4 = add i9 %add_ln30_3, i9 %sext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln30_4"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="6">
<![CDATA[
entry:137 %sext_ln30_8 = sext i6 %act_0_6_0

]]></Node>
<StgValue><ssdm name="sext_ln30_8"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:138 %add_ln30_5 = add i9 %add_ln30_4, i9 %sext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln30_5"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="3">
<![CDATA[
entry:139 %sext_ln30_9 = sext i3 %act_0_7_0

]]></Node>
<StgValue><ssdm name="sext_ln30_9"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:140 %add_ln30_6 = add i9 %add_ln30_5, i9 %sext_ln30_9

]]></Node>
<StgValue><ssdm name="add_ln30_6"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="6">
<![CDATA[
entry:141 %sext_ln30_10 = sext i6 %act_0_8_0

]]></Node>
<StgValue><ssdm name="sext_ln30_10"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:142 %add_ln30_7 = add i9 %add_ln30_6, i9 %sext_ln30_10

]]></Node>
<StgValue><ssdm name="add_ln30_7"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="6">
<![CDATA[
entry:203 %act_0_9_1 = load i6 %lut_0_9_1_addr

]]></Node>
<StgValue><ssdm name="act_0_9_1"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="6">
<![CDATA[
entry:206 %act_0_10_1 = load i6 %lut_0_10_1_addr

]]></Node>
<StgValue><ssdm name="act_0_10_1"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:208 %lut_0_11_1_addr = getelementptr i6 %lut_0_11_1, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="lut_0_11_1_addr"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6">
<![CDATA[
entry:209 %act_0_11_1 = load i6 %lut_0_11_1_addr

]]></Node>
<StgValue><ssdm name="act_0_11_1"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:211 %lut_0_12_1_addr = getelementptr i5 %lut_0_12_1, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="lut_0_12_1_addr"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="6">
<![CDATA[
entry:212 %act_0_12_1 = load i6 %lut_0_12_1_addr

]]></Node>
<StgValue><ssdm name="act_0_12_1"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="5">
<![CDATA[
entry:237 %sext_ln49_8 = sext i5 %act_0_7_1

]]></Node>
<StgValue><ssdm name="sext_ln49_8"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:238 %add_ln49_6 = add i10 %add_ln49_5, i10 %sext_ln49_8

]]></Node>
<StgValue><ssdm name="add_ln49_6"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="4">
<![CDATA[
entry:239 %sext_ln49_9 = sext i4 %act_0_8_1

]]></Node>
<StgValue><ssdm name="sext_ln49_9"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:240 %add_ln49_7 = add i10 %add_ln49_6, i10 %sext_ln49_9

]]></Node>
<StgValue><ssdm name="add_ln49_7"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="3">
<![CDATA[
entry:241 %sext_ln49_10 = sext i3 %act_0_9_1

]]></Node>
<StgValue><ssdm name="sext_ln49_10"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:242 %add_ln49_8 = add i10 %add_ln49_7, i10 %sext_ln49_10

]]></Node>
<StgValue><ssdm name="add_ln49_8"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="7">
<![CDATA[
entry:243 %sext_ln49_11 = sext i7 %act_0_10_1

]]></Node>
<StgValue><ssdm name="sext_ln49_11"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:244 %add_ln49_9 = add i10 %add_ln49_8, i10 %sext_ln49_11

]]></Node>
<StgValue><ssdm name="add_ln49_9"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="6">
<![CDATA[
entry:300 %act_0_9_2 = load i6 %lut_0_9_2_addr

]]></Node>
<StgValue><ssdm name="act_0_9_2"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="6">
<![CDATA[
entry:303 %act_0_10_2 = load i6 %lut_0_10_2_addr

]]></Node>
<StgValue><ssdm name="act_0_10_2"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:305 %lut_0_11_2_addr = getelementptr i6 %lut_0_11_2, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="lut_0_11_2_addr"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="6">
<![CDATA[
entry:306 %act_0_11_2 = load i6 %lut_0_11_2_addr

]]></Node>
<StgValue><ssdm name="act_0_11_2"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:308 %lut_0_12_2_addr = getelementptr i4 %lut_0_12_2, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="lut_0_12_2_addr"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="6">
<![CDATA[
entry:309 %act_0_12_2 = load i6 %lut_0_12_2_addr

]]></Node>
<StgValue><ssdm name="act_0_12_2"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="6">
<![CDATA[
entry:331 %sext_ln68_7 = sext i6 %act_0_6_2

]]></Node>
<StgValue><ssdm name="sext_ln68_7"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:332 %add_ln68_5 = add i9 %add_ln68_4, i9 %sext_ln68_7

]]></Node>
<StgValue><ssdm name="add_ln68_5"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="6">
<![CDATA[
entry:333 %sext_ln68_8 = sext i6 %act_0_7_2

]]></Node>
<StgValue><ssdm name="sext_ln68_8"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:334 %add_ln68_6 = add i9 %add_ln68_5, i9 %sext_ln68_8

]]></Node>
<StgValue><ssdm name="add_ln68_6"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="9" op_0_bw="1">
<![CDATA[
entry:335 %zext_ln68 = zext i1 %act_0_8_2

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:336 %add_ln68_7 = add i9 %add_ln68_6, i9 %zext_ln68

]]></Node>
<StgValue><ssdm name="add_ln68_7"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="5">
<![CDATA[
entry:337 %sext_ln68_9 = sext i5 %act_0_9_2

]]></Node>
<StgValue><ssdm name="sext_ln68_9"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:338 %add_ln68_8 = add i9 %add_ln68_7, i9 %sext_ln68_9

]]></Node>
<StgValue><ssdm name="add_ln68_8"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="6">
<![CDATA[
entry:397 %act_0_9_3 = load i6 %lut_0_9_3_addr

]]></Node>
<StgValue><ssdm name="act_0_9_3"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="7" op_0_bw="6">
<![CDATA[
entry:400 %act_0_10_3 = load i6 %lut_0_10_3_addr

]]></Node>
<StgValue><ssdm name="act_0_10_3"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:402 %lut_0_11_3_addr = getelementptr i5 %lut_0_11_3, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="lut_0_11_3_addr"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="6">
<![CDATA[
entry:403 %act_0_11_3 = load i6 %lut_0_11_3_addr

]]></Node>
<StgValue><ssdm name="act_0_11_3"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:405 %lut_0_12_3_addr = getelementptr i5 %lut_0_12_3, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="lut_0_12_3_addr"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="6">
<![CDATA[
entry:406 %act_0_12_3 = load i6 %lut_0_12_3_addr

]]></Node>
<StgValue><ssdm name="act_0_12_3"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="6">
<![CDATA[
entry:429 %sext_ln87_7 = sext i6 %act_0_7_3

]]></Node>
<StgValue><ssdm name="sext_ln87_7"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:430 %add_ln87_6 = add i9 %add_ln87_5, i9 %sext_ln87_7

]]></Node>
<StgValue><ssdm name="add_ln87_6"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="9" op_0_bw="3">
<![CDATA[
entry:431 %sext_ln87_8 = sext i3 %act_0_8_3

]]></Node>
<StgValue><ssdm name="sext_ln87_8"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:432 %add_ln87_7 = add i9 %add_ln87_6, i9 %sext_ln87_8

]]></Node>
<StgValue><ssdm name="add_ln87_7"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="9">
<![CDATA[
entry:433 %sext_ln87_9 = sext i9 %add_ln87_7

]]></Node>
<StgValue><ssdm name="sext_ln87_9"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="6">
<![CDATA[
entry:434 %sext_ln87_10 = sext i6 %act_0_9_3

]]></Node>
<StgValue><ssdm name="sext_ln87_10"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:435 %add_ln87_8 = add i10 %sext_ln87_9, i10 %sext_ln87_10

]]></Node>
<StgValue><ssdm name="add_ln87_8"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="7">
<![CDATA[
entry:436 %sext_ln87_11 = sext i7 %act_0_10_3

]]></Node>
<StgValue><ssdm name="sext_ln87_11"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:437 %add_ln87_9 = add i10 %add_ln87_8, i10 %sext_ln87_11

]]></Node>
<StgValue><ssdm name="add_ln87_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="270" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="6">
<![CDATA[
entry:103 %act_0_11_0 = load i6 %lut_0_11_0_addr

]]></Node>
<StgValue><ssdm name="act_0_11_0"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="6">
<![CDATA[
entry:108 %act_0_12_0 = load i6 %lut_0_12_0_addr

]]></Node>
<StgValue><ssdm name="act_0_12_0"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="6">
<![CDATA[
entry:111 %zext_ln265 = zext i6 %input_13_read

]]></Node>
<StgValue><ssdm name="zext_ln265"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:112 %lut_0_13_0_addr = getelementptr i5 %lut_0_13_0, i64 0, i64 %zext_ln265

]]></Node>
<StgValue><ssdm name="lut_0_13_0_addr"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="6">
<![CDATA[
entry:113 %act_0_13_0 = load i6 %lut_0_13_0_addr

]]></Node>
<StgValue><ssdm name="act_0_13_0"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="6">
<![CDATA[
entry:116 %zext_ln285 = zext i6 %input_14_read

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %lut_0_14_0_addr = getelementptr i8 %lut_0_14_0, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="lut_0_14_0_addr"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="6">
<![CDATA[
entry:118 %act_0_14_0 = load i6 %lut_0_14_0_addr

]]></Node>
<StgValue><ssdm name="act_0_14_0"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="6">
<![CDATA[
entry:121 %zext_ln305 = zext i6 %input_15_read

]]></Node>
<StgValue><ssdm name="zext_ln305"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %lut_0_15_0_addr = getelementptr i8 %lut_0_15_0, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="lut_0_15_0_addr"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="6">
<![CDATA[
entry:123 %act_0_15_0 = load i6 %lut_0_15_0_addr

]]></Node>
<StgValue><ssdm name="act_0_15_0"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="6">
<![CDATA[
entry:143 %sext_ln30_11 = sext i6 %act_0_9_0

]]></Node>
<StgValue><ssdm name="sext_ln30_11"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:144 %add_ln30_8 = add i9 %add_ln30_7, i9 %sext_ln30_11

]]></Node>
<StgValue><ssdm name="add_ln30_8"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="6">
<![CDATA[
entry:145 %sext_ln30_12 = sext i6 %act_0_10_0

]]></Node>
<StgValue><ssdm name="sext_ln30_12"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:146 %add_ln30_9 = add i9 %add_ln30_8, i9 %sext_ln30_12

]]></Node>
<StgValue><ssdm name="add_ln30_9"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="9">
<![CDATA[
entry:147 %sext_ln30_13 = sext i9 %add_ln30_9

]]></Node>
<StgValue><ssdm name="sext_ln30_13"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="7">
<![CDATA[
entry:148 %sext_ln30_14 = sext i7 %act_0_11_0

]]></Node>
<StgValue><ssdm name="sext_ln30_14"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:149 %add_ln30_10 = add i10 %sext_ln30_13, i10 %sext_ln30_14

]]></Node>
<StgValue><ssdm name="add_ln30_10"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="8">
<![CDATA[
entry:150 %sext_ln30_15 = sext i8 %act_0_12_0

]]></Node>
<StgValue><ssdm name="sext_ln30_15"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:151 %add_ln30_11 = add i10 %add_ln30_10, i10 %sext_ln30_15

]]></Node>
<StgValue><ssdm name="add_ln30_11"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6">
<![CDATA[
entry:209 %act_0_11_1 = load i6 %lut_0_11_1_addr

]]></Node>
<StgValue><ssdm name="act_0_11_1"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="6">
<![CDATA[
entry:212 %act_0_12_1 = load i6 %lut_0_12_1_addr

]]></Node>
<StgValue><ssdm name="act_0_12_1"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:214 %lut_0_13_1_addr = getelementptr i5 %lut_0_13_1, i64 0, i64 %zext_ln265

]]></Node>
<StgValue><ssdm name="lut_0_13_1_addr"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="6">
<![CDATA[
entry:215 %act_0_13_1 = load i6 %lut_0_13_1_addr

]]></Node>
<StgValue><ssdm name="act_0_13_1"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:217 %lut_0_14_1_addr = getelementptr i8 %lut_0_14_1, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="lut_0_14_1_addr"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="6">
<![CDATA[
entry:218 %act_0_14_1 = load i6 %lut_0_14_1_addr

]]></Node>
<StgValue><ssdm name="act_0_14_1"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:220 %lut_0_15_1_addr = getelementptr i6 %lut_0_15_1, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="lut_0_15_1_addr"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="6">
<![CDATA[
entry:221 %act_0_15_1 = load i6 %lut_0_15_1_addr

]]></Node>
<StgValue><ssdm name="act_0_15_1"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="6">
<![CDATA[
entry:245 %sext_ln49_12 = sext i6 %act_0_11_1

]]></Node>
<StgValue><ssdm name="sext_ln49_12"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:246 %add_ln49_10 = add i10 %add_ln49_9, i10 %sext_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_10"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="5">
<![CDATA[
entry:247 %sext_ln49_13 = sext i5 %act_0_12_1

]]></Node>
<StgValue><ssdm name="sext_ln49_13"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:248 %add_ln49_11 = add i10 %add_ln49_10, i10 %sext_ln49_13

]]></Node>
<StgValue><ssdm name="add_ln49_11"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="6">
<![CDATA[
entry:306 %act_0_11_2 = load i6 %lut_0_11_2_addr

]]></Node>
<StgValue><ssdm name="act_0_11_2"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="6">
<![CDATA[
entry:309 %act_0_12_2 = load i6 %lut_0_12_2_addr

]]></Node>
<StgValue><ssdm name="act_0_12_2"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:311 %lut_0_13_2_addr = getelementptr i3 %lut_0_13_2, i64 0, i64 %zext_ln265

]]></Node>
<StgValue><ssdm name="lut_0_13_2_addr"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="3" op_0_bw="6">
<![CDATA[
entry:312 %act_0_13_2 = load i6 %lut_0_13_2_addr

]]></Node>
<StgValue><ssdm name="act_0_13_2"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:314 %lut_0_14_2_addr = getelementptr i6 %lut_0_14_2, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="lut_0_14_2_addr"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="6">
<![CDATA[
entry:315 %act_0_14_2 = load i6 %lut_0_14_2_addr

]]></Node>
<StgValue><ssdm name="act_0_14_2"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:317 %lut_0_15_2_addr = getelementptr i8 %lut_0_15_2, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="lut_0_15_2_addr"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="6">
<![CDATA[
entry:318 %act_0_15_2 = load i6 %lut_0_15_2_addr

]]></Node>
<StgValue><ssdm name="act_0_15_2"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="9">
<![CDATA[
entry:339 %sext_ln68_10 = sext i9 %add_ln68_8

]]></Node>
<StgValue><ssdm name="sext_ln68_10"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="7">
<![CDATA[
entry:340 %sext_ln68_11 = sext i7 %act_0_10_2

]]></Node>
<StgValue><ssdm name="sext_ln68_11"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:341 %add_ln68_9 = add i10 %sext_ln68_10, i10 %sext_ln68_11

]]></Node>
<StgValue><ssdm name="add_ln68_9"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="6">
<![CDATA[
entry:342 %sext_ln68_12 = sext i6 %act_0_11_2

]]></Node>
<StgValue><ssdm name="sext_ln68_12"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:343 %add_ln68_10 = add i10 %add_ln68_9, i10 %sext_ln68_12

]]></Node>
<StgValue><ssdm name="add_ln68_10"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="4">
<![CDATA[
entry:344 %sext_ln68_13 = sext i4 %act_0_12_2

]]></Node>
<StgValue><ssdm name="sext_ln68_13"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:345 %add_ln68_11 = add i10 %add_ln68_10, i10 %sext_ln68_13

]]></Node>
<StgValue><ssdm name="add_ln68_11"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="6">
<![CDATA[
entry:403 %act_0_11_3 = load i6 %lut_0_11_3_addr

]]></Node>
<StgValue><ssdm name="act_0_11_3"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="6">
<![CDATA[
entry:406 %act_0_12_3 = load i6 %lut_0_12_3_addr

]]></Node>
<StgValue><ssdm name="act_0_12_3"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:408 %lut_0_13_3_addr = getelementptr i6 %lut_0_13_3, i64 0, i64 %zext_ln265

]]></Node>
<StgValue><ssdm name="lut_0_13_3_addr"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="6" op_0_bw="6">
<![CDATA[
entry:409 %act_0_13_3 = load i6 %lut_0_13_3_addr

]]></Node>
<StgValue><ssdm name="act_0_13_3"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:411 %lut_0_14_3_addr = getelementptr i8 %lut_0_14_3, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="lut_0_14_3_addr"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="6">
<![CDATA[
entry:412 %act_0_14_3 = load i6 %lut_0_14_3_addr

]]></Node>
<StgValue><ssdm name="act_0_14_3"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:414 %lut_0_15_3_addr = getelementptr i8 %lut_0_15_3, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="lut_0_15_3_addr"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="6">
<![CDATA[
entry:415 %act_0_15_3 = load i6 %lut_0_15_3_addr

]]></Node>
<StgValue><ssdm name="act_0_15_3"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="5">
<![CDATA[
entry:438 %sext_ln87_12 = sext i5 %act_0_11_3

]]></Node>
<StgValue><ssdm name="sext_ln87_12"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:439 %add_ln87_10 = add i10 %add_ln87_9, i10 %sext_ln87_12

]]></Node>
<StgValue><ssdm name="add_ln87_10"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="5">
<![CDATA[
entry:440 %sext_ln87_13 = sext i5 %act_0_12_3

]]></Node>
<StgValue><ssdm name="sext_ln87_13"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:441 %add_ln87_11 = add i10 %add_ln87_10, i10 %sext_ln87_13

]]></Node>
<StgValue><ssdm name="add_ln87_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="329" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="6">
<![CDATA[
entry:113 %act_0_13_0 = load i6 %lut_0_13_0_addr

]]></Node>
<StgValue><ssdm name="act_0_13_0"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="6">
<![CDATA[
entry:118 %act_0_14_0 = load i6 %lut_0_14_0_addr

]]></Node>
<StgValue><ssdm name="act_0_14_0"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="6">
<![CDATA[
entry:123 %act_0_15_0 = load i6 %lut_0_15_0_addr

]]></Node>
<StgValue><ssdm name="act_0_15_0"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="5">
<![CDATA[
entry:152 %sext_ln30_16 = sext i5 %act_0_13_0

]]></Node>
<StgValue><ssdm name="sext_ln30_16"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:153 %add_ln30_12 = add i10 %add_ln30_11, i10 %sext_ln30_16

]]></Node>
<StgValue><ssdm name="add_ln30_12"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="8">
<![CDATA[
entry:154 %sext_ln30_17 = sext i8 %act_0_14_0

]]></Node>
<StgValue><ssdm name="sext_ln30_17"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:155 %add_ln30_13 = add i10 %add_ln30_12, i10 %sext_ln30_17

]]></Node>
<StgValue><ssdm name="add_ln30_13"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="8">
<![CDATA[
entry:156 %sext_ln30_18 = sext i8 %act_0_15_0

]]></Node>
<StgValue><ssdm name="sext_ln30_18"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:157 %add_ln30_14 = add i10 %add_ln30_13, i10 %sext_ln30_18

]]></Node>
<StgValue><ssdm name="add_ln30_14"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="10">
<![CDATA[
entry:158 %trunc_ln30 = trunc i10 %add_ln30_13

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:159 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_14, i32 9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:160 %out_0_0 = add i8 %act_0_15_0, i8 %trunc_ln30

]]></Node>
<StgValue><ssdm name="out_0_0"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:161 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:162 %tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln30_14, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="6">
<![CDATA[
entry:215 %act_0_13_1 = load i6 %lut_0_13_1_addr

]]></Node>
<StgValue><ssdm name="act_0_13_1"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="6">
<![CDATA[
entry:218 %act_0_14_1 = load i6 %lut_0_14_1_addr

]]></Node>
<StgValue><ssdm name="act_0_14_1"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="6">
<![CDATA[
entry:221 %act_0_15_1 = load i6 %lut_0_15_1_addr

]]></Node>
<StgValue><ssdm name="act_0_15_1"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="6">
<![CDATA[
entry:222 %sext_ln48 = sext i6 %act_0_15_1

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="5">
<![CDATA[
entry:249 %sext_ln49_14 = sext i5 %act_0_13_1

]]></Node>
<StgValue><ssdm name="sext_ln49_14"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:250 %add_ln49_12 = add i10 %add_ln49_11, i10 %sext_ln49_14

]]></Node>
<StgValue><ssdm name="add_ln49_12"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="8">
<![CDATA[
entry:251 %sext_ln49_15 = sext i8 %act_0_14_1

]]></Node>
<StgValue><ssdm name="sext_ln49_15"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:252 %add_ln49_13 = add i10 %add_ln49_12, i10 %sext_ln49_15

]]></Node>
<StgValue><ssdm name="add_ln49_13"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="6">
<![CDATA[
entry:253 %sext_ln49_16 = sext i6 %act_0_15_1

]]></Node>
<StgValue><ssdm name="sext_ln49_16"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:254 %add_ln49_14 = add i10 %add_ln49_13, i10 %sext_ln49_16

]]></Node>
<StgValue><ssdm name="add_ln49_14"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="10">
<![CDATA[
entry:255 %trunc_ln49 = trunc i10 %add_ln49_13

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:256 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln49_14, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:257 %out_0_1 = add i8 %sext_ln48, i8 %trunc_ln49

]]></Node>
<StgValue><ssdm name="out_0_1"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:258 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln49_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:259 %tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln49_14, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="3" op_0_bw="6">
<![CDATA[
entry:312 %act_0_13_2 = load i6 %lut_0_13_2_addr

]]></Node>
<StgValue><ssdm name="act_0_13_2"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="6">
<![CDATA[
entry:315 %act_0_14_2 = load i6 %lut_0_14_2_addr

]]></Node>
<StgValue><ssdm name="act_0_14_2"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="6">
<![CDATA[
entry:318 %act_0_15_2 = load i6 %lut_0_15_2_addr

]]></Node>
<StgValue><ssdm name="act_0_15_2"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="3">
<![CDATA[
entry:346 %sext_ln68_14 = sext i3 %act_0_13_2

]]></Node>
<StgValue><ssdm name="sext_ln68_14"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:347 %add_ln68_12 = add i10 %add_ln68_11, i10 %sext_ln68_14

]]></Node>
<StgValue><ssdm name="add_ln68_12"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="6">
<![CDATA[
entry:348 %sext_ln68_15 = sext i6 %act_0_14_2

]]></Node>
<StgValue><ssdm name="sext_ln68_15"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:349 %add_ln68_13 = add i10 %add_ln68_12, i10 %sext_ln68_15

]]></Node>
<StgValue><ssdm name="add_ln68_13"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="8">
<![CDATA[
entry:350 %sext_ln68_16 = sext i8 %act_0_15_2

]]></Node>
<StgValue><ssdm name="sext_ln68_16"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:351 %add_ln68_14 = add i10 %add_ln68_13, i10 %sext_ln68_16

]]></Node>
<StgValue><ssdm name="add_ln68_14"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="10">
<![CDATA[
entry:352 %trunc_ln68 = trunc i10 %add_ln68_13

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:353 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln68_14, i32 9

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:354 %out_0_2 = add i8 %act_0_15_2, i8 %trunc_ln68

]]></Node>
<StgValue><ssdm name="out_0_2"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:355 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln68_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:356 %tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln68_14, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="6" op_0_bw="6">
<![CDATA[
entry:409 %act_0_13_3 = load i6 %lut_0_13_3_addr

]]></Node>
<StgValue><ssdm name="act_0_13_3"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="6">
<![CDATA[
entry:412 %act_0_14_3 = load i6 %lut_0_14_3_addr

]]></Node>
<StgValue><ssdm name="act_0_14_3"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="6">
<![CDATA[
entry:415 %act_0_15_3 = load i6 %lut_0_15_3_addr

]]></Node>
<StgValue><ssdm name="act_0_15_3"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="6">
<![CDATA[
entry:442 %sext_ln87_14 = sext i6 %act_0_13_3

]]></Node>
<StgValue><ssdm name="sext_ln87_14"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:443 %add_ln87_12 = add i10 %add_ln87_11, i10 %sext_ln87_14

]]></Node>
<StgValue><ssdm name="add_ln87_12"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="8">
<![CDATA[
entry:444 %sext_ln87_15 = sext i8 %act_0_14_3

]]></Node>
<StgValue><ssdm name="sext_ln87_15"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:445 %add_ln87_13 = add i10 %add_ln87_12, i10 %sext_ln87_15

]]></Node>
<StgValue><ssdm name="add_ln87_13"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="10">
<![CDATA[
entry:446 %sext_ln87_16 = sext i10 %add_ln87_13

]]></Node>
<StgValue><ssdm name="sext_ln87_16"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="8">
<![CDATA[
entry:447 %sext_ln87_17 = sext i8 %act_0_15_3

]]></Node>
<StgValue><ssdm name="sext_ln87_17"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:448 %add_ln87_14 = add i11 %sext_ln87_16, i11 %sext_ln87_17

]]></Node>
<StgValue><ssdm name="add_ln87_14"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="10">
<![CDATA[
entry:449 %trunc_ln87 = trunc i10 %add_ln87_13

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
entry:450 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln87_14, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:451 %out_0_3 = add i8 %act_0_15_3, i8 %trunc_ln87

]]></Node>
<StgValue><ssdm name="out_0_3"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
entry:452 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln87_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:453 %tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %add_ln87_14, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="387" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:163 %icmp_ln30 = icmp_ne  i2 %tmp_2, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:164 %or_ln30 = or i1 %tmp_1, i1 %icmp_ln30

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:165 %xor_ln30 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:166 %and_ln30 = and i1 %or_ln30, i1 %xor_ln30

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:167 %xor_ln30_1 = xor i1 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30_1"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:168 %icmp_ln30_1 = icmp_ne  i2 %tmp_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:169 %or_ln30_1 = or i1 %icmp_ln30_1, i1 %xor_ln30_1

]]></Node>
<StgValue><ssdm name="or_ln30_1"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:170 %and_ln30_1 = and i1 %or_ln30_1, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln30_1"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:171 %select_ln30 = select i1 %and_ln30, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:172 %or_ln30_2 = or i1 %and_ln30, i1 %and_ln30_1

]]></Node>
<StgValue><ssdm name="or_ln30_2"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:173 %out_0_0_1 = select i1 %or_ln30_2, i8 %select_ln30, i8 %out_0_0

]]></Node>
<StgValue><ssdm name="out_0_0_1"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:260 %icmp_ln49 = icmp_ne  i2 %tmp_5, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:261 %or_ln49 = or i1 %tmp_4, i1 %icmp_ln49

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:262 %xor_ln49 = xor i1 %tmp_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln49"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:263 %and_ln49 = and i1 %or_ln49, i1 %xor_ln49

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:264 %xor_ln49_1 = xor i1 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln49_1"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:265 %icmp_ln49_1 = icmp_ne  i2 %tmp_5, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln49_1"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:266 %or_ln49_1 = or i1 %icmp_ln49_1, i1 %xor_ln49_1

]]></Node>
<StgValue><ssdm name="or_ln49_1"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:267 %and_ln49_1 = and i1 %or_ln49_1, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln49_1"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:268 %select_ln49 = select i1 %and_ln49, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:269 %or_ln49_2 = or i1 %and_ln49, i1 %and_ln49_1

]]></Node>
<StgValue><ssdm name="or_ln49_2"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:270 %out_0_1_1 = select i1 %or_ln49_2, i8 %select_ln49, i8 %out_0_1

]]></Node>
<StgValue><ssdm name="out_0_1_1"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:357 %icmp_ln68 = icmp_ne  i2 %tmp_8, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:358 %or_ln68 = or i1 %tmp_7, i1 %icmp_ln68

]]></Node>
<StgValue><ssdm name="or_ln68"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:359 %xor_ln68 = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln68"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:360 %and_ln68 = and i1 %or_ln68, i1 %xor_ln68

]]></Node>
<StgValue><ssdm name="and_ln68"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:361 %xor_ln68_1 = xor i1 %tmp_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln68_1"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:362 %icmp_ln68_1 = icmp_ne  i2 %tmp_8, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln68_1"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:363 %or_ln68_1 = or i1 %icmp_ln68_1, i1 %xor_ln68_1

]]></Node>
<StgValue><ssdm name="or_ln68_1"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:364 %and_ln68_1 = and i1 %or_ln68_1, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln68_1"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:365 %select_ln68 = select i1 %and_ln68, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:366 %or_ln68_2 = or i1 %and_ln68, i1 %and_ln68_1

]]></Node>
<StgValue><ssdm name="or_ln68_2"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:367 %out_0_2_1 = select i1 %or_ln68_2, i8 %select_ln68, i8 %out_0_2

]]></Node>
<StgValue><ssdm name="out_0_2_1"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:454 %icmp_ln87 = icmp_ne  i3 %tmp_s, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:455 %or_ln87 = or i1 %tmp_11, i1 %icmp_ln87

]]></Node>
<StgValue><ssdm name="or_ln87"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:456 %xor_ln87 = xor i1 %tmp_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln87"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:457 %and_ln87 = and i1 %or_ln87, i1 %xor_ln87

]]></Node>
<StgValue><ssdm name="and_ln87"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:458 %xor_ln87_1 = xor i1 %tmp_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln87_1"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:459 %icmp_ln87_1 = icmp_ne  i3 %tmp_s, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln87_1"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:460 %or_ln87_1 = or i1 %icmp_ln87_1, i1 %xor_ln87_1

]]></Node>
<StgValue><ssdm name="or_ln87_1"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:461 %and_ln87_1 = and i1 %or_ln87_1, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln87_1"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:462 %select_ln87 = select i1 %and_ln87, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln87"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:463 %or_ln87_2 = or i1 %and_ln87, i1 %and_ln87_1

]]></Node>
<StgValue><ssdm name="or_ln87_2"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:464 %out_0_3_1 = select i1 %or_ln87_2, i8 %select_ln87, i8 %out_0_3

]]></Node>
<StgValue><ssdm name="out_0_3_1"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:466 %bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %out_0_0_1, i8 7

]]></Node>
<StgValue><ssdm name="bit_sel7"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:467 %xor_ln5 = xor i1 %bit_sel7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln5"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="8">
<![CDATA[
entry:468 %trunc_ln5 = trunc i8 %out_0_0_1

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry:469 %idx = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln5, i7 %trunc_ln5

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:470 %idx_1 = select i1 %bit_sel7, i8 %idx, i8 127

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="8">
<![CDATA[
entry:471 %sext_ln6 = sext i8 %idx_1

]]></Node>
<StgValue><ssdm name="sext_ln6"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:472 %lut_1_0_0_addr = getelementptr i8 %lut_1_0_0, i64 0, i64 %sext_ln6

]]></Node>
<StgValue><ssdm name="lut_1_0_0_addr"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8">
<![CDATA[
entry:473 %act_1_0_0 = load i8 %lut_1_0_0_addr

]]></Node>
<StgValue><ssdm name="act_1_0_0"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:475 %bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %out_0_1_1, i8 7

]]></Node>
<StgValue><ssdm name="bit_sel4"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:476 %xor_ln35 = xor i1 %bit_sel4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="7" op_0_bw="8">
<![CDATA[
entry:477 %trunc_ln35 = trunc i8 %out_0_1_1

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry:478 %idx_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln35, i7 %trunc_ln35

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:479 %idx_3 = select i1 %bit_sel4, i8 %idx_2, i8 127

]]></Node>
<StgValue><ssdm name="idx_3"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="8">
<![CDATA[
entry:480 %sext_ln36 = sext i8 %idx_3

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:481 %lut_1_1_0_addr = getelementptr i8 %lut_1_1_0, i64 0, i64 %sext_ln36

]]></Node>
<StgValue><ssdm name="lut_1_1_0_addr"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8">
<![CDATA[
entry:482 %act_1_1_0 = load i8 %lut_1_1_0_addr

]]></Node>
<StgValue><ssdm name="act_1_1_0"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:484 %bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %out_0_2_1, i8 7

]]></Node>
<StgValue><ssdm name="bit_sel1"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:485 %xor_ln65 = xor i1 %bit_sel1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="7" op_0_bw="8">
<![CDATA[
entry:486 %trunc_ln65 = trunc i8 %out_0_2_1

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry:487 %idx_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln65, i7 %trunc_ln65

]]></Node>
<StgValue><ssdm name="idx_4"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:488 %idx_5 = select i1 %bit_sel1, i8 %idx_4, i8 127

]]></Node>
<StgValue><ssdm name="idx_5"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="8">
<![CDATA[
entry:489 %sext_ln66 = sext i8 %idx_5

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:490 %lut_1_2_0_addr = getelementptr i8 %lut_1_2_0, i64 0, i64 %sext_ln66

]]></Node>
<StgValue><ssdm name="lut_1_2_0_addr"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8">
<![CDATA[
entry:491 %act_1_2_0 = load i8 %lut_1_2_0_addr

]]></Node>
<StgValue><ssdm name="act_1_2_0"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:493 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %out_0_3_1, i8 7

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:494 %xor_ln95 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln95"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="7" op_0_bw="8">
<![CDATA[
entry:495 %trunc_ln95 = trunc i8 %out_0_3_1

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry:496 %idx_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln95, i7 %trunc_ln95

]]></Node>
<StgValue><ssdm name="idx_6"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:497 %idx_7 = select i1 %bit_sel, i8 %idx_6, i8 127

]]></Node>
<StgValue><ssdm name="idx_7"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="8">
<![CDATA[
entry:498 %sext_ln96 = sext i8 %idx_7

]]></Node>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:499 %lut_1_3_0_addr = getelementptr i8 %lut_1_3_0, i64 0, i64 %sext_ln96

]]></Node>
<StgValue><ssdm name="lut_1_3_0_addr"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="8">
<![CDATA[
entry:500 %act_1_3_0 = load i8 %lut_1_3_0_addr

]]></Node>
<StgValue><ssdm name="act_1_3_0"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:526 %lut_1_0_1_addr = getelementptr i8 %lut_1_0_1, i64 0, i64 %sext_ln6

]]></Node>
<StgValue><ssdm name="lut_1_0_1_addr"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8">
<![CDATA[
entry:527 %act_1_0_1 = load i8 %lut_1_0_1_addr

]]></Node>
<StgValue><ssdm name="act_1_0_1"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:529 %lut_1_1_1_addr = getelementptr i7 %lut_1_1_1, i64 0, i64 %sext_ln36

]]></Node>
<StgValue><ssdm name="lut_1_1_1_addr"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="7" op_0_bw="8">
<![CDATA[
entry:530 %act_1_1_1 = load i8 %lut_1_1_1_addr

]]></Node>
<StgValue><ssdm name="act_1_1_1"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:532 %lut_1_2_1_addr = getelementptr i7 %lut_1_2_1, i64 0, i64 %sext_ln66

]]></Node>
<StgValue><ssdm name="lut_1_2_1_addr"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="8">
<![CDATA[
entry:533 %act_1_2_1 = load i8 %lut_1_2_1_addr

]]></Node>
<StgValue><ssdm name="act_1_2_1"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:535 %lut_1_3_1_addr = getelementptr i7 %lut_1_3_1, i64 0, i64 %sext_ln96

]]></Node>
<StgValue><ssdm name="lut_1_3_1_addr"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="7" op_0_bw="8">
<![CDATA[
entry:536 %act_1_3_1 = load i8 %lut_1_3_1_addr

]]></Node>
<StgValue><ssdm name="act_1_3_1"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:556 %lut_1_0_2_addr = getelementptr i7 %lut_1_0_2, i64 0, i64 %sext_ln6

]]></Node>
<StgValue><ssdm name="lut_1_0_2_addr"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="7" op_0_bw="8">
<![CDATA[
entry:557 %act_1_0_2 = load i8 %lut_1_0_2_addr

]]></Node>
<StgValue><ssdm name="act_1_0_2"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:559 %lut_1_1_2_addr = getelementptr i8 %lut_1_1_2, i64 0, i64 %sext_ln36

]]></Node>
<StgValue><ssdm name="lut_1_1_2_addr"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8">
<![CDATA[
entry:560 %act_1_1_2 = load i8 %lut_1_1_2_addr

]]></Node>
<StgValue><ssdm name="act_1_1_2"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:562 %lut_1_2_2_addr = getelementptr i8 %lut_1_2_2, i64 0, i64 %sext_ln66

]]></Node>
<StgValue><ssdm name="lut_1_2_2_addr"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8">
<![CDATA[
entry:563 %act_1_2_2 = load i8 %lut_1_2_2_addr

]]></Node>
<StgValue><ssdm name="act_1_2_2"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:565 %lut_1_3_2_addr = getelementptr i6 %lut_1_3_2, i64 0, i64 %sext_ln96

]]></Node>
<StgValue><ssdm name="lut_1_3_2_addr"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="6" op_0_bw="8">
<![CDATA[
entry:566 %act_1_3_2 = load i8 %lut_1_3_2_addr

]]></Node>
<StgValue><ssdm name="act_1_3_2"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:586 %lut_1_0_3_addr = getelementptr i4 %lut_1_0_3, i64 0, i64 %sext_ln6

]]></Node>
<StgValue><ssdm name="lut_1_0_3_addr"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="4" op_0_bw="8">
<![CDATA[
entry:587 %act_1_0_3 = load i8 %lut_1_0_3_addr

]]></Node>
<StgValue><ssdm name="act_1_0_3"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:589 %lut_1_1_3_addr = getelementptr i8 %lut_1_1_3, i64 0, i64 %sext_ln36

]]></Node>
<StgValue><ssdm name="lut_1_1_3_addr"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="8">
<![CDATA[
entry:590 %act_1_1_3 = load i8 %lut_1_1_3_addr

]]></Node>
<StgValue><ssdm name="act_1_1_3"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:592 %lut_1_2_3_addr = getelementptr i8 %lut_1_2_3, i64 0, i64 %sext_ln66

]]></Node>
<StgValue><ssdm name="lut_1_2_3_addr"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8">
<![CDATA[
entry:593 %act_1_2_3 = load i8 %lut_1_2_3_addr

]]></Node>
<StgValue><ssdm name="act_1_2_3"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:595 %lut_1_3_3_addr = getelementptr i8 %lut_1_3_3, i64 0, i64 %sext_ln96

]]></Node>
<StgValue><ssdm name="lut_1_3_3_addr"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8">
<![CDATA[
entry:596 %act_1_3_3 = load i8 %lut_1_3_3_addr

]]></Node>
<StgValue><ssdm name="act_1_3_3"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:623 %lut_1_0_4_addr = getelementptr i8 %lut_1_0_4, i64 0, i64 %sext_ln6

]]></Node>
<StgValue><ssdm name="lut_1_0_4_addr"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="8">
<![CDATA[
entry:624 %act_1_0_4 = load i8 %lut_1_0_4_addr

]]></Node>
<StgValue><ssdm name="act_1_0_4"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:626 %lut_1_1_4_addr = getelementptr i8 %lut_1_1_4, i64 0, i64 %sext_ln36

]]></Node>
<StgValue><ssdm name="lut_1_1_4_addr"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="8">
<![CDATA[
entry:627 %act_1_1_4 = load i8 %lut_1_1_4_addr

]]></Node>
<StgValue><ssdm name="act_1_1_4"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:629 %lut_1_2_4_addr = getelementptr i8 %lut_1_2_4, i64 0, i64 %sext_ln66

]]></Node>
<StgValue><ssdm name="lut_1_2_4_addr"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8">
<![CDATA[
entry:630 %act_1_2_4 = load i8 %lut_1_2_4_addr

]]></Node>
<StgValue><ssdm name="act_1_2_4"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:632 %lut_1_3_4_addr = getelementptr i7 %lut_1_3_4, i64 0, i64 %sext_ln96

]]></Node>
<StgValue><ssdm name="lut_1_3_4_addr"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="7" op_0_bw="8">
<![CDATA[
entry:633 %act_1_3_4 = load i8 %lut_1_3_4_addr

]]></Node>
<StgValue><ssdm name="act_1_3_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="495" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8">
<![CDATA[
entry:473 %act_1_0_0 = load i8 %lut_1_0_0_addr

]]></Node>
<StgValue><ssdm name="act_1_0_0"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8">
<![CDATA[
entry:482 %act_1_1_0 = load i8 %lut_1_1_0_addr

]]></Node>
<StgValue><ssdm name="act_1_1_0"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8">
<![CDATA[
entry:491 %act_1_2_0 = load i8 %lut_1_2_0_addr

]]></Node>
<StgValue><ssdm name="act_1_2_0"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="8">
<![CDATA[
entry:500 %act_1_3_0 = load i8 %lut_1_3_0_addr

]]></Node>
<StgValue><ssdm name="act_1_3_0"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:501 %add_ln94 = add i8 %act_1_1_0, i8 %act_1_0_0

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="9" op_0_bw="8">
<![CDATA[
entry:502 %sext_ln94 = sext i8 %add_ln94

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="9" op_0_bw="8">
<![CDATA[
entry:503 %sext_ln94_1 = sext i8 %act_1_2_0

]]></Node>
<StgValue><ssdm name="sext_ln94_1"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:504 %add_ln94_4 = add i8 %add_ln94, i8 %act_1_2_0

]]></Node>
<StgValue><ssdm name="add_ln94_4"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:505 %add_ln94_1 = add i9 %sext_ln94, i9 %sext_ln94_1

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:510 %add_ln94_3 = add i8 %act_1_3_0, i8 %add_ln94_4

]]></Node>
<StgValue><ssdm name="add_ln94_3"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8">
<![CDATA[
entry:527 %act_1_0_1 = load i8 %lut_1_0_1_addr

]]></Node>
<StgValue><ssdm name="act_1_0_1"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="7" op_0_bw="8">
<![CDATA[
entry:530 %act_1_1_1 = load i8 %lut_1_1_1_addr

]]></Node>
<StgValue><ssdm name="act_1_1_1"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="8">
<![CDATA[
entry:533 %act_1_2_1 = load i8 %lut_1_2_1_addr

]]></Node>
<StgValue><ssdm name="act_1_2_1"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="7" op_0_bw="8">
<![CDATA[
entry:536 %act_1_3_1 = load i8 %lut_1_3_1_addr

]]></Node>
<StgValue><ssdm name="act_1_3_1"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="7">
<![CDATA[
entry:537 %sext_ln100 = sext i7 %act_1_3_1

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="9" op_0_bw="8">
<![CDATA[
entry:538 %sext_ln101 = sext i8 %act_1_0_1

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="9" op_0_bw="7">
<![CDATA[
entry:539 %sext_ln101_1 = sext i7 %act_1_1_1

]]></Node>
<StgValue><ssdm name="sext_ln101_1"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:540 %add_ln101 = add i9 %sext_ln101_1, i9 %sext_ln101

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="7">
<![CDATA[
entry:541 %sext_ln101_2 = sext i7 %act_1_2_1

]]></Node>
<StgValue><ssdm name="sext_ln101_2"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:542 %add_ln101_1 = add i9 %add_ln101, i9 %sext_ln101_2

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="7">
<![CDATA[
entry:543 %sext_ln101_3 = sext i7 %act_1_3_1

]]></Node>
<StgValue><ssdm name="sext_ln101_3"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:544 %add_ln101_2 = add i9 %add_ln101_1, i9 %sext_ln101_3

]]></Node>
<StgValue><ssdm name="add_ln101_2"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="9">
<![CDATA[
entry:545 %trunc_ln101 = trunc i9 %add_ln101_1

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:546 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln101_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:547 %add_ln101_3 = add i8 %sext_ln100, i8 %trunc_ln101

]]></Node>
<StgValue><ssdm name="add_ln101_3"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:548 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln101_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="7" op_0_bw="8">
<![CDATA[
entry:557 %act_1_0_2 = load i8 %lut_1_0_2_addr

]]></Node>
<StgValue><ssdm name="act_1_0_2"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8">
<![CDATA[
entry:560 %act_1_1_2 = load i8 %lut_1_1_2_addr

]]></Node>
<StgValue><ssdm name="act_1_1_2"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8">
<![CDATA[
entry:563 %act_1_2_2 = load i8 %lut_1_2_2_addr

]]></Node>
<StgValue><ssdm name="act_1_2_2"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="6" op_0_bw="8">
<![CDATA[
entry:566 %act_1_3_2 = load i8 %lut_1_3_2_addr

]]></Node>
<StgValue><ssdm name="act_1_3_2"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="6">
<![CDATA[
entry:567 %sext_ln107 = sext i6 %act_1_3_2

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="7">
<![CDATA[
entry:568 %sext_ln108 = sext i7 %act_1_0_2

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:569 %add_ln108 = add i8 %act_1_1_2, i8 %sext_ln108

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="8">
<![CDATA[
entry:570 %sext_ln108_1 = sext i8 %add_ln108

]]></Node>
<StgValue><ssdm name="sext_ln108_1"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="9" op_0_bw="8">
<![CDATA[
entry:571 %sext_ln108_2 = sext i8 %act_1_2_2

]]></Node>
<StgValue><ssdm name="sext_ln108_2"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:572 %add_ln108_4 = add i8 %add_ln108, i8 %act_1_2_2

]]></Node>
<StgValue><ssdm name="add_ln108_4"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:573 %add_ln108_1 = add i9 %sext_ln108_1, i9 %sext_ln108_2

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="6">
<![CDATA[
entry:574 %sext_ln108_3 = sext i6 %act_1_3_2

]]></Node>
<StgValue><ssdm name="sext_ln108_3"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:575 %add_ln108_2 = add i9 %add_ln108_1, i9 %sext_ln108_3

]]></Node>
<StgValue><ssdm name="add_ln108_2"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:576 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln108_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:577 %add_ln108_3 = add i8 %sext_ln107, i8 %add_ln108_4

]]></Node>
<StgValue><ssdm name="add_ln108_3"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:578 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln108_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="4" op_0_bw="8">
<![CDATA[
entry:587 %act_1_0_3 = load i8 %lut_1_0_3_addr

]]></Node>
<StgValue><ssdm name="act_1_0_3"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="8">
<![CDATA[
entry:590 %act_1_1_3 = load i8 %lut_1_1_3_addr

]]></Node>
<StgValue><ssdm name="act_1_1_3"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8">
<![CDATA[
entry:593 %act_1_2_3 = load i8 %lut_1_2_3_addr

]]></Node>
<StgValue><ssdm name="act_1_2_3"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8">
<![CDATA[
entry:596 %act_1_3_3 = load i8 %lut_1_3_3_addr

]]></Node>
<StgValue><ssdm name="act_1_3_3"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="4">
<![CDATA[
entry:597 %sext_ln115 = sext i4 %act_1_0_3

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:598 %add_ln115 = add i8 %act_1_1_3, i8 %sext_ln115

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="8">
<![CDATA[
entry:599 %sext_ln115_1 = sext i8 %add_ln115

]]></Node>
<StgValue><ssdm name="sext_ln115_1"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="9" op_0_bw="8">
<![CDATA[
entry:600 %sext_ln115_2 = sext i8 %act_1_2_3

]]></Node>
<StgValue><ssdm name="sext_ln115_2"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:601 %add_ln115_4 = add i8 %add_ln115, i8 %act_1_2_3

]]></Node>
<StgValue><ssdm name="add_ln115_4"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:602 %add_ln115_1 = add i9 %sext_ln115_1, i9 %sext_ln115_2

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:607 %add_ln115_3 = add i8 %act_1_3_3, i8 %add_ln115_4

]]></Node>
<StgValue><ssdm name="add_ln115_3"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="8">
<![CDATA[
entry:624 %act_1_0_4 = load i8 %lut_1_0_4_addr

]]></Node>
<StgValue><ssdm name="act_1_0_4"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="8">
<![CDATA[
entry:627 %act_1_1_4 = load i8 %lut_1_1_4_addr

]]></Node>
<StgValue><ssdm name="act_1_1_4"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8">
<![CDATA[
entry:630 %act_1_2_4 = load i8 %lut_1_2_4_addr

]]></Node>
<StgValue><ssdm name="act_1_2_4"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="7" op_0_bw="8">
<![CDATA[
entry:633 %act_1_3_4 = load i8 %lut_1_3_4_addr

]]></Node>
<StgValue><ssdm name="act_1_3_4"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="7">
<![CDATA[
entry:634 %sext_ln121 = sext i7 %act_1_3_4

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="8">
<![CDATA[
entry:635 %sext_ln122 = sext i8 %act_1_0_4

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="8">
<![CDATA[
entry:636 %sext_ln122_1 = sext i8 %act_1_1_4

]]></Node>
<StgValue><ssdm name="sext_ln122_1"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:637 %add_ln122 = add i9 %sext_ln122_1, i9 %sext_ln122

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="9" op_0_bw="8">
<![CDATA[
entry:638 %sext_ln122_2 = sext i8 %act_1_2_4

]]></Node>
<StgValue><ssdm name="sext_ln122_2"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:639 %add_ln122_1 = add i9 %add_ln122, i9 %sext_ln122_2

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="10" op_0_bw="9">
<![CDATA[
entry:640 %sext_ln122_3 = sext i9 %add_ln122_1

]]></Node>
<StgValue><ssdm name="sext_ln122_3"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="10" op_0_bw="7">
<![CDATA[
entry:641 %sext_ln122_4 = sext i7 %act_1_3_4

]]></Node>
<StgValue><ssdm name="sext_ln122_4"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:642 %add_ln122_2 = add i10 %sext_ln122_3, i10 %sext_ln122_4

]]></Node>
<StgValue><ssdm name="add_ln122_2"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="9">
<![CDATA[
entry:643 %trunc_ln122 = trunc i9 %add_ln122_1

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:644 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln122_2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:645 %add_ln122_3 = add i8 %sext_ln121, i8 %trunc_ln122

]]></Node>
<StgValue><ssdm name="add_ln122_3"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:646 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln122_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:647 %tmp_20 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln122_2, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln11"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_4, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_5, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_6, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_7, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_8, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="587" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_9, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="588" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_10, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_11, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_12, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_13, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_14, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_15, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_4, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:45 %specmemcore_ln4 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_0_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:50 %specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_1_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln24"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:55 %specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_2_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln44"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:60 %specmemcore_ln64 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_3_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln64"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:65 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_4_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:70 %specmemcore_ln104 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_5_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln104"/></StgValue>
</operation>

<operation id="616" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:75 %specmemcore_ln124 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_6_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln124"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:80 %specmemcore_ln144 = specmemcore void @_ssdm_op_SpecMemCore, i3 %lut_0_7_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln144"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:85 %specmemcore_ln164 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_8_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln164"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:90 %specmemcore_ln184 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_9_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln184"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:95 %specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_10_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln204"/></StgValue>
</operation>

<operation id="621" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:100 %specmemcore_ln224 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_11_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln224"/></StgValue>
</operation>

<operation id="622" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:105 %specmemcore_ln244 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_12_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln244"/></StgValue>
</operation>

<operation id="623" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:110 %specmemcore_ln264 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_13_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln264"/></StgValue>
</operation>

<operation id="624" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:115 %specmemcore_ln284 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_14_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln284"/></StgValue>
</operation>

<operation id="625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:120 %specmemcore_ln304 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_15_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln304"/></StgValue>
</operation>

<operation id="626" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:174 %specmemcore_ln9 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_0_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln9"/></StgValue>
</operation>

<operation id="627" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:177 %specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_1_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln29"/></StgValue>
</operation>

<operation id="628" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:180 %specmemcore_ln49 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_2_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln49"/></StgValue>
</operation>

<operation id="629" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:183 %specmemcore_ln69 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_3_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln69"/></StgValue>
</operation>

<operation id="630" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:186 %specmemcore_ln89 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_4_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln89"/></StgValue>
</operation>

<operation id="631" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:189 %specmemcore_ln109 = specmemcore void @_ssdm_op_SpecMemCore, i4 %lut_0_5_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln109"/></StgValue>
</operation>

<operation id="632" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:192 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i4 %lut_0_6_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="633" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:195 %specmemcore_ln149 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_7_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln149"/></StgValue>
</operation>

<operation id="634" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:198 %specmemcore_ln169 = specmemcore void @_ssdm_op_SpecMemCore, i4 %lut_0_8_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln169"/></StgValue>
</operation>

<operation id="635" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:201 %specmemcore_ln189 = specmemcore void @_ssdm_op_SpecMemCore, i3 %lut_0_9_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln189"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:204 %specmemcore_ln209 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_10_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln209"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:207 %specmemcore_ln229 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_11_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln229"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:210 %specmemcore_ln249 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_12_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln249"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:213 %specmemcore_ln269 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_13_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln269"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:216 %specmemcore_ln289 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_14_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln289"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:219 %specmemcore_ln309 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_15_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln309"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:271 %specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_0_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:274 %specmemcore_ln34 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_1_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln34"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:277 %specmemcore_ln54 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_2_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln54"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:280 %specmemcore_ln74 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_3_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln74"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:283 %specmemcore_ln94 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_4_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln94"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:286 %specmemcore_ln114 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_5_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln114"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:289 %specmemcore_ln134 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_6_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln134"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:292 %specmemcore_ln154 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_7_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln154"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:295 %specmemcore_ln174 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lut_0_8_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln174"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:298 %specmemcore_ln194 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_9_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln194"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:301 %specmemcore_ln214 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_10_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln214"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:304 %specmemcore_ln234 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_11_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln234"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:307 %specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i4 %lut_0_12_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln254"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:310 %specmemcore_ln274 = specmemcore void @_ssdm_op_SpecMemCore, i3 %lut_0_13_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln274"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:313 %specmemcore_ln294 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_14_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln294"/></StgValue>
</operation>

<operation id="657" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:316 %specmemcore_ln314 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_15_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln314"/></StgValue>
</operation>

<operation id="658" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:368 %specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_0_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln19"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:371 %specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_1_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln39"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:374 %specmemcore_ln59 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_2_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln59"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:377 %specmemcore_ln79 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_3_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln79"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:380 %specmemcore_ln99 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_4_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln99"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:383 %specmemcore_ln119 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_5_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln119"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:386 %specmemcore_ln139 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_6_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln139"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:389 %specmemcore_ln159 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_7_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln159"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:392 %specmemcore_ln179 = specmemcore void @_ssdm_op_SpecMemCore, i3 %lut_0_8_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln179"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:395 %specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_9_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln199"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:398 %specmemcore_ln219 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_10_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln219"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:401 %specmemcore_ln239 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_11_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln239"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:404 %specmemcore_ln259 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_12_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln259"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:407 %specmemcore_ln279 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_13_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln279"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:410 %specmemcore_ln299 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_14_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln299"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:413 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_15_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:465 %specmemcore_ln4 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_0_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln4"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:474 %specmemcore_ln34 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_1_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln34"/></StgValue>
</operation>

<operation id="676" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:483 %specmemcore_ln64 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_2_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln64"/></StgValue>
</operation>

<operation id="677" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:492 %specmemcore_ln94 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_3_0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln94"/></StgValue>
</operation>

<operation id="678" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="10" op_0_bw="9">
<![CDATA[
entry:506 %sext_ln94_2 = sext i9 %add_ln94_1

]]></Node>
<StgValue><ssdm name="sext_ln94_2"/></StgValue>
</operation>

<operation id="679" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="8">
<![CDATA[
entry:507 %sext_ln94_3 = sext i8 %act_1_3_0

]]></Node>
<StgValue><ssdm name="sext_ln94_3"/></StgValue>
</operation>

<operation id="680" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:508 %add_ln94_2 = add i10 %sext_ln94_2, i10 %sext_ln94_3

]]></Node>
<StgValue><ssdm name="add_ln94_2"/></StgValue>
</operation>

<operation id="681" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:509 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln94_2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="682" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:511 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln94_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="683" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:512 %tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln94_2, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="684" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:513 %icmp_ln94 = icmp_ne  i2 %tmp_10, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="685" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:514 %or_ln94 = or i1 %tmp_14, i1 %icmp_ln94

]]></Node>
<StgValue><ssdm name="or_ln94"/></StgValue>
</operation>

<operation id="686" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:515 %xor_ln94 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94"/></StgValue>
</operation>

<operation id="687" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:516 %and_ln94 = and i1 %or_ln94, i1 %xor_ln94

]]></Node>
<StgValue><ssdm name="and_ln94"/></StgValue>
</operation>

<operation id="688" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:517 %xor_ln94_1 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln94_1"/></StgValue>
</operation>

<operation id="689" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:518 %icmp_ln94_1 = icmp_ne  i2 %tmp_10, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln94_1"/></StgValue>
</operation>

<operation id="690" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:519 %or_ln94_1 = or i1 %icmp_ln94_1, i1 %xor_ln94_1

]]></Node>
<StgValue><ssdm name="or_ln94_1"/></StgValue>
</operation>

<operation id="691" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:520 %and_ln94_1 = and i1 %or_ln94_1, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln94_1"/></StgValue>
</operation>

<operation id="692" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:521 %select_ln94 = select i1 %and_ln94, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="693" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:522 %or_ln94_2 = or i1 %and_ln94, i1 %and_ln94_1

]]></Node>
<StgValue><ssdm name="or_ln94_2"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:523 %select_ln94_1 = select i1 %or_ln94_2, i8 %select_ln94, i8 %add_ln94_3

]]></Node>
<StgValue><ssdm name="select_ln94_1"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:524 %write_ln94 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %output_0, i8 %select_ln94_1

]]></Node>
<StgValue><ssdm name="write_ln94"/></StgValue>
</operation>

<operation id="696" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:525 %specmemcore_ln10 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_0_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln10"/></StgValue>
</operation>

<operation id="697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:528 %specmemcore_ln40 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_1_1_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln40"/></StgValue>
</operation>

<operation id="698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:531 %specmemcore_ln70 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_1_2_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln70"/></StgValue>
</operation>

<operation id="699" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:534 %specmemcore_ln100 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_1_3_1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln100"/></StgValue>
</operation>

<operation id="700" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:549 %xor_ln101 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln101"/></StgValue>
</operation>

<operation id="701" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:550 %and_ln101 = and i1 %tmp_16, i1 %xor_ln101

]]></Node>
<StgValue><ssdm name="and_ln101"/></StgValue>
</operation>

<operation id="702" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:551 %select_ln101 = select i1 %and_ln101, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln101"/></StgValue>
</operation>

<operation id="703" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:552 %xor_ln101_1 = xor i1 %tmp_16, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="xor_ln101_1"/></StgValue>
</operation>

<operation id="704" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:553 %select_ln101_1 = select i1 %xor_ln101_1, i8 %select_ln101, i8 %add_ln101_3

]]></Node>
<StgValue><ssdm name="select_ln101_1"/></StgValue>
</operation>

<operation id="705" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:554 %write_ln101 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %output_1, i8 %select_ln101_1

]]></Node>
<StgValue><ssdm name="write_ln101"/></StgValue>
</operation>

<operation id="706" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:555 %specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_1_0_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln16"/></StgValue>
</operation>

<operation id="707" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:558 %specmemcore_ln46 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_1_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln46"/></StgValue>
</operation>

<operation id="708" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:561 %specmemcore_ln76 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_2_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln76"/></StgValue>
</operation>

<operation id="709" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:564 %specmemcore_ln106 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_1_3_2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln106"/></StgValue>
</operation>

<operation id="710" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:579 %xor_ln108 = xor i1 %tmp_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108"/></StgValue>
</operation>

<operation id="711" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:580 %and_ln108 = and i1 %tmp_18, i1 %xor_ln108

]]></Node>
<StgValue><ssdm name="and_ln108"/></StgValue>
</operation>

<operation id="712" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:581 %select_ln108 = select i1 %and_ln108, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln108"/></StgValue>
</operation>

<operation id="713" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:582 %xor_ln108_1 = xor i1 %tmp_18, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="xor_ln108_1"/></StgValue>
</operation>

<operation id="714" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:583 %select_ln108_1 = select i1 %xor_ln108_1, i8 %select_ln108, i8 %add_ln108_3

]]></Node>
<StgValue><ssdm name="select_ln108_1"/></StgValue>
</operation>

<operation id="715" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:584 %write_ln108 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %output_2, i8 %select_ln108_1

]]></Node>
<StgValue><ssdm name="write_ln108"/></StgValue>
</operation>

<operation id="716" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:585 %specmemcore_ln22 = specmemcore void @_ssdm_op_SpecMemCore, i4 %lut_1_0_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln22"/></StgValue>
</operation>

<operation id="717" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:588 %specmemcore_ln52 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_1_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln52"/></StgValue>
</operation>

<operation id="718" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:591 %specmemcore_ln82 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_2_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln82"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:594 %specmemcore_ln112 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_3_3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln112"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="9">
<![CDATA[
entry:603 %sext_ln115_3 = sext i9 %add_ln115_1

]]></Node>
<StgValue><ssdm name="sext_ln115_3"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="10" op_0_bw="8">
<![CDATA[
entry:604 %sext_ln115_4 = sext i8 %act_1_3_3

]]></Node>
<StgValue><ssdm name="sext_ln115_4"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:605 %add_ln115_2 = add i10 %sext_ln115_3, i10 %sext_ln115_4

]]></Node>
<StgValue><ssdm name="add_ln115_2"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:606 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln115_2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="724" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:608 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln115_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="725" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:609 %tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln115_2, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:610 %icmp_ln115 = icmp_ne  i2 %tmp_13, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:611 %or_ln115 = or i1 %tmp_21, i1 %icmp_ln115

]]></Node>
<StgValue><ssdm name="or_ln115"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:612 %xor_ln115 = xor i1 %tmp_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:613 %and_ln115 = and i1 %or_ln115, i1 %xor_ln115

]]></Node>
<StgValue><ssdm name="and_ln115"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:614 %xor_ln115_1 = xor i1 %tmp_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115_1"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:615 %icmp_ln115_1 = icmp_ne  i2 %tmp_13, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln115_1"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:616 %or_ln115_1 = or i1 %icmp_ln115_1, i1 %xor_ln115_1

]]></Node>
<StgValue><ssdm name="or_ln115_1"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:617 %and_ln115_1 = and i1 %or_ln115_1, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln115_1"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:618 %select_ln115 = select i1 %and_ln115, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:619 %or_ln115_2 = or i1 %and_ln115, i1 %and_ln115_1

]]></Node>
<StgValue><ssdm name="or_ln115_2"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:620 %select_ln115_1 = select i1 %or_ln115_2, i8 %select_ln115, i8 %add_ln115_3

]]></Node>
<StgValue><ssdm name="select_ln115_1"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:621 %write_ln115 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %output_3, i8 %select_ln115_1

]]></Node>
<StgValue><ssdm name="write_ln115"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:622 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_0_4, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:625 %specmemcore_ln58 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_1_4, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln58"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:628 %specmemcore_ln88 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_2_4, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln88"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:631 %specmemcore_ln118 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_1_3_4, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln118"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:648 %icmp_ln122 = icmp_ne  i2 %tmp_20, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:649 %or_ln122 = or i1 %tmp_24, i1 %icmp_ln122

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:650 %xor_ln122 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:651 %and_ln122 = and i1 %or_ln122, i1 %xor_ln122

]]></Node>
<StgValue><ssdm name="and_ln122"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:652 %xor_ln122_1 = xor i1 %tmp_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_1"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:653 %icmp_ln122_1 = icmp_ne  i2 %tmp_20, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln122_1"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:654 %or_ln122_1 = or i1 %icmp_ln122_1, i1 %xor_ln122_1

]]></Node>
<StgValue><ssdm name="or_ln122_1"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:655 %and_ln122_1 = and i1 %or_ln122_1, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln122_1"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:656 %select_ln122 = select i1 %and_ln122, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:657 %or_ln122_2 = or i1 %and_ln122, i1 %and_ln122_1

]]></Node>
<StgValue><ssdm name="or_ln122_2"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:658 %select_ln122_1 = select i1 %or_ln122_2, i8 %select_ln122, i8 %add_ln122_3

]]></Node>
<StgValue><ssdm name="select_ln122_1"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:659 %write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %output_4, i8 %select_ln122_1

]]></Node>
<StgValue><ssdm name="write_ln122"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0">
<![CDATA[
entry:660 %ret_ln124 = ret

]]></Node>
<StgValue><ssdm name="ret_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
