<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_dcu_mant</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_dcu_mant'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_dcu_mant')">kv_dcu_mant</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.41</td>
<td class="s8 cl rt"><a href="mod3506.html#Line" > 80.70</a></td>
<td class="s10 cl rt"><a href="mod3506.html#Cond" >100.00</a></td>
<td class="s4 cl rt"><a href="mod3506.html#Toggle" > 40.99</a></td>
<td class="s4 cl rt"><a href="mod3506.html#FSM" > 46.15</a></td>
<td class="s8 cl rt"><a href="mod3506.html#Branch" > 84.21</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3506.html#inst_tag_258539"  onclick="showContent('inst_tag_258539')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mant</a></td>
<td class="s7 cl rt"> 70.41</td>
<td class="s8 cl rt"><a href="mod3506.html#Line" > 80.70</a></td>
<td class="s10 cl rt"><a href="mod3506.html#Cond" >100.00</a></td>
<td class="s4 cl rt"><a href="mod3506.html#Toggle" > 40.99</a></td>
<td class="s4 cl rt"><a href="mod3506.html#FSM" > 46.15</a></td>
<td class="s8 cl rt"><a href="mod3506.html#Branch" > 84.21</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_dcu_mant'>
<hr>
<a name="inst_tag_258539"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_258539" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mant</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.41</td>
<td class="s8 cl rt"><a href="mod3506.html#Line" > 80.70</a></td>
<td class="s10 cl rt"><a href="mod3506.html#Cond" >100.00</a></td>
<td class="s4 cl rt"><a href="mod3506.html#Toggle" > 40.99</a></td>
<td class="s4 cl rt"><a href="mod3506.html#FSM" > 46.15</a></td>
<td class="s8 cl rt"><a href="mod3506.html#Branch" > 84.21</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.86</td>
<td class="s8 cl rt"> 80.70</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 43.22</td>
<td class="s4 cl rt"> 46.15</td>
<td class="s8 cl rt"> 84.21</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2531.html#inst_tag_182872" >gen_dcu.kv_dcu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77503" id="tag_urg_inst_77503">u_cctl_way_ix</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1662.html#inst_tag_86499" id="tag_urg_inst_86499">u_dcu_ix_rway</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_dcu_mant'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod3506.html" >kv_dcu_mant</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>57</td><td>46</td><td>80.70</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46740</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46749</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46758</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46767</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>46776</td><td>33</td><td>22</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46867</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>46873</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
46730                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
46731      1/1              if (!dcu_reset_n) begin
46732      1/1                  fsm_cs &lt;= {{(STATES - 1){1'b0}},1'b1};
46733                       end
46734      1/1              else if (fsm_en) begin
46735      1/1                  fsm_cs &lt;= fsm_ns;
46736                       end
                        MISSING_ELSE
46737                   end
46738                   
46739                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
46740      1/1              if (!dcu_reset_n) begin
46741      1/1                  mant_idx &lt;= {IDX_WIDTH{1'b0}};
46742                       end
46743      1/1              else if (mant_idx_en) begin
46744      1/1                  mant_idx &lt;= mant_idx_nx;
46745                       end
                        MISSING_ELSE
46746                   end
46747                   
46748                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
46749      1/1              if (!dcu_reset_n) begin
46750      1/1                  mant_grn &lt;= {(GRN_MSB - GRN_LSB + 1){1'b0}};
46751                       end
46752      1/1              else if (mant_grn_en) begin
46753      1/1                  mant_grn &lt;= mant_grn_nx;
46754                       end
                        MISSING_ELSE
46755                   end
46756                   
46757                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
46758      1/1              if (!dcu_reset_n) begin
46759      1/1                  mant_way &lt;= 4'd1;
46760                       end
46761      1/1              else if (mant_way_en) begin
46762      1/1                  mant_way &lt;= mant_way_nx;
46763                       end
                        MISSING_ELSE
46764                   end
46765                   
46766                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
46767      1/1              if (!dcu_reset_n) begin
46768      1/1                  wball_done &lt;= 1'b0;
46769                       end
46770      1/1              else if (wball_done_en) begin
46771      1/1                  wball_done &lt;= wball_done_nx;
46772                       end
                        MISSING_ELSE
46773                   end
46774                   
46775                   always @* begin
46776      1/1              fsm_ns = {STATES{1'b0}};
46777      1/1              case (1'b1)
46778                           fsm_cs[RESET]: begin
46779      1/1                      if (dcache_disable_init) begin
46780      <font color = "red">0/1     ==>                  fsm_ns[IDLE] = 1'b1;</font>
46781                               end
46782                               else begin
46783      1/1                          fsm_ns[INIT] = 1'b1;
46784                               end
46785      1/1                      fsm_en = 1'b1;
46786                           end
46787                           fsm_cs[INIT]: begin
46788      1/1                      fsm_ns[IDLE] = 1'b1;
46789      1/1                      fsm_en = init_last;
46790                           end
46791                           fsm_cs[IDLE]: begin
46792      1/1                      fsm_ns[CCTL0] = 1'b1;
46793      1/1                      fsm_en = dcu_ix_req &amp; ctl_idle;
46794                           end
46795                           fsm_cs[CCTL0]: begin
46796      1/1                      if (command_done) begin
46797      <font color = "red">0/1     ==>                  fsm_ns[CCTL3] = 1'b1;</font>
46798      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
46799                               end
46800                               else begin
46801      1/1                          fsm_ns[CCTL1] = 1'b1;
46802      1/1                          fsm_en = mant_req_ready;
46803                               end
46804                           end
46805                           fsm_cs[CCTL1]: begin
46806      1/1                      if (~dcu_ix_req) begin
46807      <font color = "red">0/1     ==>                  fsm_ns[IDLE] = 1'b1;</font>
46808      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
46809                               end
46810                               else begin
46811      1/1                          fsm_ns[CCTL0] = mant_ack_defer;
46812      1/1                          fsm_ns[CCTL2] = ~mant_ack_defer;
46813      1/1                          fsm_en = mant_ack_valid;
46814                               end
46815                           end
46816                           fsm_cs[CCTL2]: begin
46817      1/1                      if (~dcu_ix_req) begin
46818      <font color = "red">0/1     ==>                  fsm_ns[IDLE] = 1'b1;</font>
46819      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
46820                               end
46821      1/1                      else if (cctl_last | dcu_ix_fault) begin
46822      <font color = "red">0/1     ==>                  fsm_ns[CCTL3] = 1'b1;</font>
46823      <font color = "red">0/1     ==>                  fsm_en = evb_empty;</font>
46824                               end
46825                               else begin
46826      1/1                          fsm_ns[CCTL0] = 1'b1;
46827      1/1                          fsm_en = evb_empty;
46828                               end
46829                           end
46830                           fsm_cs[CCTL3]: begin
46831      <font color = "red">0/1     ==>              fsm_ns[IDLE] = 1'b1;</font>
46832      <font color = "red">0/1     ==>              fsm_en = ~dcu_ix_req;</font>
46833                           end
46834                           default: begin
46835      1/1                      fsm_ns = {STATES{1'b0}};
46836      1/1                      fsm_en = 1'b0;
46837                           end
46838                       endcase
46839                   end
46840                   
46841                   assign init_last = &amp;mant_idx;
46842                   assign cctl_last = ~cctl_all | (mant_idx_last &amp; mant_way_last);
46843                   assign mant_grn_last = &amp;mant_grn;
46844                   assign mant_idx_en = (fsm_init &amp; mant_req_ready) | (fsm_idle &amp; dcu_ix_req) | (fsm_cctl2 &amp; fsm_en &amp; cctl_idx_inc &amp; mant_way_last) | (fsm_cctl2 &amp; fsm_en &amp; cctl_grn_inc &amp; mant_way_last &amp; mant_grn_last);
46845                   assign mant_idx_add_one = mant_idx + {{(IDX_WIDTH - 1){1'b0}},1'b1};
46846                   assign mant_idx_nx = ({IDX_WIDTH{fsm_init}} &amp; mant_idx_add_one) | ({IDX_WIDTH{fsm_idle}} &amp; cctl_idx) | ({IDX_WIDTH{fsm_cctl2}} &amp; mant_idx_add_one);
46847                   assign mant_idx_last = &amp;mant_idx;
46848                   assign mant_grn_en = (fsm_idle &amp; dcu_ix_req) | (fsm_cctl2 &amp; fsm_en &amp; cctl_grn_inc);
46849                   assign mant_grn_add_one = mant_grn + {{(GRN_MSB - GRN_LSB){1'b0}},1'b1};
46850                   assign mant_grn_nx = ({(GRN_MSB - GRN_LSB + 1){fsm_idle}} &amp; cctl_grn) | ({(GRN_MSB - GRN_LSB + 1){fsm_cctl2}} &amp; mant_grn_add_one);
46851                   assign mant_way_en = fsm_reset | fsm_idle &amp; dcu_ix_req | (fsm_cctl2 &amp; fsm_en &amp; cctl_idx_inc) | (fsm_cctl2 &amp; fsm_en &amp; cctl_grn_inc &amp; mant_grn_last);
46852                   assign mant_way_nx = ({4{fsm_reset}}) | ({4{fsm_idle}} &amp; cctl_way) | ({4{fsm_cctl2}} &amp; mant_way_add_one);
46853                   assign mant_way_add_one = ({4{way1}} &amp; 4'd1) | ({4{way2}} &amp; {2'd0,mant_way[0],mant_way[1]}) | ({4{way4}} &amp; {mant_way[2:0],mant_way[3]});
46854                   assign mant_way_last = (way1) | (way2 &amp; mant_way[1]) | (way4 &amp; mant_way[3]);
46855                   kv_onehot2bin #(
46856                       .N(4)
46857                   ) u_dcu_ix_rway (
46858                       .out(dcu_ix_rway),
46859                       .in(mant_way)
46860                   );
46861                   assign wball_done_en = wball_done_set | wball_done_clr;
46862                   assign wball_done_nx = ~wball_done_clr &amp; (wball_done | wball_done_set);
46863                   assign wball_done_set = fsm_cctl3 &amp; cctl_all;
46864                   assign wball_done_clr = ~ctl_idle;
46865                   assign dcu_ix_ack = fsm_cctl3;
46866                   always @(posedge dcu_clk) begin
46867      1/1              if (mant_ack_valid) begin
46868      1/1                  dcu_ix_rdata &lt;= mant_ack_rdata;
46869                       end
                        MISSING_ELSE
46870                   end
46871                   
46872                   always @(posedge dcu_clk) begin
46873      1/1              if (dcu_ix_status_en) begin
46874      1/1                  dcu_ix_status &lt;= dcu_ix_status_nx;
46875                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod3506.html" >kv_dcu_mant</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46879
 EXPRESSION (mant_ack_valid ? mant_ack_status : evb_ecc_status)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46885
 EXPRESSION (cctl_all ? ({IDX_WIDTH {1'b0}}) : dcu_ix_addr[IDX_MSB:IDX_LSB])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       46898
 EXPRESSION (cctl_all ? 4'b1 : cctl_way_ix)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod3506.html" >kv_dcu_mant</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">26</td>
<td class="rt">10</td>
<td class="rt">38.46 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">566</td>
<td class="rt">232</td>
<td class="rt">40.99 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">283</td>
<td class="rt">116</td>
<td class="rt">40.99 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">283</td>
<td class="rt">116</td>
<td class="rt">40.99 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">26</td>
<td class="rt">10</td>
<td class="rt">38.46 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">566</td>
<td class="rt">232</td>
<td class="rt">40.99 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">283</td>
<td class="rt">116</td>
<td class="rt">40.99 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">283</td>
<td class="rt">116</td>
<td class="rt">40.99 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcache_disable_init</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ctl_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ix_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ix_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ix_command[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ix_command[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ix_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ix_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ix_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ix_raddr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ix_raddr[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ix_raddr[31:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ix_status[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_xcctl_ecc_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_xcctl_ecc_corr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mant_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_req_func[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_req_func[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_req_func[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_req_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_req_addr[12:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_req_addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_req_way[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_req_way[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_req_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mant_req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mant_ack_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mant_ack_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mant_ack_status[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mant_ack_defer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod3506.html" >kv_dcu_mant</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: fsm_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
<td>(Not included in score)</td>
</tr><tr class="s4">
<td>Transitions</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: fsm_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>CCTL0</td>
<td class="rt">46792</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>CCTL1</td>
<td class="rt">46801</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>CCTL2</td>
<td class="rt">46812</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>CCTL3</td>
<td class="rt">46797</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">46780</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INIT</td>
<td class="rt">46783</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RESET</td>
<td class="rt">46778</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>CCTL0->CCTL1</td>
<td class="rt">46801</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>CCTL0->CCTL3</td>
<td class="rt">46797</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CCTL1->CCTL0</td>
<td class="rt">46811</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>CCTL1->CCTL2</td>
<td class="rt">46812</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>CCTL1->IDLE</td>
<td class="rt">46807</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>CCTL2->CCTL0</td>
<td class="rt">46826</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>CCTL2->CCTL3</td>
<td class="rt">46822</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CCTL2->IDLE</td>
<td class="rt">46818</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CCTL3->IDLE</td>
<td class="rt">46831</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE->CCTL0</td>
<td class="rt">46792</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INIT->IDLE</td>
<td class="rt">46788</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RESET->IDLE</td>
<td class="rt">46780</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>RESET->INIT</td>
<td class="rt">46783</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod3506.html" >kv_dcu_mant</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">38</td>
<td class="rt">32</td>
<td class="rt">84.21 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46879</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46885</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">46898</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46740</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46749</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46758</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46767</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">46777</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46867</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">46873</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46879      assign dcu_ix_status_nx = mant_ack_valid ? mant_ack_status : evb_ecc_status;
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46885      assign cctl_idx = cctl_all ? {IDX_WIDTH{1'b0}} : dcu_ix_addr[IDX_MSB:IDX_LSB];
                                      <font color = "green">-1-</font>  
                                      <font color = "green">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46898      assign cctl_way = cctl_all ? 4'b0001 : cctl_way_ix;
                                      <font color = "green">-1-</font>  
                                      <font color = "green">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46731          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
46732              fsm_cs <= {{(STATES - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
46733          end
46734          else if (fsm_en) begin
                    <font color = "green">-2-</font>  
46735              fsm_cs <= fsm_ns;
           <font color = "green">        ==></font>
46736          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46740          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
46741              mant_idx <= {IDX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
46742          end
46743          else if (mant_idx_en) begin
                    <font color = "green">-2-</font>  
46744              mant_idx <= mant_idx_nx;
           <font color = "green">        ==></font>
46745          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46749          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
46750              mant_grn <= {(GRN_MSB - GRN_LSB + 1){1'b0}};
           <font color = "green">        ==></font>
46751          end
46752          else if (mant_grn_en) begin
                    <font color = "green">-2-</font>  
46753              mant_grn <= mant_grn_nx;
           <font color = "green">        ==></font>
46754          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46758          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
46759              mant_way <= 4'd1;
           <font color = "green">        ==></font>
46760          end
46761          else if (mant_way_en) begin
                    <font color = "green">-2-</font>  
46762              mant_way <= mant_way_nx;
           <font color = "green">        ==></font>
46763          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46767          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
46768              wball_done <= 1'b0;
           <font color = "green">        ==></font>
46769          end
46770          else if (wball_done_en) begin
                    <font color = "green">-2-</font>  
46771              wball_done <= wball_done_nx;
           <font color = "green">        ==></font>
46772          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46777          case (1'b1)
               <font color = "red">-1-</font>  
46778              fsm_cs[RESET]: begin
46779                  if (dcache_disable_init) begin
                       <font color = "red">-2-</font>  
46780                      fsm_ns[IDLE] = 1'b1;
           <font color = "red">                ==></font>
46781                  end
46782                  else begin
46783                      fsm_ns[INIT] = 1'b1;
           <font color = "green">                ==></font>
46784                  end
46785                  fsm_en = 1'b1;
46786              end
46787              fsm_cs[INIT]: begin
46788                  fsm_ns[IDLE] = 1'b1;
           <font color = "green">            ==></font>
46789                  fsm_en = init_last;
46790              end
46791              fsm_cs[IDLE]: begin
46792                  fsm_ns[CCTL0] = 1'b1;
           <font color = "green">            ==></font>
46793                  fsm_en = dcu_ix_req & ctl_idle;
46794              end
46795              fsm_cs[CCTL0]: begin
46796                  if (command_done) begin
                       <font color = "red">-3-</font>  
46797                      fsm_ns[CCTL3] = 1'b1;
           <font color = "red">                ==></font>
46798                      fsm_en = 1'b1;
46799                  end
46800                  else begin
46801                      fsm_ns[CCTL1] = 1'b1;
           <font color = "green">                ==></font>
46802                      fsm_en = mant_req_ready;
46803                  end
46804              end
46805              fsm_cs[CCTL1]: begin
46806                  if (~dcu_ix_req) begin
                       <font color = "red">-4-</font>  
46807                      fsm_ns[IDLE] = 1'b1;
           <font color = "red">                ==></font>
46808                      fsm_en = 1'b1;
46809                  end
46810                  else begin
46811                      fsm_ns[CCTL0] = mant_ack_defer;
           <font color = "green">                ==></font>
46812                      fsm_ns[CCTL2] = ~mant_ack_defer;
46813                      fsm_en = mant_ack_valid;
46814                  end
46815              end
46816              fsm_cs[CCTL2]: begin
46817                  if (~dcu_ix_req) begin
                       <font color = "red">-5-</font>  
46818                      fsm_ns[IDLE] = 1'b1;
           <font color = "red">                ==></font>
46819                      fsm_en = 1'b1;
46820                  end
46821                  else if (cctl_last | dcu_ix_fault) begin
                            <font color = "red">-6-</font>  
46822                      fsm_ns[CCTL3] = 1'b1;
           <font color = "red">                ==></font>
46823                      fsm_en = evb_empty;
46824                  end
46825                  else begin
46826                      fsm_ns[CCTL0] = 1'b1;
           <font color = "green">                ==></font>
46827                      fsm_en = evb_empty;
46828                  end
46829              end
46830              fsm_cs[CCTL3]: begin
46831                  fsm_ns[IDLE] = 1'b1;
           <font color = "red">            ==></font>
46832                  fsm_en = ~dcu_ix_req;
46833              end
46834              default: begin
46835                  fsm_ns = {STATES{1'b0}};
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>fsm_cs[RESET] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[RESET] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INIT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[IDLE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CCTL0] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[CCTL0] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CCTL1] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[CCTL1] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CCTL2] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CCTL2] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[CCTL2] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CCTL3] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46867          if (mant_ack_valid) begin
               <font color = "green">-1-</font>  
46868              dcu_ix_rdata <= mant_ack_rdata;
           <font color = "green">        ==></font>
46869          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
46873          if (dcu_ix_status_en) begin
               <font color = "green">-1-</font>  
46874              dcu_ix_status <= dcu_ix_status_nx;
           <font color = "green">        ==></font>
46875          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_258539">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_dcu_mant">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
