============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 11 2025  02:32:57 pm
  Module:                 cla_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[3]
       Endpoint: (R) S[7]

                   Capture    Launch  
      Path Delay:+    1572         -  
      Drv Adjust:+       0         0  
         Arrival:=    1572            
                                      
   Required Time:=    1572            
       Data Path:-    1572            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1572            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  B[3]                                  -       -     F     (arrival)                      2  5.3  1000     0       0    (-,-) 
  g66/X                                 -       A->X  F     sky130_fd_sc_hd__buf_1         2  7.0    68   334     334    (-,-) 
  GENERATE_PROPAGATE[3].PROPAGATE/g21/Y -       A->Y  R     sky130_fd_sc_hd__clkinv_1      1  3.7    34    55     388    (-,-) 
  GENERATE_PROPAGATE[3].PROPAGATE/g19/Y -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  5.5    54    55     443    (-,-) 
  GENERATE_PROPAGATE[3].PROPAGATE/g18/Y -       B->Y  R     sky130_fd_sc_hd__nand2_2       5 19.4   117   119     562    (-,-) 
  CLA1/g372/Y                           -       B->Y  F     sky130_fd_sc_hd__nand4_2       1  5.5    83   111     673    (-,-) 
  CLA1/g370/Y                           -       A->Y  R     sky130_fd_sc_hd__nand4_2       2  8.3    91    94     767    (-,-) 
  fopt54/X                              -       A->X  R     sky130_fd_sc_hd__buf_2         2  9.1    56   131     898    (-,-) 
  CLA8/g12/Y                            -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  9.6    63    60     958    (-,-) 
  CLA8/g11/Y                            -       A->Y  R     sky130_fd_sc_hd__nand2_4       2 13.3    64    74    1032    (-,-) 
  CLA8/g130/Y                           -       A->Y  F     sky130_fd_sc_hd__nand2_4       1  9.6    45    49    1082    (-,-) 
  CLA8/g129/Y                           -       A->Y  R     sky130_fd_sc_hd__nand2_4       2  9.1    49    58    1139    (-,-) 
  CLA8/g128/Y                           -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  5.6    39    47    1186    (-,-) 
  CLA8/g2/Y                             -       B->Y  R     sky130_fd_sc_hd__nand2b_2      1  5.9    54    65    1252    (-,-) 
  C6/g9/Y                               -       A->Y  F     sky130_fd_sc_hd__inv_2         1  5.6    22    35    1287    (-,-) 
  C6/g8/Y                               -       A->Y  R     sky130_fd_sc_hd__nand2_2       2 11.1    77    67    1354    (-,-) 
  S7/g6/Y                               -       A->Y  F     sky130_fd_sc_hd__nand2_2       1 17.6    81    90    1444    (-,-) 
  S7/g16/Y                              -       B->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   109   128    1572    (-,-) 
  S[7]                                  <<<     -     R     (port)                         -    -     -     0    1572    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------

