INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/usr_5bit/usr_5bit.srcs/sources_1/new/usr_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usr_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/usr_5bit/usr_5bit.srcs/sim_1/new/usr_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usr_5bit_tb
