Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../src/regfile.v" in library work
Compiling verilog include file "../src/cpu.vh"
Compiling verilog file "../src/mem_synth.v" in library work
Module <regfile> compiled
Compiling verilog file "../src/decode.v" in library work
Compiling verilog include file "../src/cpu.vh"
Module <mem> compiled
Compiling verilog file "../src/cpu.v" in library work
Compiling verilog include file "../src/cpu.vh"
Module <decode> compiled
Module <cpu> compiled
Module <rn_decode> compiled
Module <tristate> compiled
Module <register> compiled
Module <buffer> compiled
Compiling verilog file "../src/alu.v" in library work
Compiling verilog include file "../src/cpu.vh"
Module <nobus_buffer> compiled
Module <alu> compiled
No errors in compilation
Analysis of file <"cpu.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <cpu> in library <work> with parameters.
	F_C = "00000000000000000000000000000000"
	F_H = "00000000000000000000000000000001"
	F_N = "00000000000000000000000000000010"
	F_Z = "00000000000000000000000000000011"
	I_HILO = "00000000000000000000000000000100"
	I_LCDC = "00000000000000000000000000000001"
	I_SERIAL = "00000000000000000000000000000011"
	I_TIMA = "00000000000000000000000000000010"
	I_VBLANK = "00000000000000000000000000000000"

Analyzing hierarchy for module <tristate> in library <work> with parameters.
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <tristate> in library <work> with parameters.
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <mem> in library <work> with parameters.
	size = "00000000000000000000000001111111"
	use_memfile = "00000000000000000000000000000000"

Analyzing hierarchy for module <nobus_buffer> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <nobus_buffer> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000000101"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000001"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <alu> in library <work> with parameters.
	F_C = "00000000000000000000000000000000"
	F_H = "00000000000000000000000000000001"
	F_N = "00000000000000000000000000000010"
	F_Z = "00000000000000000000000000000011"

Analyzing hierarchy for module <regfile> in library <work>.

Analyzing hierarchy for module <decode> in library <work> with parameters.
	F_C = "00000000000000000000000000000000"
	F_H = "00000000000000000000000000000001"
	F_N = "00000000000000000000000000000010"
	F_Z = "00000000000000000000000000000011"

Analyzing hierarchy for module <rn_decode> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <cpu>.
	F_C = 32'sb00000000000000000000000000000000
	F_H = 32'sb00000000000000000000000000000001
	F_N = 32'sb00000000000000000000000000000010
	F_Z = 32'sb00000000000000000000000000000011
	I_HILO = 32'sb00000000000000000000000000000100
	I_LCDC = 32'sb00000000000000000000000000000001
	I_SERIAL = 32'sb00000000000000000000000000000011
	I_TIMA = 32'sb00000000000000000000000000000010
	I_VBLANK = 32'sb00000000000000000000000000000000
Module <cpu> is correct for synthesis.
 
Analyzing module <tristate.1> in library <work>.
	width = 32'sb00000000000000000000000000001000
Module <tristate.1> is correct for synthesis.
 
Analyzing module <tristate.2> in library <work>.
	width = 32'sb00000000000000000000000000010000
Module <tristate.2> is correct for synthesis.
 
Analyzing module <mem> in library <work>.
	size = 32'sb00000000000000000000000001111111
	use_memfile = 32'sb00000000000000000000000000000000
INFO:Xst:1433 - Contents of array <data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <mem> is correct for synthesis.
 
Analyzing module <nobus_buffer.1> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000001000
Module <nobus_buffer.1> is correct for synthesis.
 
Analyzing module <nobus_buffer.2> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000010000
Module <nobus_buffer.2> is correct for synthesis.
 
Analyzing module <register.1> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000001000
Module <register.1> is correct for synthesis.
 
Analyzing module <register.2> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000000101
Module <register.2> is correct for synthesis.
 
Analyzing module <register.3> in library <work>.
	reset_value = 32'sb00000000000000000000000000000001
	width = 32'sb00000000000000000000000000000001
Module <register.3> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
	F_C = 32'sb00000000000000000000000000000000
	F_H = 32'sb00000000000000000000000000000001
	F_N = 32'sb00000000000000000000000000000010
	F_Z = 32'sb00000000000000000000000000000011
Module <alu> is correct for synthesis.
 
Analyzing module <regfile> in library <work>.
Module <regfile> is correct for synthesis.
 
Analyzing module <decode> in library <work>.
	F_C = 32'sb00000000000000000000000000000000
	F_H = 32'sb00000000000000000000000000000001
	F_N = 32'sb00000000000000000000000000000010
	F_Z = 32'sb00000000000000000000000000000011
Module <decode> is correct for synthesis.
 
Analyzing module <rn_decode> in library <work>.
Module <rn_decode> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <mem> has a constant value of 1111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <regfile> has a constant value of 101 during circuit operation. The register is replaced by logic.

Synthesizing Unit <tristate_1>.
    Related source file is "../src/cpu.v".
    Found 8-bit tristate buffer for signal <out>.
    Summary:
	inferred   8 Tristate(s).
Unit <tristate_1> synthesized.


Synthesizing Unit <tristate_2>.
    Related source file is "../src/cpu.v".
    Found 16-bit tristate buffer for signal <out>.
    Summary:
	inferred  16 Tristate(s).
Unit <tristate_2> synthesized.


Synthesizing Unit <mem>.
    Related source file is "../src/mem_synth.v".
WARNING:Xst:647 - Input <addr_ext<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <data_ext_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit tristate buffer for signal <data_ext>.
    Found 8-bit 127-to-1 multiplexer for signal <$varindex0000> created at line 39.
    Found 1016-bit register for signal <data>.
INFO:Xst:738 - HDL ADVISOR - 1016 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <mem> synthesized.


Synthesizing Unit <nobus_buffer_1>.
    Related source file is "../src/cpu.v".
    Found 8-bit tristate buffer for signal <bus>.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <nobus_buffer_1> synthesized.


Synthesizing Unit <nobus_buffer_2>.
    Related source file is "../src/cpu.v".
    Found 16-bit tristate buffer for signal <bus>.
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <nobus_buffer_2> synthesized.


Synthesizing Unit <register_1>.
    Related source file is "../src/cpu.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <register_1> synthesized.


Synthesizing Unit <register_2>.
    Related source file is "../src/cpu.v".
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <register_2> synthesized.


Synthesizing Unit <register_3>.
    Related source file is "../src/cpu.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <register_3> synthesized.


Synthesizing Unit <alu>.
    Related source file is "../src/alu.v".
WARNING:Xst:646 - Signal <result_low> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <result_high> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intermediate_result2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intermediate_result1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0000> created at line 98.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0001> created at line 98.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0002> created at line 98.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0003> created at line 98.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0004> created at line 98.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0005> created at line 98.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0006> created at line 98.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0007> created at line 98.
    Found 8-bit subtractor for signal <intermediate_result1$sub0000> created at line 153.
    Found 9-bit adder for signal <old_intermediate_result1_14$addsub0000> created at line 139.
    Found 8-bit comparator greater for signal <old_intermediate_result1_14$cmp_gt0000> created at line 137.
    Found 9-bit comparator greater for signal <old_intermediate_result2_16$cmp_gt0000> created at line 144.
    Found 9-bit addsub for signal <old_intermediate_result2_16$share0000>.
    Found 5-bit adder for signal <old_result_high_13$addsub0000> created at line 121.
    Found 5-bit adder for signal <old_result_high_9$addsub0000> created at line 81.
    Found 5-bit adder for signal <old_result_low_5$addsub0000> created at line 58.
    Found 5-bit adder for signal <old_result_low_8$addsub0000> created at line 77.
    Found 5-bit adder for signal <old_result_low_8$addsub0001> created at line 77.
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "../src/regfile.v".
WARNING:Xst:647 - Input <halt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 5-to-1 multiplexer for signal <$varindex0000> created at line 122.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <regfile> synthesized.


Synthesizing Unit <rn_decode>.
    Related source file is "../src/cpu.v".
Unit <rn_decode> synthesized.


Synthesizing Unit <decode>.
    Related source file is "../src/decode.v".
WARNING:Xst:646 - Signal <t_cycle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_cycles> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_cycle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <debug_halt>.
    Found 1-bit register for signal <branch_taken>.
    Found 1-bit register for signal <cb>.
    Found 1-bit register for signal <continue_pressed>.
    Found 5-bit register for signal <cycle>.
    Found 1-bit register for signal <halted>.
    Found 1-bit register for signal <interrupt_handle>.
    Found 4-bit comparator equal for signal <next_cb$cmp_eq0000> created at line 2263.
    Found 6-bit adder for signal <next_cycle_high>.
    Found 1-bit register for signal <step_inst>.
    Found 1-bit register for signal <step_pressed>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <decode> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "../src/cpu.v".
WARNING:Xst:646 - Signal <interrupt_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flags<2:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <$old_interrupt_sel_2> of Case statement line 163 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <$old_interrupt_sel_2> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <$old_interrupt_sel_2>.
    Found 16-bit subtractor for signal <high_mem_addr>.
    Found 16-bit tristate buffer for signal <addr_ext_in>.
    Found 16-bit comparator equal for signal <bp_pc>.
    Found 16-bit comparator greatequal for signal <high_mem$cmp_le0000> created at line 81.
    Found 16-bit comparator lessequal for signal <high_mem$cmp_le0001> created at line 81.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  16 Tristate(s).
Unit <cpu> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 16-bit adder                                          : 1
 16-bit subtractor                                     : 2
 5-bit adder                                           : 12
 5-bit adder carry in                                  : 1
 6-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit addsub                                          : 1
# Registers                                            : 226
 1-bit register                                        : 89
 16-bit register                                       : 1
 5-bit register                                        : 3
 8-bit register                                        : 133
# Comparators                                          : 6
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 5-to-1 multiplexer                             : 2
 8-bit 127-to-1 multiplexer                            : 1
# Tristates                                            : 13
 16-bit tristate buffer                                : 4
 8-bit tristate buffer                                 : 9
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <q_0> (without init value) has a constant value of 0 in block <F_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_1> (without init value) has a constant value of 0 in block <F_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <F_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <F_reg>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 16-bit adder                                          : 1
 16-bit subtractor                                     : 2
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 1
 5-bit adder                                           : 5
 5-bit adder carry in                                  : 3
 6-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit addsub                                          : 1
# Registers                                            : 1184
 Flip-Flops                                            : 1184
# Comparators                                          : 6
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 5-to-1 multiplexer                             : 2
 8-bit 127-to-1 multiplexer                            : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit cpu: 24 internal tristates are replaced by logic (pull-up yes): N11, N12, N13, N14, N15, N16, N17, N18, addr_ext_in<0>, addr_ext_in<10>, addr_ext_in<11>, addr_ext_in<12>, addr_ext_in<13>, addr_ext_in<14>, addr_ext_in<15>, addr_ext_in<1>, addr_ext_in<2>, addr_ext_in<3>, addr_ext_in<4>, addr_ext_in<5>, addr_ext_in<6>, addr_ext_in<7>, addr_ext_in<8>, addr_ext_in<9>.
WARNING:Xst:2040 - Unit cpu: 32 multi-source signals are replaced by logic (pull-up yes): addr_bus<0>, addr_bus<10>, addr_bus<11>, addr_bus<12>, addr_bus<13>, addr_bus<14>, addr_bus<15>, addr_bus<1>, addr_bus<2>, addr_bus<3>, addr_bus<4>, addr_bus<5>, addr_bus<6>, addr_bus<7>, addr_bus<8>, addr_bus<9>, data_bus<0>, data_bus<1>, data_bus<2>, data_bus<3>, data_bus<4>, data_bus<5>, data_bus<6>, data_bus<7>, high_mem_data<0>_MLTSRCEDGE, high_mem_data<1>_MLTSRCEDGE, high_mem_data<2>_MLTSRCEDGE, high_mem_data<3>_MLTSRCEDGE, high_mem_data<4>_MLTSRCEDGE, high_mem_data<5>_MLTSRCEDGE, high_mem_data<6>_MLTSRCEDGE, high_mem_data<7>_MLTSRCEDGE.
WARNING:Xst:2042 - Unit nobus_buffer_2: 16 internal tristates are replaced by logic (pull-up yes): bus<0>, bus<10>, bus<11>, bus<12>, bus<13>, bus<14>, bus<15>, bus<1>, bus<2>, bus<3>, bus<4>, bus<5>, bus<6>, bus<7>, bus<8>, bus<9>.
WARNING:Xst:2042 - Unit nobus_buffer_1: 8 internal tristates are replaced by logic (pull-up yes): bus<0>, bus<1>, bus<2>, bus<3>, bus<4>, bus<5>, bus<6>, bus<7>.

Optimizing unit <cpu> ...

Optimizing unit <register_1> ...

Optimizing unit <alu> ...

Optimizing unit <regfile> ...

Optimizing unit <decode> ...
WARNING:Xst:1710 - FF/Latch <F_reg/q_3> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F_reg/q_2> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F_reg/q_1> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F_reg/q_0> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:2170 - Unit cpu : the following signal(s) form a combinatorial loop: data_bus<7>, alu_data1_in<7>, data_buf/q_mux0000<7>, alu_data_out<7>, gb80_alu/alu_data_out_7_mux0000230.
WARNING:Xst:2170 - Unit cpu : the following signal(s) form a combinatorial loop: data_bus<5>, alu_data1_in<5>, gb80_alu/alu_data_out_6_mux0000197, gb80_alu/alu_data_out_5_mux0000230, gb80_alu/_old_intermediate_result2_16<6>, gb80_alu/_old_intermediate_result1_14<6>, alu_data_out<6>, data_bus<6>, gb80_alu/_old_intermediate_result2_16<5>, data_buf/q_mux0000<6>, gb80_alu/_old_intermediate_result2_16<6>0, alu_data_out<5>, gb80_alu/Maddsub_old_intermediate_result2_16_share0000_lut<5>, gb80_alu/old_intermediate_result2_16_mux0000<5>.
WARNING:Xst:2170 - Unit cpu : the following signal(s) form a combinatorial loop: data_buf/q_mux0000<4>, gb80_alu/_old_intermediate_result2_16<4>, data_bus<3>, data_bus<4>, alu_data_out<4>, gb80_alu/N28, gb80_alu/Madd_old_intermediate_result1_14_addsub0000_cy<3>, alu_data_out<3>, alu_data1_in<3>, gb80_alu/old_intermediate_result2_16_cmp_gt0000, gb80_alu/_old_result_low_10<3>, gb80_alu/alu_data_out_3_mux0000197, gb80_alu/_old_intermediate_result1_14<5>, gb80_alu/alu_data_out_4_mux0000189, gb80_alu/_old_intermediate_result2_16<4>27.
WARNING:Xst:2170 - Unit cpu : the following signal(s) form a combinatorial loop: gb80_alu/alu_data_out_2_mux0000111, data_bus<2>, alu_data1_in<2>, gb80_alu/alu_data_out_2_mux0000152, alu_data_out<2>, data_buf/q_mux0000<2>.
WARNING:Xst:2170 - Unit cpu : the following signal(s) form a combinatorial loop: alu_data1_in<1>, alu_data_out<1>, data_bus<1>, data_buf/q_mux0000<1>, gb80_alu/alu_data_out_1_mux0000208.
WARNING:Xst:2170 - Unit cpu : the following signal(s) form a combinatorial loop: gb80_alu/Madd__old_result_low_5_Madd_lut<0>, data_bus<0>, alu_data1_in<0>, gb80_alu/alu_data_out_0_mux000051, gb80_alu/_old_result_low_5<0>, data_buf/q_mux0000<0>, alu_data_out<0>, gb80_alu/alu_data_out_0_mux000072.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 4.
FlipFlop F_reg/q_4 has been replicated 1 time(s)
FlipFlop gb80_decode/interrupt_handle has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1182
 Flip-Flops                                            : 1182

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu.ngr
Top Level Output File Name         : cpu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 199

Cell Usage :
# BELS                             : 1917
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 90
#      LUT3                        : 147
#      LUT4                        : 153
#      LUT5                        : 358
#      LUT6                        : 1035
#      MUXCY                       : 36
#      MUXF7                       : 62
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 1182
#      FDC                         : 13
#      FDCE                        : 406
#      FDPE                        : 763
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 198
#      IBUF                        : 32
#      IOBUF                       : 24
#      OBUF                        : 134
#      OBUFT                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1182  out of  69120     1%  
 Number of Slice LUTs:                 1785  out of  69120     2%  
    Number used as Logic:              1785  out of  69120     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2851
   Number with an unused Flip Flop:    1669  out of   2851    58%  
   Number with an unused LUT:          1066  out of   2851    37%  
   Number of fully used LUT-FF pairs:   116  out of   2851     4%  
   Number of unique control sets:       141

IO Utilization: 
 Number of IOs:                         199
 Number of bonded IOBs:                 199  out of    640    31%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 1182  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 1182  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 56.497ns (Maximum Frequency: 17.700MHz)
   Minimum input arrival time before clock: 57.090ns
   Maximum output required time after clock: 12.366ns
   Maximum combinational path delay: 8.832ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 56.497ns (frequency: 17.700MHz)
  Total number of paths / destination ports: 9764405067 / 2351
-------------------------------------------------------------------------
Delay:               56.497ns (Levels of Logic = 70)
  Source:            gb80_decode/branch_taken (FF)
  Destination:       gb80_regfile/mem<3>_7 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: gb80_decode/branch_taken to gb80_regfile/mem<3>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.471   1.085  gb80_decode/branch_taken (gb80_decode/branch_taken)
     LUT6:I0->O           20   0.094   0.584  gb80_decode/old_m_cycles_23_or00071 (gb80_decode/old_m_cycles_23_or0007)
     LUT6:I5->O           13   0.094   0.546  gb80_decode/regfile_we_l_mux0000171 (gb80_decode/N168)
     LUT6:I5->O            1   0.094   0.576  gb80_decode/alu_data0_in_sel<0>10 (gb80_decode/alu_data0_in_sel<0>10)
     LUT4:I2->O            1   0.094   0.480  gb80_decode/alu_data0_in_sel<0>85 (gb80_decode/alu_data0_in_sel<0>85)
     LUT6:I5->O            8   0.094   1.011  gb80_decode/alu_data0_in_sel<0>134 (alu_data0_in_sel<0>)
     LUT5:I0->O            9   0.094   0.524  alu_data0_in<0>1 (alu_data0_in<0>)
     LUT6:I5->O            2   0.094   0.485  gb80_alu/Madd_old_result_low_8_addsub0000_cy<0>11 (gb80_alu/Madd_old_result_low_8_addsub0000_cy<0>)
     LUT2:I1->O            2   0.094   0.485  gb80_alu/Madd_old_result_low_8_addsub0000_cy<1>11 (gb80_alu/Madd_old_result_low_8_addsub0000_cy<1>)
     LUT3:I2->O            2   0.094   1.074  gb80_alu/Madd__old_result_low_8_Madd_lut<2>1 (gb80_alu/Madd__old_result_low_8_Madd_lut<2>)
     LUT6:I0->O            3   0.094   0.587  gb80_alu/Madd__old_result_low_8_Madd_cy<2>11 (gb80_alu/Madd__old_result_low_8_Madd_cy<2>)
     LUT5:I3->O            6   0.094   0.816  gb80_alu/Madd__old_result_low_8_Madd_xor<4>11 (gb80_alu/_old_result_low_8<4>)
     LUT6:I2->O            2   0.094   0.581  gb80_alu/Madd__old_result_high_9_Madd_xor<2>11 (gb80_alu/_old_result_high_9<2>)
     LUT2:I0->O            1   0.094   0.576  gb80_alu/alu_data_out_6_mux0000158 (gb80_alu/alu_data_out_6_mux0000158)
     LUT3:I1->O            1   0.094   0.480  gb80_alu/alu_data_out_6_mux0000183 (gb80_alu/alu_data_out_6_mux0000183)
     LUT3:I2->O            3   0.094   0.491  gb80_alu/alu_data_out_6_mux0000203 (alu_data_out<6>)
     LUT6:I5->O            8   0.094   0.748  data_bus<6>LogicTrst76 (data_bus<6>)
     LUT6:I3->O           27   0.094   0.702  alu_data1_in<6>1 (alu_data1_in<6>)
     LUT6:I4->O            1   0.094   0.710  gb80_alu/alu_data_out_2_mux000014 (gb80_alu/alu_data_out_2_mux000014)
     LUT6:I3->O            1   0.094   1.069  gb80_alu/alu_data_out_2_mux0000111 (gb80_alu/alu_data_out_2_mux0000111)
     LUT6:I0->O            1   0.094   1.069  gb80_alu/alu_data_out_2_mux0000152 (gb80_alu/alu_data_out_2_mux0000152)
     LUT6:I0->O            3   0.094   0.984  gb80_alu/alu_data_out_2_mux0000195 (alu_data_out<2>)
     LUT6:I1->O            8   0.094   0.748  data_bus<2>LogicTrst (data_bus<2>)
     LUT6:I3->O           25   0.094   0.702  alu_data1_in<2>1 (alu_data1_in<2>)
     LUT2:I0->O            3   0.094   0.491  gb80_alu/Madd_old_intermediate_result1_14_addsub0000_cy<2>11 (gb80_alu/Madd_old_intermediate_result1_14_addsub0000_cy<2>)
     LUT2:I1->O            9   0.094   0.620  gb80_alu/Madd_old_intermediate_result1_14_addsub0000_cy<3>1 (gb80_alu/Madd_old_intermediate_result1_14_addsub0000_cy<3>)
     LUT2:I0->O           11   0.094   0.631  gb80_alu/old_intermediate_result1_14_or00001 (gb80_alu/old_intermediate_result1_14_or0000)
     LUT4:I2->O            3   0.094   0.587  gb80_alu/old_intermediate_result2_16_mux0000<1>1 (gb80_alu/old_intermediate_result2_16_mux0000<1>)
     LUT2:I0->O            4   0.094   0.805  gb80_alu/Maddsub_old_intermediate_result2_16_share0000_lut<1>1 (gb80_alu/Maddsub_old_intermediate_result2_16_share0000_lut<1>)
     LUT5:I1->O            1   0.094   0.789  gb80_alu/_old_intermediate_result2_16<1>_SW0 (N182)
     LUT6:I2->O            2   0.094   0.581  gb80_alu/_old_intermediate_result2_16<1> (gb80_alu/_old_intermediate_result2_16<1>)
     LUT2:I0->O            1   0.094   0.710  gb80_alu/alu_data_out_1_mux0000218 (gb80_alu/alu_data_out_1_mux0000218)
     LUT6:I3->O            3   0.094   0.984  gb80_alu/alu_data_out_1_mux0000250 (alu_data_out<1>)
     LUT6:I1->O            8   0.094   0.748  data_bus<1>LogicTrst (data_bus<1>)
     LUT6:I3->O           30   0.094   0.607  alu_data1_in<1>1 (alu_data1_in<1>)
     LUT5:I4->O            1   0.094   0.710  gb80_alu/alu_data_out_0_mux0000133 (gb80_alu/alu_data_out_0_mux0000133)
     LUT6:I3->O            3   0.094   0.984  gb80_alu/alu_data_out_0_mux0000172 (alu_data_out<0>)
     LUT6:I1->O            8   0.094   0.748  data_bus<0>LogicTrst (data_bus<0>)
     LUT6:I3->O           41   0.094   0.839  alu_data1_in<0>1 (alu_data1_in<0>)
     LUT3:I0->O            3   0.094   0.491  gb80_alu/Madd__old_result_low_10_cy<2>11 (gb80_alu/Madd__old_result_low_10_cy<2>)
     LUT2:I1->O            2   0.094   0.581  gb80_alu/Madd__old_result_low_10_xor<3>11 (gb80_alu/_old_result_low_10<3>)
     LUT2:I0->O            1   0.094   0.973  gb80_alu/alu_data_out_3_mux0000197 (gb80_alu/alu_data_out_3_mux0000197)
     LUT5:I0->O            3   0.094   0.491  gb80_alu/alu_data_out_3_mux0000208 (alu_data_out<3>)
     LUT6:I5->O            8   0.094   0.748  data_bus<3>LogicTrst88 (data_bus<3>)
     LUT6:I3->O           23   0.094   0.693  alu_data1_in<3>1 (alu_data1_in<3>)
     LUT2:I0->O            8   0.094   0.748  gb80_alu/Msub_intermediate_result1_sub0000_cy<3>11 (gb80_alu/Msub_intermediate_result1_sub0000_cy<3>)
     LUT6:I3->O            4   0.094   0.592  gb80_alu/old_intermediate_result2_16_mux0000<5>1 (gb80_alu/old_intermediate_result2_16_mux0000<5>)
     LUT2:I0->O            4   0.094   1.085  gb80_alu/Maddsub_old_intermediate_result2_16_share0000_lut<5>1 (gb80_alu/Maddsub_old_intermediate_result2_16_share0000_lut<5>)
     LUT6:I0->O            2   0.094   0.794  gb80_alu/_old_intermediate_result2_16<5> (gb80_alu/_old_intermediate_result2_16<5>)
     LUT4:I0->O            1   0.094   0.576  gb80_alu/alu_data_out_5_mux0000230 (gb80_alu/alu_data_out_5_mux0000230)
     LUT3:I1->O            3   0.094   0.491  gb80_alu/alu_data_out_5_mux0000236 (alu_data_out<5>)
     LUT6:I5->O            8   0.094   0.748  data_bus<5>LogicTrst106 (data_bus<5>)
     LUT6:I3->O           34   0.094   1.101  alu_data1_in<5>1 (alu_data1_in<5>)
     LUT5:I0->O            3   0.094   0.800  gb80_alu/_old_intermediate_result1_14<6>1 (gb80_alu/_old_intermediate_result1_14<6>)
     LUT5:I1->O            4   0.094   0.496  gb80_alu/old_intermediate_result2_16_cmp_gt00001 (gb80_alu/old_intermediate_result2_16_cmp_gt0000)
     LUT3:I2->O            7   0.094   0.822  gb80_alu/_old_intermediate_result2_16<1>21 (gb80_alu/N28)
     LUT4:I0->O            1   0.094   1.069  gb80_alu/_old_intermediate_result2_16<4>27 (gb80_alu/_old_intermediate_result2_16<4>27)
     LUT6:I0->O            2   0.094   0.794  gb80_alu/_old_intermediate_result2_16<4>144 (gb80_alu/_old_intermediate_result2_16<4>)
     LUT4:I0->O            1   0.094   0.576  gb80_alu/alu_data_out_4_mux0000189 (gb80_alu/alu_data_out_4_mux0000189)
     LUT3:I1->O            3   0.094   0.491  gb80_alu/alu_data_out_4_mux0000195 (alu_data_out<4>)
     LUT6:I5->O            8   0.094   0.748  data_bus<4>LogicTrst73 (data_bus<4>)
     LUT6:I3->O           38   0.094   0.917  alu_data1_in<4>1 (alu_data1_in<4>)
     LUT6:I2->O            2   0.094   0.485  gb80_alu/_old_intermediate_result1_15<7>1 (gb80_alu/_old_intermediate_result1_15<7>)
     LUT6:I5->O            2   0.094   0.715  gb80_alu/old_intermediate_result2_16_mux0000<7>1 (gb80_alu/old_intermediate_result2_16_mux0000<7>)
     LUT6:I3->O            1   0.094   0.480  gb80_alu/_old_intermediate_result2_16<7>_SW2 (N636)
     LUT6:I5->O            2   0.094   0.581  gb80_alu/_old_intermediate_result2_16<7> (gb80_alu/_old_intermediate_result2_16<7>)
     LUT6:I4->O            1   0.094   0.710  gb80_alu/alu_data_out_7_mux0000230 (gb80_alu/alu_data_out_7_mux0000230)
     LUT3:I0->O            3   0.094   0.984  gb80_alu/alu_data_out_7_mux0000251 (alu_data_out<7>)
     LUT6:I1->O           16   0.094   0.562  data_bus<7>LogicTrst (data_bus<7>)
     LUT4:I3->O            1   0.094   0.000  gb80_regfile/_mux00641_F (N730)
     MUXF7:I0->O           1   0.251   0.000  gb80_regfile/_mux00641 (gb80_regfile/_mux0064)
     FDCE:D                   -0.018          gb80_regfile/mem<3>_15
    ----------------------------------------
    Total                     56.497ns (7.208ns logic, 49.289ns route)
                                       (12.8% logic, 87.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 720306391 / 2351
-------------------------------------------------------------------------
Offset:              57.090ns (Levels of Logic = 76)
  Source:            bp_addr<2> (PAD)
  Destination:       gb80_regfile/mem<3>_7 (FF)
  Destination Clock: clock rising

  Data Path: bp_addr<2> to gb80_regfile/mem<3>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   1.069  bp_addr_2_IBUF (bp_addr_2_IBUF)
     LUT6:I0->O            1   0.094   0.000  Mcompar_bp_pc_lut<0> (Mcompar_bp_pc_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_bp_pc_cy<0> (Mcompar_bp_pc_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_bp_pc_cy<1> (Mcompar_bp_pc_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_bp_pc_cy<2> (Mcompar_bp_pc_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_bp_pc_cy<3> (Mcompar_bp_pc_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_bp_pc_cy<4> (Mcompar_bp_pc_cy<4>)
     MUXCY:CI->O           3   0.254   0.491  Mcompar_bp_pc_cy<5> (bp_pc)
     LUT6:I5->O           48   0.094   0.610  gb80_decode/rn_out<2>11 (gb80_decode/N117)
     LUT6:I5->O            1   0.094   0.710  gb80_decode/alu_data0_in_sel<0>0 (gb80_decode/alu_data0_in_sel<0>0)
     LUT6:I3->O            8   0.094   1.011  gb80_decode/alu_data0_in_sel<0>134 (alu_data0_in_sel<0>)
     LUT5:I0->O            9   0.094   0.524  alu_data0_in<0>1 (alu_data0_in<0>)
     LUT6:I5->O            2   0.094   0.485  gb80_alu/Madd_old_result_low_8_addsub0000_cy<0>11 (gb80_alu/Madd_old_result_low_8_addsub0000_cy<0>)
     LUT2:I1->O            2   0.094   0.485  gb80_alu/Madd_old_result_low_8_addsub0000_cy<1>11 (gb80_alu/Madd_old_result_low_8_addsub0000_cy<1>)
     LUT3:I2->O            2   0.094   1.074  gb80_alu/Madd__old_result_low_8_Madd_lut<2>1 (gb80_alu/Madd__old_result_low_8_Madd_lut<2>)
     LUT6:I0->O            3   0.094   0.587  gb80_alu/Madd__old_result_low_8_Madd_cy<2>11 (gb80_alu/Madd__old_result_low_8_Madd_cy<2>)
     LUT5:I3->O            6   0.094   0.816  gb80_alu/Madd__old_result_low_8_Madd_xor<4>11 (gb80_alu/_old_result_low_8<4>)
     LUT6:I2->O            2   0.094   0.581  gb80_alu/Madd__old_result_high_9_Madd_xor<2>11 (gb80_alu/_old_result_high_9<2>)
     LUT2:I0->O            1   0.094   0.576  gb80_alu/alu_data_out_6_mux0000158 (gb80_alu/alu_data_out_6_mux0000158)
     LUT3:I1->O            1   0.094   0.480  gb80_alu/alu_data_out_6_mux0000183 (gb80_alu/alu_data_out_6_mux0000183)
     LUT3:I2->O            3   0.094   0.491  gb80_alu/alu_data_out_6_mux0000203 (alu_data_out<6>)
     LUT6:I5->O            8   0.094   0.748  data_bus<6>LogicTrst76 (data_bus<6>)
     LUT6:I3->O           27   0.094   0.702  alu_data1_in<6>1 (alu_data1_in<6>)
     LUT6:I4->O            1   0.094   0.710  gb80_alu/alu_data_out_2_mux000014 (gb80_alu/alu_data_out_2_mux000014)
     LUT6:I3->O            1   0.094   1.069  gb80_alu/alu_data_out_2_mux0000111 (gb80_alu/alu_data_out_2_mux0000111)
     LUT6:I0->O            1   0.094   1.069  gb80_alu/alu_data_out_2_mux0000152 (gb80_alu/alu_data_out_2_mux0000152)
     LUT6:I0->O            3   0.094   0.984  gb80_alu/alu_data_out_2_mux0000195 (alu_data_out<2>)
     LUT6:I1->O            8   0.094   0.748  data_bus<2>LogicTrst (data_bus<2>)
     LUT6:I3->O           25   0.094   0.702  alu_data1_in<2>1 (alu_data1_in<2>)
     LUT2:I0->O            3   0.094   0.491  gb80_alu/Madd_old_intermediate_result1_14_addsub0000_cy<2>11 (gb80_alu/Madd_old_intermediate_result1_14_addsub0000_cy<2>)
     LUT2:I1->O            9   0.094   0.620  gb80_alu/Madd_old_intermediate_result1_14_addsub0000_cy<3>1 (gb80_alu/Madd_old_intermediate_result1_14_addsub0000_cy<3>)
     LUT2:I0->O           11   0.094   0.631  gb80_alu/old_intermediate_result1_14_or00001 (gb80_alu/old_intermediate_result1_14_or0000)
     LUT4:I2->O            3   0.094   0.587  gb80_alu/old_intermediate_result2_16_mux0000<1>1 (gb80_alu/old_intermediate_result2_16_mux0000<1>)
     LUT2:I0->O            4   0.094   0.805  gb80_alu/Maddsub_old_intermediate_result2_16_share0000_lut<1>1 (gb80_alu/Maddsub_old_intermediate_result2_16_share0000_lut<1>)
     LUT5:I1->O            1   0.094   0.789  gb80_alu/_old_intermediate_result2_16<1>_SW0 (N182)
     LUT6:I2->O            2   0.094   0.581  gb80_alu/_old_intermediate_result2_16<1> (gb80_alu/_old_intermediate_result2_16<1>)
     LUT2:I0->O            1   0.094   0.710  gb80_alu/alu_data_out_1_mux0000218 (gb80_alu/alu_data_out_1_mux0000218)
     LUT6:I3->O            3   0.094   0.984  gb80_alu/alu_data_out_1_mux0000250 (alu_data_out<1>)
     LUT6:I1->O            8   0.094   0.748  data_bus<1>LogicTrst (data_bus<1>)
     LUT6:I3->O           30   0.094   0.607  alu_data1_in<1>1 (alu_data1_in<1>)
     LUT5:I4->O            1   0.094   0.710  gb80_alu/alu_data_out_0_mux0000133 (gb80_alu/alu_data_out_0_mux0000133)
     LUT6:I3->O            3   0.094   0.984  gb80_alu/alu_data_out_0_mux0000172 (alu_data_out<0>)
     LUT6:I1->O            8   0.094   0.748  data_bus<0>LogicTrst (data_bus<0>)
     LUT6:I3->O           41   0.094   0.839  alu_data1_in<0>1 (alu_data1_in<0>)
     LUT3:I0->O            3   0.094   0.491  gb80_alu/Madd__old_result_low_10_cy<2>11 (gb80_alu/Madd__old_result_low_10_cy<2>)
     LUT2:I1->O            2   0.094   0.581  gb80_alu/Madd__old_result_low_10_xor<3>11 (gb80_alu/_old_result_low_10<3>)
     LUT2:I0->O            1   0.094   0.973  gb80_alu/alu_data_out_3_mux0000197 (gb80_alu/alu_data_out_3_mux0000197)
     LUT5:I0->O            3   0.094   0.491  gb80_alu/alu_data_out_3_mux0000208 (alu_data_out<3>)
     LUT6:I5->O            8   0.094   0.748  data_bus<3>LogicTrst88 (data_bus<3>)
     LUT6:I3->O           23   0.094   0.693  alu_data1_in<3>1 (alu_data1_in<3>)
     LUT2:I0->O            8   0.094   0.748  gb80_alu/Msub_intermediate_result1_sub0000_cy<3>11 (gb80_alu/Msub_intermediate_result1_sub0000_cy<3>)
     LUT6:I3->O            4   0.094   0.592  gb80_alu/old_intermediate_result2_16_mux0000<5>1 (gb80_alu/old_intermediate_result2_16_mux0000<5>)
     LUT2:I0->O            4   0.094   1.085  gb80_alu/Maddsub_old_intermediate_result2_16_share0000_lut<5>1 (gb80_alu/Maddsub_old_intermediate_result2_16_share0000_lut<5>)
     LUT6:I0->O            2   0.094   0.794  gb80_alu/_old_intermediate_result2_16<5> (gb80_alu/_old_intermediate_result2_16<5>)
     LUT4:I0->O            1   0.094   0.576  gb80_alu/alu_data_out_5_mux0000230 (gb80_alu/alu_data_out_5_mux0000230)
     LUT3:I1->O            3   0.094   0.491  gb80_alu/alu_data_out_5_mux0000236 (alu_data_out<5>)
     LUT6:I5->O            8   0.094   0.748  data_bus<5>LogicTrst106 (data_bus<5>)
     LUT6:I3->O           34   0.094   1.101  alu_data1_in<5>1 (alu_data1_in<5>)
     LUT5:I0->O            3   0.094   0.800  gb80_alu/_old_intermediate_result1_14<6>1 (gb80_alu/_old_intermediate_result1_14<6>)
     LUT5:I1->O            4   0.094   0.496  gb80_alu/old_intermediate_result2_16_cmp_gt00001 (gb80_alu/old_intermediate_result2_16_cmp_gt0000)
     LUT3:I2->O            7   0.094   0.822  gb80_alu/_old_intermediate_result2_16<1>21 (gb80_alu/N28)
     LUT4:I0->O            1   0.094   1.069  gb80_alu/_old_intermediate_result2_16<4>27 (gb80_alu/_old_intermediate_result2_16<4>27)
     LUT6:I0->O            2   0.094   0.794  gb80_alu/_old_intermediate_result2_16<4>144 (gb80_alu/_old_intermediate_result2_16<4>)
     LUT4:I0->O            1   0.094   0.576  gb80_alu/alu_data_out_4_mux0000189 (gb80_alu/alu_data_out_4_mux0000189)
     LUT3:I1->O            3   0.094   0.491  gb80_alu/alu_data_out_4_mux0000195 (alu_data_out<4>)
     LUT6:I5->O            8   0.094   0.748  data_bus<4>LogicTrst73 (data_bus<4>)
     LUT6:I3->O           38   0.094   0.917  alu_data1_in<4>1 (alu_data1_in<4>)
     LUT6:I2->O            2   0.094   0.485  gb80_alu/_old_intermediate_result1_15<7>1 (gb80_alu/_old_intermediate_result1_15<7>)
     LUT6:I5->O            2   0.094   0.715  gb80_alu/old_intermediate_result2_16_mux0000<7>1 (gb80_alu/old_intermediate_result2_16_mux0000<7>)
     LUT6:I3->O            1   0.094   0.480  gb80_alu/_old_intermediate_result2_16<7>_SW2 (N636)
     LUT6:I5->O            2   0.094   0.581  gb80_alu/_old_intermediate_result2_16<7> (gb80_alu/_old_intermediate_result2_16<7>)
     LUT6:I4->O            1   0.094   0.710  gb80_alu/alu_data_out_7_mux0000230 (gb80_alu/alu_data_out_7_mux0000230)
     LUT3:I0->O            3   0.094   0.984  gb80_alu/alu_data_out_7_mux0000251 (alu_data_out<7>)
     LUT6:I1->O           16   0.094   0.562  data_bus<7>LogicTrst (data_bus<7>)
     LUT4:I3->O            1   0.094   0.000  gb80_regfile/_mux00641_F (N730)
     MUXF7:I0->O           1   0.251   0.000  gb80_regfile/_mux00641 (gb80_regfile/_mux0064)
     FDCE:D                   -0.018          gb80_regfile/mem<3>_15
    ----------------------------------------
    Total                     57.090ns (8.191ns logic, 48.899ns route)
                                       (14.3% logic, 85.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 24628 / 162
-------------------------------------------------------------------------
Offset:              12.366ns (Levels of Logic = 10)
  Source:            inst_reg/q_7 (FF)
  Destination:       addr_ext<15> (PAD)
  Source Clock:      clock rising

  Data Path: inst_reg/q_7 to addr_ext<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            81   0.471   0.712  inst_reg/q_7 (inst_reg/q_7)
     LUT2:I0->O           21   0.094   0.588  gb80_decode/old_m_cycles_23_mux0000<2>51 (gb80_decode/N191)
     LUT6:I5->O           19   0.094   1.168  gb80_decode/old_m_cycles_23_or00001 (gb80_decode/old_m_cycles_23_or0000)
     LUT6:I0->O            1   0.094   1.069  gb80_decode/addr_buf_write_ext_mux00001138 (gb80_decode/addr_buf_write_ext_mux00001138)
     LUT6:I0->O            1   0.094   0.973  gb80_decode/addr_buf_write_ext_mux000011114 (gb80_decode/addr_buf_write_ext_mux000011114)
     LUT5:I0->O            2   0.094   0.794  gb80_decode/addr_buf_write_ext_mux000011155 (gb80_decode/N54)
     LUT6:I2->O            1   0.094   1.069  gb80_decode/addr_buf_write_ext312 (gb80_decode/addr_buf_write_ext312)
     LUT6:I0->O            1   0.094   0.789  gb80_decode/addr_buf_write_ext382_SW0 (N634)
     LUT6:I2->O            9   0.094   1.017  gb80_decode/addr_buf_write_ext382 (gb80_decode/addr_buf_write_ext382)
     LUT5:I0->O           16   0.094   0.418  addr_ext_tri/en_inv1 (addr_ext_tri/en_inv)
     IOBUF:T->IO               2.452          addr_ext_15_IOBUF (addr_ext<15>)
    ----------------------------------------
    Total                     12.366ns (3.769ns logic, 8.597ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1370 / 35
-------------------------------------------------------------------------
Delay:               8.832ns (Levels of Logic = 13)
  Source:            bp_addr<2> (PAD)
  Destination:       high_mem_data<7> (PAD)

  Data Path: bp_addr<2> to high_mem_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   1.069  bp_addr_2_IBUF (bp_addr_2_IBUF)
     LUT6:I0->O            1   0.094   0.000  Mcompar_bp_pc_lut<0> (Mcompar_bp_pc_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_bp_pc_cy<0> (Mcompar_bp_pc_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_bp_pc_cy<1> (Mcompar_bp_pc_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_bp_pc_cy<2> (Mcompar_bp_pc_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_bp_pc_cy<3> (Mcompar_bp_pc_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_bp_pc_cy<4> (Mcompar_bp_pc_cy<4>)
     MUXCY:CI->O           3   0.254   0.491  Mcompar_bp_pc_cy<5> (bp_pc)
     LUT6:I5->O           48   0.094   0.706  gb80_decode/rn_out<2>11 (gb80_decode/N117)
     LUT4:I2->O            6   0.094   1.096  gb80_decode/regfile_addr_gate111 (gb80_decode/N1921)
     LUT6:I0->O           17   0.094   0.664  _and00031 (_and0003)
     LUT4:I2->O            1   0.094   0.336  high_mem_data<7>_MLTSRCEDGELogicTrst1 (high_mem_data<7>_MLTSRCEDGE)
     OBUFT:I->O                2.452          high_mem_data_7_OBUFT (high_mem_data<7>)
    ----------------------------------------
    Total                      8.832ns (4.470ns logic, 4.362ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 32.20 secs
 
--> 

Total memory usage is 446488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    6 (   0 filtered)

