
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001016                       # Number of seconds simulated (Second)
simTicks                                   1015620500                       # Number of ticks simulated (Tick)
finalTick                                  3012049500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.48                       # Real time elapsed on the host (Second)
hostTickRate                                408760277                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     673984                       # Number of bytes of host memory used (Byte)
simInsts                                      2439443                       # Number of instructions simulated (Count)
simOps                                        2874636                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   981762                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1156901                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2031241                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                            781423                       # Number of instructions committed (Count)
system.cpu.numOps                              947525                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                       1925                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               2.599413                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.384702                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass        55350      5.84%      5.84% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu         283334     29.90%     35.74% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult             4      0.00%     35.74% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              0      0.00%     35.74% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     35.74% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     35.74% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     35.74% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     35.74% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     35.74% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     35.74% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     35.74% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     35.74% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd        110665     11.68%     47.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     47.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu        221364     23.36%     70.79% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     70.79% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     70.79% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc       110666     11.68%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     82.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead        138452     14.61%     97.08% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite        27690      2.92%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total          947525                       # Class of committed instruction (Count)
system.cpu.committedControl_0::IsControl        28676                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsDirectControl        28676                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCondControl        28674                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsUncondControl            2                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCall               1                       # Class of control type instructions committed (Count)
system.cpu.branchPred.lookups                   28731                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             28720                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               556                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                28214                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   21                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   28198                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999433                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       2                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data         134773                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            134773                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        134773                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           134773                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        32367                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           32367                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        32367                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          32367                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    675253000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    675253000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    675253000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    675253000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       167140                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        167140                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       167140                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       167140                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.193652                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.193652                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.193652                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.193652                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 20862.390707                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 20862.390707                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 20862.390707                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 20862.390707                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         4034                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              4034                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          361                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           361                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          361                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          361                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        32006                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        32006                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        32006                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        32006                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    633206500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    633206500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    633206500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    633206500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.191492                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.191492                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.191492                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.191492                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 19783.993626                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 19783.993626                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 19783.993626                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 19783.993626                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  32006                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       107083                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          107083                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        32367                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         32367                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    675253000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    675253000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       139450                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       139450                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.232105                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.232105                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 20862.390707                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 20862.390707                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          361                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          361                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        32006                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        32006                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    633206500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    633206500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.229516                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.229516                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 19783.993626                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 19783.993626                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        27690                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          27690                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data        27690                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        27690                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               214006                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              32006                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.686434                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          428                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          596                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             700566                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            700566                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions              227890                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              451998                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions              27957                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions             27698                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst         114437                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            114437                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        114437                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           114437                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           19                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              19                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           19                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             19                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      1460500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      1460500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      1460500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      1460500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       114456                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        114456                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       114456                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       114456                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000166                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000166                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000166                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000166                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 76868.421053                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 76868.421053                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 76868.421053                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 76868.421053                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           20                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                20                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           19                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           19                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           19                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           19                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      1440500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      1440500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      1440500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      1440500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 75815.789474                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 75815.789474                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 75815.789474                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 75815.789474                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     20                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       114437                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          114437                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           19                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            19                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      1460500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      1460500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       114456                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       114456                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000166                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000166                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 76868.421053                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 76868.421053                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           19                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           19                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      1440500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      1440500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000166                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000166                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 75815.789474                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 75815.789474                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 6719                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 20                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             335.950000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          244                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             457844                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            457844                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                   781423                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     947525                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                  28111                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     28111                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 28111                       # number of overall hits (Count)
system.l2.overallHits::total                    28111                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   19                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 3895                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    3914                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  19                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                3895                       # number of overall misses (Count)
system.l2.overallMisses::total                   3914                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         1400000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       289470000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          290870000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        1400000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      289470000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         290870000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 19                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              32006                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 32025                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                19                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             32006                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                32025                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.121696                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.122217                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.121696                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.122217                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 73684.210526                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 74318.356868                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    74315.278487                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 73684.210526                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 74318.356868                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   74315.278487                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  431                       # number of writebacks (Count)
system.l2.writebacks::total                       431                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               19                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             3895                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                3914                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              19                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            3895                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               3914                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      1210000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    250520000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      251730000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      1210000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    250520000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     251730000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.121696                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.122217                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.121696                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.122217                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 63684.210526                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 64318.356868                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 64315.278487                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 63684.210526                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 64318.356868                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 64315.278487                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           3989                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           51                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             51                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            19                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               19                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      1400000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      1400000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           19                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             19                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 73684.210526                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 73684.210526                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           19                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           19                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      1210000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      1210000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 63684.210526                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 63684.210526                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          28111                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             28111                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3895                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3895                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    289470000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    289470000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        32006                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         32006                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.121696                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.121696                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 74318.356868                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 74318.356868                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         3895                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         3895                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    250520000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    250520000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.121696                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.121696                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 64318.356868                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 64318.356868                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           20                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               20                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           20                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           20                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         4034                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             4034                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         4034                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         4034                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        10971                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       3989                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.750313                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      67.949851                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       190.914678                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3837.135471                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.016589                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.046610                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.936801                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   21                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3632                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  442                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     516397                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    516397                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       426.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        19.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      3883.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001082842500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           26                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           26                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                8469                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                394                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        3914                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        431                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      3914                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      431                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  3914                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  431                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    3898                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           26                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     152.115385                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    114.180075                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    112.667059                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47             4     15.38%     15.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             3     11.54%     26.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             3     11.54%     38.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             2      7.69%     46.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            2      7.69%     53.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            3     11.54%     65.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      3.85%     69.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      3.85%     73.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1      3.85%     76.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            2      7.69%     84.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      3.85%     88.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-351            1      3.85%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            1      3.85%     96.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            1      3.85%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            26                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           26                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.115385                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.110167                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.431455                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               24     92.31%     92.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      3.85%     96.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                1      3.85%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            26                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  250496                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                27584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              246643308.20419633                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              27159751.10782029                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    1015617000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     233743.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       248512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        26816                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1197297.612641729880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 244689822.625675618649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 26403563.141941305250                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           19                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         3895                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          431                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       433750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     91389750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  20179642500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     22828.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     23463.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  46820516.24                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       249280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         250496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        27584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        27584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         3895                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            3914                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          431                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            431                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1197298                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      245446011                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         246643308                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1197298                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1197298                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     27159751                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         27159751                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     27159751                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1197298                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     245446011                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        273803059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 3902                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 419                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          233                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                18661000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              19510000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           91823500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 4782.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           23532.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                3486                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                314                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           74.94                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          525                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   528.457143                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   333.380438                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   403.575211                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          101     19.24%     19.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          102     19.43%     38.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           45      8.57%     47.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           19      3.62%     50.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           25      4.76%     55.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           39      7.43%     63.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            9      1.71%     64.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           16      3.05%     67.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          169     32.19%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          525                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                249728                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              26816                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              245.887120                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               26.403563                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.92                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1756440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          929775                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       12937680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        689040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 79903200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    191632860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    229727520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     517576515                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   509.616057                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    595395000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     33800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    389300750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2020620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1073985                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       15072540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1498140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 79903200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    201023610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    221753760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     522345855                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   514.312044                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    574387000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     33800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    410138000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3914                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           431                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3312                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3914                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        11571                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   11571                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       278080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   278080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3914                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3914    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3914                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             9811000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           20649500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           7657                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3743                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              32026                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         4465                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           20                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            31530                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             19                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         32006                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           59                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        96018                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  96077                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2306560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2309120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            3989                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     27584                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             36014                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.008247                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.090438                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   35717     99.18%     99.18% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     297      0.82%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               36014                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3012049500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           36079500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             30000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          48009000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         64051                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        32026                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             297                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          297                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         1030073                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                         1001168                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000044                       # Number of seconds simulated (Second)
simTicks                                     44028000                       # Number of ticks simulated (Tick)
finalTick                                  3056077500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.06                       # Real time elapsed on the host (Second)
hostTickRate                                781595156                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     675008                       # Number of bytes of host memory used (Byte)
simInsts                                      2449547                       # Number of instructions simulated (Count)
simOps                                        2886685                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 43403001                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   51137755                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            88056                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                             10104                       # Number of instructions committed (Count)
system.cpu.numOps                               12049                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                        835                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               8.714964                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.114745                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass           74      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu           7714     64.02%     64.64% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult            31      0.26%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv             11      0.09%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     64.98% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc           10      0.08%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead          2649     21.99%     87.05% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite         1560     12.95%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total           12049                       # Class of committed instruction (Count)
system.cpu.committedControl_0::IsControl         2190                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsDirectControl         1917                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsIndirectControl          273                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCondControl         1672                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsUncondControl          518                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCall             197                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsReturn           196                       # Class of control type instructions committed (Count)
system.cpu.branchPred.lookups                    3097                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              2146                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               295                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1207                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  177                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                     825                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.683513                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     280                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             241                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 11                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              230                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           70                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data           3940                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              3940                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          3940                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             3940                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          332                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             332                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          332                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            332                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     25624000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     25624000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     25624000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     25624000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         4272                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          4272                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         4272                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         4272                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.077715                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.077715                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.077715                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.077715                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 77180.722892                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 77180.722892                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 77180.722892                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 77180.722892                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           46                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                46                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total            21                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data           21                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          311                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          311                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          311                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          311                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     24202000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     24202000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     24202000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     24202000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.072800                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.072800                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.072800                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.072800                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 77819.935691                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 77819.935691                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 77819.935691                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 77819.935691                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    314                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         2499                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            2499                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          287                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           287                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     23125500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     23125500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         2786                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         2786                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.103015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.103015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 80576.655052                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 80576.655052                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          285                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          285                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     22696000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     22696000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.102297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.102297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 79635.087719                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 79635.087719                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           71                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              71                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       112500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       112500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.040541                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.040541                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        37500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        37500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       109500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       109500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.040541                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.040541                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        36500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        36500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1441                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1441                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           45                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           45                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      2498500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      2498500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1486                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1486                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.030283                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.030283                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 55522.222222                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 55522.222222                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           19                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           19                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1506000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1506000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.017497                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.017497                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 57923.076923                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 57923.076923                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 9565                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1338                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.148729                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          969                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              17698                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             17698                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions                7836                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                  10                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions               2546                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions               636                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                  76                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst           3526                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              3526                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          3526                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             3526                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          263                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             263                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          263                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            263                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     18443000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     18443000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     18443000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     18443000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3789                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3789                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3789                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3789                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.069411                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.069411                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.069411                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.069411                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 70125.475285                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 70125.475285                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 70125.475285                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 70125.475285                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          262                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               262                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          263                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          263                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          263                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          263                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     18181000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     18181000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     18181000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     18181000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.069411                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.069411                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.069411                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.069411                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 69129.277567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 69129.277567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 69129.277567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 69129.277567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    262                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         3526                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            3526                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          263                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           263                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     18443000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     18443000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3789                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3789                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.069411                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.069411                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 70125.475285                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 70125.475285                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          263                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          263                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     18181000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     18181000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.069411                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.069411                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 69129.277567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 69129.277567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               301837                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                518                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             582.696911                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          125                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           66                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              15418                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             15418                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                    10104                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12049                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     41                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                     41                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        82                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    41                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                    41                       # number of overall hits (Count)
system.l2.overallHits::total                       82                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  222                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  273                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     495                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 222                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 273                       # number of overall misses (Count)
system.l2.overallMisses::total                    495                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        17357500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        23407000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           40764500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       17357500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       23407000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          40764500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                263                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                314                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   577                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               263                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               314                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  577                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.844106                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.869427                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.857886                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.844106                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.869427                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.857886                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78186.936937                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85739.926740                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    82352.525253                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78186.936937                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85739.926740                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   82352.525253                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  133                       # number of writebacks (Count)
system.l2.writebacks::total                       133                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              222                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              273                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 495                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             222                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             273                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                495                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     15147500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     20677000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       35824500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     15147500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     20677000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      35824500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.844106                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.869427                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.857886                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.844106                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.869427                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.857886                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68231.981982                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 75739.926740                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 72372.727273                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68231.981982                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 75739.926740                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 72372.727273                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            674                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              41                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 41                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           222                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              222                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     17357500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     17357500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          263                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            263                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.844106                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.844106                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78186.936937                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78186.936937                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          222                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          222                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     15147500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     15147500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.844106                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.844106                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68231.981982                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68231.981982                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               18                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  18                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1456000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1456000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             29                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                29                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.620690                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.620690                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80888.888889                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80888.888889                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           18                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              18                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1276000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1276000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.620690                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.620690                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70888.888889                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70888.888889                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data             30                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                30                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          255                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             255                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     21951000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     21951000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          285                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           285                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.894737                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.894737                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86082.352941                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86082.352941                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          255                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          255                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     19401000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     19401000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.894737                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.894737                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76082.352941                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76082.352941                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          262                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              262                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          262                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          262                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           46                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               46                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           46                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           46                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        64805                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4770                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      13.585954                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     127.411865                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       124.488351                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3844.099785                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.031106                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.030393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.938501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  139                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  541                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2984                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  432                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9898                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9898                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       132.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       221.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       271.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000865348750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1110                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                125                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         494                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        133                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       494                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      133                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   494                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  133                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     428                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      62                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean             51                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     45.150326                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     26.349302                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19             1     12.50%     12.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31             1     12.50%     25.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35             1     12.50%     37.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47             2     25.00%     62.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55             1     12.50%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87             1     12.50%     87.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-95             1     12.50%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.625000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.603484                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.916125                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                5     62.50%     62.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1     12.50%     75.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2     25.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   31616                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 8512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              718088489.14327252                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              193331516.30780414                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      44015000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      70199.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        14144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        17344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         8512                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 321250113.564095556736                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 393931134.732442975044                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 193331516.307804137468                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          221                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          273                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          133                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6093000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data      9443250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   6383294000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27570.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34590.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  47994691.73                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        14144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        17472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          31616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        14144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        14144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         8512                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         8512                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          221                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          273                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             494                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          133                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            133                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      321250114                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      396838376                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         718088489                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    321250114                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     321250114                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    193331516                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        193331516                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    193331516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     321250114                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     396838376                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        911420005                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  492                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 133                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           71                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 6311250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2460000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           15536250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12827.74                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31577.74                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 309                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                112                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            62.80                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.21                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          198                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   196.848485                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   130.118726                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   225.231764                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           92     46.46%     46.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           62     31.31%     77.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           18      9.09%     86.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511            3      1.52%     88.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            8      4.04%     92.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            3      1.52%     93.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            5      2.53%     96.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      1.01%     97.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            5      2.53%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          198                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 31488                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               8512                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              715.181248                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              193.331516                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.51                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          778260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          402270                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1763580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        381060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3687840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     19683240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       331200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      27027450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   613.869583                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       669000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     41799000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          678300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          349140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1749300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        313200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3687840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     19071630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       846240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      26695650                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   606.333470                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      2037750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     40430250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 476                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           133                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               531                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 18                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                18                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            476                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1652                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1652                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        40128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    40128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                494                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      494    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  494                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1789000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2661500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1158                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          664                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                547                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          179                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          262                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              809                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                29                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               29                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            263                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           285                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          787                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          942                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1729                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        23040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   56576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             674                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      8512                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1251                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.008793                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.093395                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1240     99.12%     99.12% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      11      0.88%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1251                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     44028000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             884500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            393000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            471000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1153                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          576                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              11                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           11                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                           69907                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                           18149                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
