# DC Simulation

This folder contains the DC simulation results of the two-stage Operational Amplifier designed in Cadence Virtuoso (90nm).

## ğŸ” Purpose
The DC analysis is used to:
- Determine the bias points of all transistors
- Verify the operating regions (saturation/linear)
- Estimate power consumption
- Extract small-signal parameters (gm, ro, etc.)

## ğŸ“ Contents
- `dc_plot.png` â€“ Plot of DC operating points (upload your image here)
- `dc_report.txt` â€“ Summary of node voltages and bias currents (optional)

## ğŸ› ï¸ Tool
- Cadence Virtuoso ADE (90nm PDK)

## ğŸ“Œ Note
Make sure all devices are biased in the correct region for proper amplifier operation.
