
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015094  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  08015220  08015220  00016220  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015778  08015778  00017168  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015778  08015778  00016778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015780  08015780  00017168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015780  08015780  00016780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015784  08015784  00016784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  08015788  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00017168  2**0
                  CONTENTS
 10 .bss          00006844  20000168  20000168  00017168  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200069ac  200069ac  00017168  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00017168  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001de50  00000000  00000000  00017198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004795  00000000  00000000  00034fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a20  00000000  00000000  00039780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001436  00000000  00000000  0003b1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006b11  00000000  00000000  0003c5d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022f1a  00000000  00000000  000430e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca0d1  00000000  00000000  00066001  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  001300d2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007690  00000000  00000000  00130158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001377e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000168 	.word	0x20000168
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08015204 	.word	0x08015204

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000016c 	.word	0x2000016c
 80001c4:	08015204 	.word	0x08015204

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_frsub>:
 8000b40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b44:	e002      	b.n	8000b4c <__addsf3>
 8000b46:	bf00      	nop

08000b48 <__aeabi_fsub>:
 8000b48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b4c <__addsf3>:
 8000b4c:	0042      	lsls	r2, r0, #1
 8000b4e:	bf1f      	itttt	ne
 8000b50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b54:	ea92 0f03 	teqne	r2, r3
 8000b58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b60:	d06a      	beq.n	8000c38 <__addsf3+0xec>
 8000b62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b6a:	bfc1      	itttt	gt
 8000b6c:	18d2      	addgt	r2, r2, r3
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	4048      	eorgt	r0, r1
 8000b72:	4041      	eorgt	r1, r0
 8000b74:	bfb8      	it	lt
 8000b76:	425b      	neglt	r3, r3
 8000b78:	2b19      	cmp	r3, #25
 8000b7a:	bf88      	it	hi
 8000b7c:	4770      	bxhi	lr
 8000b7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4249      	negne	r1, r1
 8000b9e:	ea92 0f03 	teq	r2, r3
 8000ba2:	d03f      	beq.n	8000c24 <__addsf3+0xd8>
 8000ba4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bac:	eb10 000c 	adds.w	r0, r0, ip
 8000bb0:	f1c3 0320 	rsb	r3, r3, #32
 8000bb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbc:	d502      	bpl.n	8000bc4 <__addsf3+0x78>
 8000bbe:	4249      	negs	r1, r1
 8000bc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc8:	d313      	bcc.n	8000bf2 <__addsf3+0xa6>
 8000bca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bce:	d306      	bcc.n	8000bde <__addsf3+0x92>
 8000bd0:	0840      	lsrs	r0, r0, #1
 8000bd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd6:	f102 0201 	add.w	r2, r2, #1
 8000bda:	2afe      	cmp	r2, #254	@ 0xfe
 8000bdc:	d251      	bcs.n	8000c82 <__addsf3+0x136>
 8000bde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000be2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be6:	bf08      	it	eq
 8000be8:	f020 0001 	biceq.w	r0, r0, #1
 8000bec:	ea40 0003 	orr.w	r0, r0, r3
 8000bf0:	4770      	bx	lr
 8000bf2:	0049      	lsls	r1, r1, #1
 8000bf4:	eb40 0000 	adc.w	r0, r0, r0
 8000bf8:	3a01      	subs	r2, #1
 8000bfa:	bf28      	it	cs
 8000bfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c00:	d2ed      	bcs.n	8000bde <__addsf3+0x92>
 8000c02:	fab0 fc80 	clz	ip, r0
 8000c06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c12:	bfaa      	itet	ge
 8000c14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c18:	4252      	neglt	r2, r2
 8000c1a:	4318      	orrge	r0, r3
 8000c1c:	bfbc      	itt	lt
 8000c1e:	40d0      	lsrlt	r0, r2
 8000c20:	4318      	orrlt	r0, r3
 8000c22:	4770      	bx	lr
 8000c24:	f092 0f00 	teq	r2, #0
 8000c28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c2c:	bf06      	itte	eq
 8000c2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c32:	3201      	addeq	r2, #1
 8000c34:	3b01      	subne	r3, #1
 8000c36:	e7b5      	b.n	8000ba4 <__addsf3+0x58>
 8000c38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c40:	bf18      	it	ne
 8000c42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c46:	d021      	beq.n	8000c8c <__addsf3+0x140>
 8000c48:	ea92 0f03 	teq	r2, r3
 8000c4c:	d004      	beq.n	8000c58 <__addsf3+0x10c>
 8000c4e:	f092 0f00 	teq	r2, #0
 8000c52:	bf08      	it	eq
 8000c54:	4608      	moveq	r0, r1
 8000c56:	4770      	bx	lr
 8000c58:	ea90 0f01 	teq	r0, r1
 8000c5c:	bf1c      	itt	ne
 8000c5e:	2000      	movne	r0, #0
 8000c60:	4770      	bxne	lr
 8000c62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c66:	d104      	bne.n	8000c72 <__addsf3+0x126>
 8000c68:	0040      	lsls	r0, r0, #1
 8000c6a:	bf28      	it	cs
 8000c6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c70:	4770      	bx	lr
 8000c72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c76:	bf3c      	itt	cc
 8000c78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c7c:	4770      	bxcc	lr
 8000c7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8a:	4770      	bx	lr
 8000c8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c90:	bf16      	itet	ne
 8000c92:	4608      	movne	r0, r1
 8000c94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c98:	4601      	movne	r1, r0
 8000c9a:	0242      	lsls	r2, r0, #9
 8000c9c:	bf06      	itte	eq
 8000c9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ca2:	ea90 0f01 	teqeq	r0, r1
 8000ca6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000caa:	4770      	bx	lr

08000cac <__aeabi_ui2f>:
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e004      	b.n	8000cbc <__aeabi_i2f+0x8>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_i2f>:
 8000cb4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb8:	bf48      	it	mi
 8000cba:	4240      	negmi	r0, r0
 8000cbc:	ea5f 0c00 	movs.w	ip, r0
 8000cc0:	bf08      	it	eq
 8000cc2:	4770      	bxeq	lr
 8000cc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc8:	4601      	mov	r1, r0
 8000cca:	f04f 0000 	mov.w	r0, #0
 8000cce:	e01c      	b.n	8000d0a <__aeabi_l2f+0x2a>

08000cd0 <__aeabi_ul2f>:
 8000cd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd4:	bf08      	it	eq
 8000cd6:	4770      	bxeq	lr
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e00a      	b.n	8000cf4 <__aeabi_l2f+0x14>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_l2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cec:	d502      	bpl.n	8000cf4 <__aeabi_l2f+0x14>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	ea5f 0c01 	movs.w	ip, r1
 8000cf8:	bf02      	ittt	eq
 8000cfa:	4684      	moveq	ip, r0
 8000cfc:	4601      	moveq	r1, r0
 8000cfe:	2000      	moveq	r0, #0
 8000d00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d04:	bf08      	it	eq
 8000d06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0e:	fabc f28c 	clz	r2, ip
 8000d12:	3a08      	subs	r2, #8
 8000d14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d18:	db10      	blt.n	8000d3c <__aeabi_l2f+0x5c>
 8000d1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1e:	4463      	add	r3, ip
 8000d20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	f020 0001 	biceq.w	r0, r0, #1
 8000d3a:	4770      	bx	lr
 8000d3c:	f102 0220 	add.w	r2, r2, #32
 8000d40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_uldivmod>:
 8000d5c:	b953      	cbnz	r3, 8000d74 <__aeabi_uldivmod+0x18>
 8000d5e:	b94a      	cbnz	r2, 8000d74 <__aeabi_uldivmod+0x18>
 8000d60:	2900      	cmp	r1, #0
 8000d62:	bf08      	it	eq
 8000d64:	2800      	cmpeq	r0, #0
 8000d66:	bf1c      	itt	ne
 8000d68:	f04f 31ff 	movne.w	r1, #4294967295
 8000d6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d70:	f000 b988 	b.w	8001084 <__aeabi_idiv0>
 8000d74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d7c:	f000 f806 	bl	8000d8c <__udivmoddi4>
 8000d80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d88:	b004      	add	sp, #16
 8000d8a:	4770      	bx	lr

08000d8c <__udivmoddi4>:
 8000d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d90:	9d08      	ldr	r5, [sp, #32]
 8000d92:	468e      	mov	lr, r1
 8000d94:	4604      	mov	r4, r0
 8000d96:	4688      	mov	r8, r1
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d14a      	bne.n	8000e32 <__udivmoddi4+0xa6>
 8000d9c:	428a      	cmp	r2, r1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	d962      	bls.n	8000e68 <__udivmoddi4+0xdc>
 8000da2:	fab2 f682 	clz	r6, r2
 8000da6:	b14e      	cbz	r6, 8000dbc <__udivmoddi4+0x30>
 8000da8:	f1c6 0320 	rsb	r3, r6, #32
 8000dac:	fa01 f806 	lsl.w	r8, r1, r6
 8000db0:	fa20 f303 	lsr.w	r3, r0, r3
 8000db4:	40b7      	lsls	r7, r6
 8000db6:	ea43 0808 	orr.w	r8, r3, r8
 8000dba:	40b4      	lsls	r4, r6
 8000dbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc0:	fa1f fc87 	uxth.w	ip, r7
 8000dc4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc8:	0c23      	lsrs	r3, r4, #16
 8000dca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd2:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d909      	bls.n	8000dee <__udivmoddi4+0x62>
 8000dda:	18fb      	adds	r3, r7, r3
 8000ddc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000de0:	f080 80ea 	bcs.w	8000fb8 <__udivmoddi4+0x22c>
 8000de4:	429a      	cmp	r2, r3
 8000de6:	f240 80e7 	bls.w	8000fb8 <__udivmoddi4+0x22c>
 8000dea:	3902      	subs	r1, #2
 8000dec:	443b      	add	r3, r7
 8000dee:	1a9a      	subs	r2, r3, r2
 8000df0:	b2a3      	uxth	r3, r4
 8000df2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e02:	459c      	cmp	ip, r3
 8000e04:	d909      	bls.n	8000e1a <__udivmoddi4+0x8e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e0c:	f080 80d6 	bcs.w	8000fbc <__udivmoddi4+0x230>
 8000e10:	459c      	cmp	ip, r3
 8000e12:	f240 80d3 	bls.w	8000fbc <__udivmoddi4+0x230>
 8000e16:	443b      	add	r3, r7
 8000e18:	3802      	subs	r0, #2
 8000e1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1e:	eba3 030c 	sub.w	r3, r3, ip
 8000e22:	2100      	movs	r1, #0
 8000e24:	b11d      	cbz	r5, 8000e2e <__udivmoddi4+0xa2>
 8000e26:	40f3      	lsrs	r3, r6
 8000e28:	2200      	movs	r2, #0
 8000e2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d905      	bls.n	8000e42 <__udivmoddi4+0xb6>
 8000e36:	b10d      	cbz	r5, 8000e3c <__udivmoddi4+0xb0>
 8000e38:	e9c5 0100 	strd	r0, r1, [r5]
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4608      	mov	r0, r1
 8000e40:	e7f5      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e42:	fab3 f183 	clz	r1, r3
 8000e46:	2900      	cmp	r1, #0
 8000e48:	d146      	bne.n	8000ed8 <__udivmoddi4+0x14c>
 8000e4a:	4573      	cmp	r3, lr
 8000e4c:	d302      	bcc.n	8000e54 <__udivmoddi4+0xc8>
 8000e4e:	4282      	cmp	r2, r0
 8000e50:	f200 8105 	bhi.w	800105e <__udivmoddi4+0x2d2>
 8000e54:	1a84      	subs	r4, r0, r2
 8000e56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	4690      	mov	r8, r2
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	d0e5      	beq.n	8000e2e <__udivmoddi4+0xa2>
 8000e62:	e9c5 4800 	strd	r4, r8, [r5]
 8000e66:	e7e2      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e68:	2a00      	cmp	r2, #0
 8000e6a:	f000 8090 	beq.w	8000f8e <__udivmoddi4+0x202>
 8000e6e:	fab2 f682 	clz	r6, r2
 8000e72:	2e00      	cmp	r6, #0
 8000e74:	f040 80a4 	bne.w	8000fc0 <__udivmoddi4+0x234>
 8000e78:	1a8a      	subs	r2, r1, r2
 8000e7a:	0c03      	lsrs	r3, r0, #16
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	b280      	uxth	r0, r0
 8000e82:	b2bc      	uxth	r4, r7
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e92:	fb04 f20c 	mul.w	r2, r4, ip
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x11e>
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x11c>
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	f200 80e0 	bhi.w	8001068 <__udivmoddi4+0x2dc>
 8000ea8:	46c4      	mov	ip, r8
 8000eaa:	1a9b      	subs	r3, r3, r2
 8000eac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb8:	fb02 f404 	mul.w	r4, r2, r4
 8000ebc:	429c      	cmp	r4, r3
 8000ebe:	d907      	bls.n	8000ed0 <__udivmoddi4+0x144>
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ec6:	d202      	bcs.n	8000ece <__udivmoddi4+0x142>
 8000ec8:	429c      	cmp	r4, r3
 8000eca:	f200 80ca 	bhi.w	8001062 <__udivmoddi4+0x2d6>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	1b1b      	subs	r3, r3, r4
 8000ed2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed6:	e7a5      	b.n	8000e24 <__udivmoddi4+0x98>
 8000ed8:	f1c1 0620 	rsb	r6, r1, #32
 8000edc:	408b      	lsls	r3, r1
 8000ede:	fa22 f706 	lsr.w	r7, r2, r6
 8000ee2:	431f      	orrs	r7, r3
 8000ee4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee8:	fa20 f306 	lsr.w	r3, r0, r6
 8000eec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ef0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef4:	4323      	orrs	r3, r4
 8000ef6:	fa00 f801 	lsl.w	r8, r0, r1
 8000efa:	fa1f fc87 	uxth.w	ip, r7
 8000efe:	fbbe f0f9 	udiv	r0, lr, r9
 8000f02:	0c1c      	lsrs	r4, r3, #16
 8000f04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f10:	45a6      	cmp	lr, r4
 8000f12:	fa02 f201 	lsl.w	r2, r2, r1
 8000f16:	d909      	bls.n	8000f2c <__udivmoddi4+0x1a0>
 8000f18:	193c      	adds	r4, r7, r4
 8000f1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f1e:	f080 809c 	bcs.w	800105a <__udivmoddi4+0x2ce>
 8000f22:	45a6      	cmp	lr, r4
 8000f24:	f240 8099 	bls.w	800105a <__udivmoddi4+0x2ce>
 8000f28:	3802      	subs	r0, #2
 8000f2a:	443c      	add	r4, r7
 8000f2c:	eba4 040e 	sub.w	r4, r4, lr
 8000f30:	fa1f fe83 	uxth.w	lr, r3
 8000f34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f38:	fb09 4413 	mls	r4, r9, r3, r4
 8000f3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f44:	45a4      	cmp	ip, r4
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x1ce>
 8000f48:	193c      	adds	r4, r7, r4
 8000f4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f4e:	f080 8082 	bcs.w	8001056 <__udivmoddi4+0x2ca>
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d97f      	bls.n	8001056 <__udivmoddi4+0x2ca>
 8000f56:	3b02      	subs	r3, #2
 8000f58:	443c      	add	r4, r7
 8000f5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5e:	eba4 040c 	sub.w	r4, r4, ip
 8000f62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f66:	4564      	cmp	r4, ip
 8000f68:	4673      	mov	r3, lr
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	d362      	bcc.n	8001034 <__udivmoddi4+0x2a8>
 8000f6e:	d05f      	beq.n	8001030 <__udivmoddi4+0x2a4>
 8000f70:	b15d      	cbz	r5, 8000f8a <__udivmoddi4+0x1fe>
 8000f72:	ebb8 0203 	subs.w	r2, r8, r3
 8000f76:	eb64 0409 	sbc.w	r4, r4, r9
 8000f7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000f82:	431e      	orrs	r6, r3
 8000f84:	40cc      	lsrs	r4, r1
 8000f86:	e9c5 6400 	strd	r6, r4, [r5]
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	e74f      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000f8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f92:	0c01      	lsrs	r1, r0, #16
 8000f94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f98:	b280      	uxth	r0, r0
 8000f9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	4638      	mov	r0, r7
 8000fa2:	463c      	mov	r4, r7
 8000fa4:	46b8      	mov	r8, r7
 8000fa6:	46be      	mov	lr, r7
 8000fa8:	2620      	movs	r6, #32
 8000faa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fae:	eba2 0208 	sub.w	r2, r2, r8
 8000fb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb6:	e766      	b.n	8000e86 <__udivmoddi4+0xfa>
 8000fb8:	4601      	mov	r1, r0
 8000fba:	e718      	b.n	8000dee <__udivmoddi4+0x62>
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	e72c      	b.n	8000e1a <__udivmoddi4+0x8e>
 8000fc0:	f1c6 0220 	rsb	r2, r6, #32
 8000fc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc8:	40b7      	lsls	r7, r6
 8000fca:	40b1      	lsls	r1, r6
 8000fcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000fd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fda:	b2bc      	uxth	r4, r7
 8000fdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fe0:	0c11      	lsrs	r1, r2, #16
 8000fe2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe6:	fb08 f904 	mul.w	r9, r8, r4
 8000fea:	40b0      	lsls	r0, r6
 8000fec:	4589      	cmp	r9, r1
 8000fee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ff2:	b280      	uxth	r0, r0
 8000ff4:	d93e      	bls.n	8001074 <__udivmoddi4+0x2e8>
 8000ff6:	1879      	adds	r1, r7, r1
 8000ff8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ffc:	d201      	bcs.n	8001002 <__udivmoddi4+0x276>
 8000ffe:	4589      	cmp	r9, r1
 8001000:	d81f      	bhi.n	8001042 <__udivmoddi4+0x2b6>
 8001002:	eba1 0109 	sub.w	r1, r1, r9
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	fb0e 1119 	mls	r1, lr, r9, r1
 8001012:	b292      	uxth	r2, r2
 8001014:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001018:	4542      	cmp	r2, r8
 800101a:	d229      	bcs.n	8001070 <__udivmoddi4+0x2e4>
 800101c:	18ba      	adds	r2, r7, r2
 800101e:	f109 31ff 	add.w	r1, r9, #4294967295
 8001022:	d2c4      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001024:	4542      	cmp	r2, r8
 8001026:	d2c2      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001028:	f1a9 0102 	sub.w	r1, r9, #2
 800102c:	443a      	add	r2, r7
 800102e:	e7be      	b.n	8000fae <__udivmoddi4+0x222>
 8001030:	45f0      	cmp	r8, lr
 8001032:	d29d      	bcs.n	8000f70 <__udivmoddi4+0x1e4>
 8001034:	ebbe 0302 	subs.w	r3, lr, r2
 8001038:	eb6c 0c07 	sbc.w	ip, ip, r7
 800103c:	3801      	subs	r0, #1
 800103e:	46e1      	mov	r9, ip
 8001040:	e796      	b.n	8000f70 <__udivmoddi4+0x1e4>
 8001042:	eba7 0909 	sub.w	r9, r7, r9
 8001046:	4449      	add	r1, r9
 8001048:	f1a8 0c02 	sub.w	ip, r8, #2
 800104c:	fbb1 f9fe 	udiv	r9, r1, lr
 8001050:	fb09 f804 	mul.w	r8, r9, r4
 8001054:	e7db      	b.n	800100e <__udivmoddi4+0x282>
 8001056:	4673      	mov	r3, lr
 8001058:	e77f      	b.n	8000f5a <__udivmoddi4+0x1ce>
 800105a:	4650      	mov	r0, sl
 800105c:	e766      	b.n	8000f2c <__udivmoddi4+0x1a0>
 800105e:	4608      	mov	r0, r1
 8001060:	e6fd      	b.n	8000e5e <__udivmoddi4+0xd2>
 8001062:	443b      	add	r3, r7
 8001064:	3a02      	subs	r2, #2
 8001066:	e733      	b.n	8000ed0 <__udivmoddi4+0x144>
 8001068:	f1ac 0c02 	sub.w	ip, ip, #2
 800106c:	443b      	add	r3, r7
 800106e:	e71c      	b.n	8000eaa <__udivmoddi4+0x11e>
 8001070:	4649      	mov	r1, r9
 8001072:	e79c      	b.n	8000fae <__udivmoddi4+0x222>
 8001074:	eba1 0109 	sub.w	r1, r1, r9
 8001078:	46c4      	mov	ip, r8
 800107a:	fbb1 f9fe 	udiv	r9, r1, lr
 800107e:	fb09 f804 	mul.w	r8, r9, r4
 8001082:	e7c4      	b.n	800100e <__udivmoddi4+0x282>

08001084 <__aeabi_idiv0>:
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a05      	ldr	r2, [pc, #20]	@ (80010b0 <HAL_UARTEx_RxEventCallback+0x28>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d104      	bne.n	80010a8 <HAL_UARTEx_RxEventCallback+0x20>
	uart_dma_rx_event_callback(Size);
 800109e:	887b      	ldrh	r3, [r7, #2]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 fdd5 	bl	8001c50 <uart_dma_rx_event_callback>
 80010a6:	e000      	b.n	80010aa <HAL_UARTEx_RxEventCallback+0x22>
	if (huart->Instance != USART1) return;
 80010a8:	bf00      	nop
}
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40011000 	.word	0x40011000

080010b4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a04      	ldr	r2, [pc, #16]	@ (80010d4 <HAL_UART_ErrorCallback+0x20>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d102      	bne.n	80010cc <HAL_UART_ErrorCallback+0x18>
	uart_dma_error_callback();
 80010c6:	f000 ff01 	bl	8001ecc <uart_dma_error_callback>
 80010ca:	e000      	b.n	80010ce <HAL_UART_ErrorCallback+0x1a>
	if (huart->Instance != USART1) return;
 80010cc:	bf00      	nop
}
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40011000 	.word	0x40011000

080010d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d8:	b590      	push	{r4, r7, lr}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010de:	f001 f891 	bl	8002204 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010e2:	f000 f84d 	bl	8001180 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010e6:	f000 fa03 	bl	80014f0 <MX_GPIO_Init>
  MX_DMA_Init();
 80010ea:	f000 f9e1 	bl	80014b0 <MX_DMA_Init>
  MX_FATFS_Init();
 80010ee:	f008 ffc5 	bl	800a07c <MX_FATFS_Init>
  MX_TIM2_Init();
 80010f2:	f000 f927 	bl	8001344 <MX_TIM2_Init>
  MX_I2C1_Init();
 80010f6:	f000 f8c1 	bl	800127c <MX_I2C1_Init>
  MX_SPI2_Init();
 80010fa:	f000 f8ed 	bl	80012d8 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80010fe:	f000 f9ad 	bl	800145c <MX_USART1_UART_Init>
  MX_CRC_Init();
 8001102:	f000 f8a7 	bl	8001254 <MX_CRC_Init>
  MX_USB_DEVICE_Init();
 8001106:	f00b f851 	bl	800c1ac <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  initialize_uart_dma();
 800110a:	f000 fd89 	bl	8001c20 <initialize_uart_dma>

//  HAL_TIM_Base_Start_IT(&htim2);

  initialize_MFX_orientation(MFX_ENGINE_6X);
 800110e:	2000      	movs	r0, #0
 8001110:	f000 fa6c 	bl	80015ec <initialize_MFX_orientation>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (uart_dma_is_data_ready()) {
 8001114:	f000 fef6 	bl	8001f04 <uart_dma_is_data_ready>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d00d      	beq.n	800113a <main+0x62>
		  uart_dma_reset_data_ready();
 800111e:	f000 fefd 	bl	8001f1c <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 8001122:	f000 ff07 	bl	8001f34 <uart_dma_get_latest_packet>
 8001126:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	3302      	adds	r3, #2
 800112c:	4910      	ldr	r1, [pc, #64]	@ (8001170 <main+0x98>)
 800112e:	4618      	mov	r0, r3
 8001130:	f000 ff5e 	bl	8001ff0 <process_raw_sensor_data>

		  // log new data

		  // control algorithms
		  calculate_MFX_orientation(orientation_quat);
 8001134:	480f      	ldr	r0, [pc, #60]	@ (8001174 <main+0x9c>)
 8001136:	f000 fa95 	bl	8001664 <calculate_MFX_orientation>
	  }

	  uint32_t now = HAL_GetTick();
 800113a:	f001 f8c9 	bl	80022d0 <HAL_GetTick>
 800113e:	6038      	str	r0, [r7, #0]
	  if ((now - last_send_time) >= send_interval) {
 8001140:	4b0d      	ldr	r3, [pc, #52]	@ (8001178 <main+0xa0>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	683a      	ldr	r2, [r7, #0]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	2264      	movs	r2, #100	@ 0x64
 800114a:	4293      	cmp	r3, r2
 800114c:	d3e2      	bcc.n	8001114 <main+0x3c>
		  memcpy(&quat_buffer,  orientation_quat, 4 * sizeof(float));
 800114e:	4a0b      	ldr	r2, [pc, #44]	@ (800117c <main+0xa4>)
 8001150:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <main+0x9c>)
 8001152:	4614      	mov	r4, r2
 8001154:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001156:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 800115a:	2110      	movs	r1, #16
 800115c:	4807      	ldr	r0, [pc, #28]	@ (800117c <main+0xa4>)
 800115e:	f00b f8e3 	bl	800c328 <CDC_Transmit_FS>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d1d5      	bne.n	8001114 <main+0x3c>
			  last_send_time = now;
 8001168:	4a03      	ldr	r2, [pc, #12]	@ (8001178 <main+0xa0>)
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	6013      	str	r3, [r2, #0]
  {
 800116e:	e7d1      	b.n	8001114 <main+0x3c>
 8001170:	20000b98 	.word	0x20000b98
 8001174:	20000bcc 	.word	0x20000bcc
 8001178:	20000b94 	.word	0x20000b94
 800117c:	20000b84 	.word	0x20000b84

08001180 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b094      	sub	sp, #80	@ 0x50
 8001184:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001186:	f107 0320 	add.w	r3, r7, #32
 800118a:	2230      	movs	r2, #48	@ 0x30
 800118c:	2100      	movs	r1, #0
 800118e:	4618      	mov	r0, r3
 8001190:	f012 fa84 	bl	801369c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001194:	f107 030c 	add.w	r3, r7, #12
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
 80011a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011a4:	2300      	movs	r3, #0
 80011a6:	60bb      	str	r3, [r7, #8]
 80011a8:	4b28      	ldr	r3, [pc, #160]	@ (800124c <SystemClock_Config+0xcc>)
 80011aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ac:	4a27      	ldr	r2, [pc, #156]	@ (800124c <SystemClock_Config+0xcc>)
 80011ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80011b4:	4b25      	ldr	r3, [pc, #148]	@ (800124c <SystemClock_Config+0xcc>)
 80011b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011bc:	60bb      	str	r3, [r7, #8]
 80011be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c0:	2300      	movs	r3, #0
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	4b22      	ldr	r3, [pc, #136]	@ (8001250 <SystemClock_Config+0xd0>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a21      	ldr	r2, [pc, #132]	@ (8001250 <SystemClock_Config+0xd0>)
 80011ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ce:	6013      	str	r3, [r2, #0]
 80011d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001250 <SystemClock_Config+0xd0>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011d8:	607b      	str	r3, [r7, #4]
 80011da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011dc:	2301      	movs	r3, #1
 80011de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e6:	2302      	movs	r3, #2
 80011e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011ea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80011f0:	2306      	movs	r3, #6
 80011f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011f4:	23a8      	movs	r3, #168	@ 0xa8
 80011f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011f8:	2302      	movs	r3, #2
 80011fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011fc:	2307      	movs	r3, #7
 80011fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001200:	f107 0320 	add.w	r3, r7, #32
 8001204:	4618      	mov	r0, r3
 8001206:	f004 ff51 	bl	80060ac <HAL_RCC_OscConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001210:	f000 f9e6 	bl	80015e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001214:	230f      	movs	r3, #15
 8001216:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001218:	2302      	movs	r3, #2
 800121a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001220:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001224:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001226:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800122a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800122c:	f107 030c 	add.w	r3, r7, #12
 8001230:	2105      	movs	r1, #5
 8001232:	4618      	mov	r0, r3
 8001234:	f005 f9b2 	bl	800659c <HAL_RCC_ClockConfig>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800123e:	f000 f9cf 	bl	80015e0 <Error_Handler>
  }
}
 8001242:	bf00      	nop
 8001244:	3750      	adds	r7, #80	@ 0x50
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40023800 	.word	0x40023800
 8001250:	40007000 	.word	0x40007000

08001254 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001258:	4b06      	ldr	r3, [pc, #24]	@ (8001274 <MX_CRC_Init+0x20>)
 800125a:	4a07      	ldr	r2, [pc, #28]	@ (8001278 <MX_CRC_Init+0x24>)
 800125c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800125e:	4805      	ldr	r0, [pc, #20]	@ (8001274 <MX_CRC_Init+0x20>)
 8001260:	f001 f977 	bl	8002552 <HAL_CRC_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800126a:	f000 f9b9 	bl	80015e0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	200009e0 	.word	0x200009e0
 8001278:	40023000 	.word	0x40023000

0800127c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001280:	4b12      	ldr	r3, [pc, #72]	@ (80012cc <MX_I2C1_Init+0x50>)
 8001282:	4a13      	ldr	r2, [pc, #76]	@ (80012d0 <MX_I2C1_Init+0x54>)
 8001284:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001286:	4b11      	ldr	r3, [pc, #68]	@ (80012cc <MX_I2C1_Init+0x50>)
 8001288:	4a12      	ldr	r2, [pc, #72]	@ (80012d4 <MX_I2C1_Init+0x58>)
 800128a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800128c:	4b0f      	ldr	r3, [pc, #60]	@ (80012cc <MX_I2C1_Init+0x50>)
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 8001292:	4b0e      	ldr	r3, [pc, #56]	@ (80012cc <MX_I2C1_Init+0x50>)
 8001294:	2240      	movs	r2, #64	@ 0x40
 8001296:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001298:	4b0c      	ldr	r3, [pc, #48]	@ (80012cc <MX_I2C1_Init+0x50>)
 800129a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800129e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a0:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <MX_I2C1_Init+0x50>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012a6:	4b09      	ldr	r3, [pc, #36]	@ (80012cc <MX_I2C1_Init+0x50>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012ac:	4b07      	ldr	r3, [pc, #28]	@ (80012cc <MX_I2C1_Init+0x50>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012b2:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <MX_I2C1_Init+0x50>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012b8:	4804      	ldr	r0, [pc, #16]	@ (80012cc <MX_I2C1_Init+0x50>)
 80012ba:	f001 ff6b 	bl	8003194 <HAL_I2C_Init>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012c4:	f000 f98c 	bl	80015e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	200009e8 	.word	0x200009e8
 80012d0:	40005400 	.word	0x40005400
 80012d4:	000186a0 	.word	0x000186a0

080012d8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80012dc:	4b17      	ldr	r3, [pc, #92]	@ (800133c <MX_SPI2_Init+0x64>)
 80012de:	4a18      	ldr	r2, [pc, #96]	@ (8001340 <MX_SPI2_Init+0x68>)
 80012e0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012e2:	4b16      	ldr	r3, [pc, #88]	@ (800133c <MX_SPI2_Init+0x64>)
 80012e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012e8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012ea:	4b14      	ldr	r3, [pc, #80]	@ (800133c <MX_SPI2_Init+0x64>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80012f0:	4b12      	ldr	r3, [pc, #72]	@ (800133c <MX_SPI2_Init+0x64>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012f6:	4b11      	ldr	r3, [pc, #68]	@ (800133c <MX_SPI2_Init+0x64>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012fc:	4b0f      	ldr	r3, [pc, #60]	@ (800133c <MX_SPI2_Init+0x64>)
 80012fe:	2200      	movs	r2, #0
 8001300:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001302:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <MX_SPI2_Init+0x64>)
 8001304:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001308:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800130a:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <MX_SPI2_Init+0x64>)
 800130c:	2200      	movs	r2, #0
 800130e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001310:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <MX_SPI2_Init+0x64>)
 8001312:	2200      	movs	r2, #0
 8001314:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001316:	4b09      	ldr	r3, [pc, #36]	@ (800133c <MX_SPI2_Init+0x64>)
 8001318:	2200      	movs	r2, #0
 800131a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800131c:	4b07      	ldr	r3, [pc, #28]	@ (800133c <MX_SPI2_Init+0x64>)
 800131e:	2200      	movs	r2, #0
 8001320:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001322:	4b06      	ldr	r3, [pc, #24]	@ (800133c <MX_SPI2_Init+0x64>)
 8001324:	220a      	movs	r2, #10
 8001326:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001328:	4804      	ldr	r0, [pc, #16]	@ (800133c <MX_SPI2_Init+0x64>)
 800132a:	f005 fb17 	bl	800695c <HAL_SPI_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001334:	f000 f954 	bl	80015e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}
 800133c:	20000a3c 	.word	0x20000a3c
 8001340:	40003800 	.word	0x40003800

08001344 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b08e      	sub	sp, #56	@ 0x38
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800134a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001358:	f107 0320 	add.w	r3, r7, #32
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
 8001370:	615a      	str	r2, [r3, #20]
 8001372:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001374:	4b38      	ldr	r3, [pc, #224]	@ (8001458 <MX_TIM2_Init+0x114>)
 8001376:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800137a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 800137c:	4b36      	ldr	r3, [pc, #216]	@ (8001458 <MX_TIM2_Init+0x114>)
 800137e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001382:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001384:	4b34      	ldr	r3, [pc, #208]	@ (8001458 <MX_TIM2_Init+0x114>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 84-1;
 800138a:	4b33      	ldr	r3, [pc, #204]	@ (8001458 <MX_TIM2_Init+0x114>)
 800138c:	2253      	movs	r2, #83	@ 0x53
 800138e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001390:	4b31      	ldr	r3, [pc, #196]	@ (8001458 <MX_TIM2_Init+0x114>)
 8001392:	2200      	movs	r2, #0
 8001394:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001396:	4b30      	ldr	r3, [pc, #192]	@ (8001458 <MX_TIM2_Init+0x114>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800139c:	482e      	ldr	r0, [pc, #184]	@ (8001458 <MX_TIM2_Init+0x114>)
 800139e:	f005 fb66 	bl	8006a6e <HAL_TIM_Base_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80013a8:	f000 f91a 	bl	80015e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013b6:	4619      	mov	r1, r3
 80013b8:	4827      	ldr	r0, [pc, #156]	@ (8001458 <MX_TIM2_Init+0x114>)
 80013ba:	f005 fcc3 	bl	8006d44 <HAL_TIM_ConfigClockSource>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80013c4:	f000 f90c 	bl	80015e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013c8:	4823      	ldr	r0, [pc, #140]	@ (8001458 <MX_TIM2_Init+0x114>)
 80013ca:	f005 fb9f 	bl	8006b0c <HAL_TIM_PWM_Init>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80013d4:	f000 f904 	bl	80015e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d8:	2300      	movs	r3, #0
 80013da:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013dc:	2300      	movs	r3, #0
 80013de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013e0:	f107 0320 	add.w	r3, r7, #32
 80013e4:	4619      	mov	r1, r3
 80013e6:	481c      	ldr	r0, [pc, #112]	@ (8001458 <MX_TIM2_Init+0x114>)
 80013e8:	f006 f86a 	bl	80074c0 <HAL_TIMEx_MasterConfigSynchronization>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80013f2:	f000 f8f5 	bl	80015e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013f6:	2360      	movs	r3, #96	@ 0x60
 80013f8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001402:	2300      	movs	r3, #0
 8001404:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001406:	1d3b      	adds	r3, r7, #4
 8001408:	2204      	movs	r2, #4
 800140a:	4619      	mov	r1, r3
 800140c:	4812      	ldr	r0, [pc, #72]	@ (8001458 <MX_TIM2_Init+0x114>)
 800140e:	f005 fbd7 	bl	8006bc0 <HAL_TIM_PWM_ConfigChannel>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001418:	f000 f8e2 	bl	80015e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	2208      	movs	r2, #8
 8001420:	4619      	mov	r1, r3
 8001422:	480d      	ldr	r0, [pc, #52]	@ (8001458 <MX_TIM2_Init+0x114>)
 8001424:	f005 fbcc 	bl	8006bc0 <HAL_TIM_PWM_ConfigChannel>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800142e:	f000 f8d7 	bl	80015e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001432:	1d3b      	adds	r3, r7, #4
 8001434:	220c      	movs	r2, #12
 8001436:	4619      	mov	r1, r3
 8001438:	4807      	ldr	r0, [pc, #28]	@ (8001458 <MX_TIM2_Init+0x114>)
 800143a:	f005 fbc1 	bl	8006bc0 <HAL_TIM_PWM_ConfigChannel>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8001444:	f000 f8cc 	bl	80015e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001448:	4803      	ldr	r0, [pc, #12]	@ (8001458 <MX_TIM2_Init+0x114>)
 800144a:	f000 fac3 	bl	80019d4 <HAL_TIM_MspPostInit>

}
 800144e:	bf00      	nop
 8001450:	3738      	adds	r7, #56	@ 0x38
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000a94 	.word	0x20000a94

0800145c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001460:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <MX_USART1_UART_Init+0x4c>)
 8001462:	4a12      	ldr	r2, [pc, #72]	@ (80014ac <MX_USART1_UART_Init+0x50>)
 8001464:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001466:	4b10      	ldr	r3, [pc, #64]	@ (80014a8 <MX_USART1_UART_Init+0x4c>)
 8001468:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800146c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800146e:	4b0e      	ldr	r3, [pc, #56]	@ (80014a8 <MX_USART1_UART_Init+0x4c>)
 8001470:	2200      	movs	r2, #0
 8001472:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001474:	4b0c      	ldr	r3, [pc, #48]	@ (80014a8 <MX_USART1_UART_Init+0x4c>)
 8001476:	2200      	movs	r2, #0
 8001478:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800147a:	4b0b      	ldr	r3, [pc, #44]	@ (80014a8 <MX_USART1_UART_Init+0x4c>)
 800147c:	2200      	movs	r2, #0
 800147e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001480:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <MX_USART1_UART_Init+0x4c>)
 8001482:	220c      	movs	r2, #12
 8001484:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001486:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <MX_USART1_UART_Init+0x4c>)
 8001488:	2200      	movs	r2, #0
 800148a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800148c:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <MX_USART1_UART_Init+0x4c>)
 800148e:	2200      	movs	r2, #0
 8001490:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001492:	4805      	ldr	r0, [pc, #20]	@ (80014a8 <MX_USART1_UART_Init+0x4c>)
 8001494:	f006 f890 	bl	80075b8 <HAL_UART_Init>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800149e:	f000 f89f 	bl	80015e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014a2:	bf00      	nop
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20000adc 	.word	0x20000adc
 80014ac:	40011000 	.word	0x40011000

080014b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	607b      	str	r3, [r7, #4]
 80014ba:	4b0c      	ldr	r3, [pc, #48]	@ (80014ec <MX_DMA_Init+0x3c>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a0b      	ldr	r2, [pc, #44]	@ (80014ec <MX_DMA_Init+0x3c>)
 80014c0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b09      	ldr	r3, [pc, #36]	@ (80014ec <MX_DMA_Init+0x3c>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2100      	movs	r1, #0
 80014d6:	203a      	movs	r0, #58	@ 0x3a
 80014d8:	f001 f805 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80014dc:	203a      	movs	r0, #58	@ 0x3a
 80014de:	f001 f81e 	bl	800251e <HAL_NVIC_EnableIRQ>

}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40023800 	.word	0x40023800

080014f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	@ 0x28
 80014f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]
 8001502:	60da      	str	r2, [r3, #12]
 8001504:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	613b      	str	r3, [r7, #16]
 800150a:	4b32      	ldr	r3, [pc, #200]	@ (80015d4 <MX_GPIO_Init+0xe4>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	4a31      	ldr	r2, [pc, #196]	@ (80015d4 <MX_GPIO_Init+0xe4>)
 8001510:	f043 0304 	orr.w	r3, r3, #4
 8001514:	6313      	str	r3, [r2, #48]	@ 0x30
 8001516:	4b2f      	ldr	r3, [pc, #188]	@ (80015d4 <MX_GPIO_Init+0xe4>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	f003 0304 	and.w	r3, r3, #4
 800151e:	613b      	str	r3, [r7, #16]
 8001520:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
 8001526:	4b2b      	ldr	r3, [pc, #172]	@ (80015d4 <MX_GPIO_Init+0xe4>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	4a2a      	ldr	r2, [pc, #168]	@ (80015d4 <MX_GPIO_Init+0xe4>)
 800152c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001530:	6313      	str	r3, [r2, #48]	@ 0x30
 8001532:	4b28      	ldr	r3, [pc, #160]	@ (80015d4 <MX_GPIO_Init+0xe4>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	60bb      	str	r3, [r7, #8]
 8001542:	4b24      	ldr	r3, [pc, #144]	@ (80015d4 <MX_GPIO_Init+0xe4>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001546:	4a23      	ldr	r2, [pc, #140]	@ (80015d4 <MX_GPIO_Init+0xe4>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6313      	str	r3, [r2, #48]	@ 0x30
 800154e:	4b21      	ldr	r3, [pc, #132]	@ (80015d4 <MX_GPIO_Init+0xe4>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	4b1d      	ldr	r3, [pc, #116]	@ (80015d4 <MX_GPIO_Init+0xe4>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	4a1c      	ldr	r2, [pc, #112]	@ (80015d4 <MX_GPIO_Init+0xe4>)
 8001564:	f043 0302 	orr.w	r3, r3, #2
 8001568:	6313      	str	r3, [r2, #48]	@ 0x30
 800156a:	4b1a      	ldr	r3, [pc, #104]	@ (80015d4 <MX_GPIO_Init+0xe4>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	f003 0302 	and.w	r3, r3, #2
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|ERROR_LED_Pin, GPIO_PIN_RESET);
 8001576:	2200      	movs	r2, #0
 8001578:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 800157c:	4816      	ldr	r0, [pc, #88]	@ (80015d8 <MX_GPIO_Init+0xe8>)
 800157e:	f001 fdef 	bl	8003160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CSB_GPIO_Port, SPI2_CSB_Pin, GPIO_PIN_RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001588:	4814      	ldr	r0, [pc, #80]	@ (80015dc <MX_GPIO_Init+0xec>)
 800158a:	f001 fde9 	bl	8003160 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin ERROR_LED_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|ERROR_LED_Pin;
 800158e:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8001592:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001594:	2301      	movs	r3, #1
 8001596:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159c:	2300      	movs	r3, #0
 800159e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	4619      	mov	r1, r3
 80015a6:	480c      	ldr	r0, [pc, #48]	@ (80015d8 <MX_GPIO_Init+0xe8>)
 80015a8:	f001 fc3e 	bl	8002e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = SPI2_CSB_Pin;
 80015ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b2:	2301      	movs	r3, #1
 80015b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CSB_GPIO_Port, &GPIO_InitStruct);
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	4619      	mov	r1, r3
 80015c4:	4805      	ldr	r0, [pc, #20]	@ (80015dc <MX_GPIO_Init+0xec>)
 80015c6:	f001 fc2f 	bl	8002e28 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80015ca:	bf00      	nop
 80015cc:	3728      	adds	r7, #40	@ 0x28
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40023800 	.word	0x40023800
 80015d8:	40020800 	.word	0x40020800
 80015dc:	40020400 	.word	0x40020400

080015e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e4:	b672      	cpsid	i
}
 80015e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <Error_Handler+0x8>

080015ec <initialize_MFX_orientation>:
float current_time;
float dt;

float orientation_freq;

HAL_StatusTypeDef initialize_MFX_orientation(MFX_engine_fusionType_t engine_dof) {
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	71fb      	strb	r3, [r7, #7]
	if (MOTION_FX_STATE_SIZE < MotionFX_GetStateSize()) {
 80015f6:	f011 fdbf 	bl	8013178 <MotionFX_GetStateSize>
 80015fa:	4603      	mov	r3, r0
 80015fc:	f640 1292 	movw	r2, #2450	@ 0x992
 8001600:	4293      	cmp	r3, r2
 8001602:	d901      	bls.n	8001608 <initialize_MFX_orientation+0x1c>
		return HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	e025      	b.n	8001654 <initialize_MFX_orientation+0x68>
	}

	MotionFX_initialize((MFXState_t*)mfxstate);
 8001608:	4814      	ldr	r0, [pc, #80]	@ (800165c <initialize_MFX_orientation+0x70>)
 800160a:	f011 fdb9 	bl	8013180 <MotionFX_initialize>

	MotionFX_getKnobs(mfxstate, &knobs);
 800160e:	4914      	ldr	r1, [pc, #80]	@ (8001660 <initialize_MFX_orientation+0x74>)
 8001610:	4812      	ldr	r0, [pc, #72]	@ (800165c <initialize_MFX_orientation+0x70>)
 8001612:	f011 feb9 	bl	8013388 <MotionFX_getKnobs>

	// modify knobs here if needed

	MotionFX_setKnobs(mfxstate, &knobs);
 8001616:	4912      	ldr	r1, [pc, #72]	@ (8001660 <initialize_MFX_orientation+0x74>)
 8001618:	4810      	ldr	r0, [pc, #64]	@ (800165c <initialize_MFX_orientation+0x70>)
 800161a:	f011 fe69 	bl	80132f0 <MotionFX_setKnobs>

	MotionFX_enable_6X(mfxstate, MFX_ENGINE_DISABLE);
 800161e:	2100      	movs	r1, #0
 8001620:	480e      	ldr	r0, [pc, #56]	@ (800165c <initialize_MFX_orientation+0x70>)
 8001622:	f011 feef 	bl	8013404 <MotionFX_enable_6X>
	MotionFX_enable_9X(mfxstate, MFX_ENGINE_DISABLE);
 8001626:	2100      	movs	r1, #0
 8001628:	480c      	ldr	r0, [pc, #48]	@ (800165c <initialize_MFX_orientation+0x70>)
 800162a:	f011 ff0b 	bl	8013444 <MotionFX_enable_9X>

	if (engine_dof == MFX_ENGINE_6X) {
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d105      	bne.n	8001640 <initialize_MFX_orientation+0x54>
		MotionFX_enable_6X(mfxstate, MFX_ENGINE_ENABLE);
 8001634:	2101      	movs	r1, #1
 8001636:	4809      	ldr	r0, [pc, #36]	@ (800165c <initialize_MFX_orientation+0x70>)
 8001638:	f011 fee4 	bl	8013404 <MotionFX_enable_6X>
		return HAL_OK;
 800163c:	2300      	movs	r3, #0
 800163e:	e009      	b.n	8001654 <initialize_MFX_orientation+0x68>
	} else if (engine_dof == MFX_ENGINE_9X) {
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d105      	bne.n	8001652 <initialize_MFX_orientation+0x66>
		MotionFX_enable_9X(mfxstate, MFX_ENGINE_ENABLE);
 8001646:	2101      	movs	r1, #1
 8001648:	4804      	ldr	r0, [pc, #16]	@ (800165c <initialize_MFX_orientation+0x70>)
 800164a:	f011 fefb 	bl	8013444 <MotionFX_enable_9X>
		return HAL_OK;
 800164e:	2300      	movs	r3, #0
 8001650:	e000      	b.n	8001654 <initialize_MFX_orientation+0x68>
	} else {
		return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
	}
}
 8001654:	4618      	mov	r0, r3
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000bdc 	.word	0x20000bdc
 8001660:	20001570 	.word	0x20001570

08001664 <calculate_MFX_orientation>:

void calculate_MFX_orientation(float* quaternion) {
 8001664:	b580      	push	{r7, lr}
 8001666:	b09c      	sub	sp, #112	@ 0x70
 8001668:	af02      	add	r7, sp, #8
 800166a:	6078      	str	r0, [r7, #4]
	MFX_input_t data_in;
	MFX_output_t data_out;

	current_time = HAL_GetTick();
 800166c:	f000 fe30 	bl	80022d0 <HAL_GetTick>
 8001670:	ee07 0a90 	vmov	s15, r0
 8001674:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001678:	4b4b      	ldr	r3, [pc, #300]	@ (80017a8 <calculate_MFX_orientation+0x144>)
 800167a:	edc3 7a00 	vstr	s15, [r3]

	/* Get acceleration X/Y/Z in g */
	data_in.acc[0] = data.ax / CONSTANT_g;
 800167e:	4b4b      	ldr	r3, [pc, #300]	@ (80017ac <calculate_MFX_orientation+0x148>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80017b0 <calculate_MFX_orientation+0x14c>
 8001686:	ee07 3a90 	vmov	s15, r3
 800168a:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800168e:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
	data_in.acc[1] = data.ay / CONSTANT_g;
 8001692:	4b46      	ldr	r3, [pc, #280]	@ (80017ac <calculate_MFX_orientation+0x148>)
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80017b0 <calculate_MFX_orientation+0x14c>
 800169a:	ee07 3a90 	vmov	s15, r3
 800169e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80016a2:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
	data_in.acc[2] = data.az / CONSTANT_g;
 80016a6:	4b41      	ldr	r3, [pc, #260]	@ (80017ac <calculate_MFX_orientation+0x148>)
 80016a8:	691b      	ldr	r3, [r3, #16]
 80016aa:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80017b0 <calculate_MFX_orientation+0x14c>
 80016ae:	ee07 3a90 	vmov	s15, r3
 80016b2:	eec7 7a87 	vdiv.f32	s15, s15, s14
 80016b6:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

	/* Get angular rate X/Y/Z in dps */
	data_in.gyro[0] = data.gx * RAD_TO_DEG;
 80016ba:	4b3c      	ldr	r3, [pc, #240]	@ (80017ac <calculate_MFX_orientation+0x148>)
 80016bc:	695b      	ldr	r3, [r3, #20]
 80016be:	eddf 7a3d 	vldr	s15, [pc, #244]	@ 80017b4 <calculate_MFX_orientation+0x150>
 80016c2:	ee07 3a10 	vmov	s14, r3
 80016c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016ca:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
	data_in.gyro[1] = data.gy * RAD_TO_DEG;
 80016ce:	4b37      	ldr	r3, [pc, #220]	@ (80017ac <calculate_MFX_orientation+0x148>)
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	eddf 7a38 	vldr	s15, [pc, #224]	@ 80017b4 <calculate_MFX_orientation+0x150>
 80016d6:	ee07 3a10 	vmov	s14, r3
 80016da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016de:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	data_in.gyro[2] = data.gz * RAD_TO_DEG;
 80016e2:	4b32      	ldr	r3, [pc, #200]	@ (80017ac <calculate_MFX_orientation+0x148>)
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	eddf 7a33 	vldr	s15, [pc, #204]	@ 80017b4 <calculate_MFX_orientation+0x150>
 80016ea:	ee07 3a10 	vmov	s14, r3
 80016ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f2:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

	/* Get magnetic field X/Y/Z in uT/50 */
	data_in.mag[0] = data.mx * 50.0f;
 80016f6:	4b2d      	ldr	r3, [pc, #180]	@ (80017ac <calculate_MFX_orientation+0x148>)
 80016f8:	6a1b      	ldr	r3, [r3, #32]
 80016fa:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 80017b8 <calculate_MFX_orientation+0x154>
 80016fe:	ee07 3a10 	vmov	s14, r3
 8001702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001706:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	data_in.mag[1] = data.my * 50.0f;
 800170a:	4b28      	ldr	r3, [pc, #160]	@ (80017ac <calculate_MFX_orientation+0x148>)
 800170c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800170e:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 80017b8 <calculate_MFX_orientation+0x154>
 8001712:	ee07 3a10 	vmov	s14, r3
 8001716:	ee67 7a27 	vmul.f32	s15, s14, s15
 800171a:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	data_in.mag[2] = data.mz * 50.0f;
 800171e:	4b23      	ldr	r3, [pc, #140]	@ (80017ac <calculate_MFX_orientation+0x148>)
 8001720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001722:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80017b8 <calculate_MFX_orientation+0x154>
 8001726:	ee07 3a10 	vmov	s14, r3
 800172a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800172e:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

	/* Calculate elapsed time from last accesing this function in seconds */
	dt = (current_time - last_time) / 1000.0f;
 8001732:	4b1d      	ldr	r3, [pc, #116]	@ (80017a8 <calculate_MFX_orientation+0x144>)
 8001734:	ed93 7a00 	vldr	s14, [r3]
 8001738:	4b20      	ldr	r3, [pc, #128]	@ (80017bc <calculate_MFX_orientation+0x158>)
 800173a:	edd3 7a00 	vldr	s15, [r3]
 800173e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001742:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80017c0 <calculate_MFX_orientation+0x15c>
 8001746:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800174a:	4b1e      	ldr	r3, [pc, #120]	@ (80017c4 <calculate_MFX_orientation+0x160>)
 800174c:	edc3 7a00 	vstr	s15, [r3]
	last_time = current_time;
 8001750:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <calculate_MFX_orientation+0x144>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a19      	ldr	r2, [pc, #100]	@ (80017bc <calculate_MFX_orientation+0x158>)
 8001756:	6013      	str	r3, [r2, #0]

	orientation_freq = 1.0f / dt;
 8001758:	4b1a      	ldr	r3, [pc, #104]	@ (80017c4 <calculate_MFX_orientation+0x160>)
 800175a:	ed93 7a00 	vldr	s14, [r3]
 800175e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001762:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001766:	4b18      	ldr	r3, [pc, #96]	@ (80017c8 <calculate_MFX_orientation+0x164>)
 8001768:	edc3 7a00 	vstr	s15, [r3]

	/* Run Sensor Fusion algorithm */
	MotionFX_propagate(mfxstate, &data_out, &data_in, &dt);
 800176c:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001770:	f107 0108 	add.w	r1, r7, #8
 8001774:	4b13      	ldr	r3, [pc, #76]	@ (80017c4 <calculate_MFX_orientation+0x160>)
 8001776:	4815      	ldr	r0, [pc, #84]	@ (80017cc <calculate_MFX_orientation+0x168>)
 8001778:	f011 fe94 	bl	80134a4 <MotionFX_propagate>
	MotionFX_update(mfxstate, &data_out, &data_in, &dt, NULL);
 800177c:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001780:	f107 0108 	add.w	r1, r7, #8
 8001784:	2300      	movs	r3, #0
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	4b0e      	ldr	r3, [pc, #56]	@ (80017c4 <calculate_MFX_orientation+0x160>)
 800178a:	4810      	ldr	r0, [pc, #64]	@ (80017cc <calculate_MFX_orientation+0x168>)
 800178c:	f011 fe7a 	bl	8013484 <MotionFX_update>

	memcpy(quaternion, data_out.quaternion, 4 * sizeof(float));
 8001790:	f107 0308 	add.w	r3, r7, #8
 8001794:	330c      	adds	r3, #12
 8001796:	2210      	movs	r2, #16
 8001798:	4619      	mov	r1, r3
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f011 ffb0 	bl	8013700 <memcpy>
}
 80017a0:	bf00      	nop
 80017a2:	3768      	adds	r7, #104	@ 0x68
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	200015a4 	.word	0x200015a4
 80017ac:	20000b98 	.word	0x20000b98
 80017b0:	411ce83e 	.word	0x411ce83e
 80017b4:	42652ee1 	.word	0x42652ee1
 80017b8:	42480000 	.word	0x42480000
 80017bc:	200015a0 	.word	0x200015a0
 80017c0:	447a0000 	.word	0x447a0000
 80017c4:	200015a8 	.word	0x200015a8
 80017c8:	200015ac 	.word	0x200015ac
 80017cc:	20000bdc 	.word	0x20000bdc

080017d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	607b      	str	r3, [r7, #4]
 80017da:	4b10      	ldr	r3, [pc, #64]	@ (800181c <HAL_MspInit+0x4c>)
 80017dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017de:	4a0f      	ldr	r2, [pc, #60]	@ (800181c <HAL_MspInit+0x4c>)
 80017e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017e6:	4b0d      	ldr	r3, [pc, #52]	@ (800181c <HAL_MspInit+0x4c>)
 80017e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017ee:	607b      	str	r3, [r7, #4]
 80017f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	603b      	str	r3, [r7, #0]
 80017f6:	4b09      	ldr	r3, [pc, #36]	@ (800181c <HAL_MspInit+0x4c>)
 80017f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fa:	4a08      	ldr	r2, [pc, #32]	@ (800181c <HAL_MspInit+0x4c>)
 80017fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001800:	6413      	str	r3, [r2, #64]	@ 0x40
 8001802:	4b06      	ldr	r3, [pc, #24]	@ (800181c <HAL_MspInit+0x4c>)
 8001804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800180a:	603b      	str	r3, [r7, #0]
 800180c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	40023800 	.word	0x40023800

08001820 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a0b      	ldr	r2, [pc, #44]	@ (800185c <HAL_CRC_MspInit+0x3c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d10d      	bne.n	800184e <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	60fb      	str	r3, [r7, #12]
 8001836:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <HAL_CRC_MspInit+0x40>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183a:	4a09      	ldr	r2, [pc, #36]	@ (8001860 <HAL_CRC_MspInit+0x40>)
 800183c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001840:	6313      	str	r3, [r2, #48]	@ 0x30
 8001842:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <HAL_CRC_MspInit+0x40>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800184e:	bf00      	nop
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	40023000 	.word	0x40023000
 8001860:	40023800 	.word	0x40023800

08001864 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08a      	sub	sp, #40	@ 0x28
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 0314 	add.w	r3, r7, #20
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
 800187a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a1d      	ldr	r2, [pc, #116]	@ (80018f8 <HAL_I2C_MspInit+0x94>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d134      	bne.n	80018f0 <HAL_I2C_MspInit+0x8c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	613b      	str	r3, [r7, #16]
 800188a:	4b1c      	ldr	r3, [pc, #112]	@ (80018fc <HAL_I2C_MspInit+0x98>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	4a1b      	ldr	r2, [pc, #108]	@ (80018fc <HAL_I2C_MspInit+0x98>)
 8001890:	f043 0302 	orr.w	r3, r3, #2
 8001894:	6313      	str	r3, [r2, #48]	@ 0x30
 8001896:	4b19      	ldr	r3, [pc, #100]	@ (80018fc <HAL_I2C_MspInit+0x98>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	613b      	str	r3, [r7, #16]
 80018a0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018a2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018a8:	2312      	movs	r3, #18
 80018aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b0:	2303      	movs	r3, #3
 80018b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018b4:	2304      	movs	r3, #4
 80018b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b8:	f107 0314 	add.w	r3, r7, #20
 80018bc:	4619      	mov	r1, r3
 80018be:	4810      	ldr	r0, [pc, #64]	@ (8001900 <HAL_I2C_MspInit+0x9c>)
 80018c0:	f001 fab2 	bl	8002e28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018c4:	2300      	movs	r3, #0
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <HAL_I2C_MspInit+0x98>)
 80018ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018cc:	4a0b      	ldr	r2, [pc, #44]	@ (80018fc <HAL_I2C_MspInit+0x98>)
 80018ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80018d4:	4b09      	ldr	r3, [pc, #36]	@ (80018fc <HAL_I2C_MspInit+0x98>)
 80018d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80018e0:	2200      	movs	r2, #0
 80018e2:	2100      	movs	r1, #0
 80018e4:	201f      	movs	r0, #31
 80018e6:	f000 fdfe 	bl	80024e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80018ea:	201f      	movs	r0, #31
 80018ec:	f000 fe17 	bl	800251e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80018f0:	bf00      	nop
 80018f2:	3728      	adds	r7, #40	@ 0x28
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40005400 	.word	0x40005400
 80018fc:	40023800 	.word	0x40023800
 8001900:	40020400 	.word	0x40020400

08001904 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	@ 0x28
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a19      	ldr	r2, [pc, #100]	@ (8001988 <HAL_SPI_MspInit+0x84>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d12c      	bne.n	8001980 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	4b18      	ldr	r3, [pc, #96]	@ (800198c <HAL_SPI_MspInit+0x88>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192e:	4a17      	ldr	r2, [pc, #92]	@ (800198c <HAL_SPI_MspInit+0x88>)
 8001930:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001934:	6413      	str	r3, [r2, #64]	@ 0x40
 8001936:	4b15      	ldr	r3, [pc, #84]	@ (800198c <HAL_SPI_MspInit+0x88>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800193e:	613b      	str	r3, [r7, #16]
 8001940:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	60fb      	str	r3, [r7, #12]
 8001946:	4b11      	ldr	r3, [pc, #68]	@ (800198c <HAL_SPI_MspInit+0x88>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194a:	4a10      	ldr	r2, [pc, #64]	@ (800198c <HAL_SPI_MspInit+0x88>)
 800194c:	f043 0302 	orr.w	r3, r3, #2
 8001950:	6313      	str	r3, [r2, #48]	@ 0x30
 8001952:	4b0e      	ldr	r3, [pc, #56]	@ (800198c <HAL_SPI_MspInit+0x88>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800195e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001962:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001964:	2302      	movs	r3, #2
 8001966:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001968:	2300      	movs	r3, #0
 800196a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800196c:	2303      	movs	r3, #3
 800196e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001970:	2305      	movs	r3, #5
 8001972:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	4619      	mov	r1, r3
 800197a:	4805      	ldr	r0, [pc, #20]	@ (8001990 <HAL_SPI_MspInit+0x8c>)
 800197c:	f001 fa54 	bl	8002e28 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001980:	bf00      	nop
 8001982:	3728      	adds	r7, #40	@ 0x28
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40003800 	.word	0x40003800
 800198c:	40023800 	.word	0x40023800
 8001990:	40020400 	.word	0x40020400

08001994 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019a4:	d10d      	bne.n	80019c2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60fb      	str	r3, [r7, #12]
 80019aa:	4b09      	ldr	r3, [pc, #36]	@ (80019d0 <HAL_TIM_Base_MspInit+0x3c>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ae:	4a08      	ldr	r2, [pc, #32]	@ (80019d0 <HAL_TIM_Base_MspInit+0x3c>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b6:	4b06      	ldr	r3, [pc, #24]	@ (80019d0 <HAL_TIM_Base_MspInit+0x3c>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80019c2:	bf00      	nop
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	40023800 	.word	0x40023800

080019d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b088      	sub	sp, #32
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 030c 	add.w	r3, r7, #12
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019f4:	d11d      	bne.n	8001a32 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	4b10      	ldr	r3, [pc, #64]	@ (8001a3c <HAL_TIM_MspPostInit+0x68>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	4a0f      	ldr	r2, [pc, #60]	@ (8001a3c <HAL_TIM_MspPostInit+0x68>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a06:	4b0d      	ldr	r3, [pc, #52]	@ (8001a3c <HAL_TIM_MspPostInit+0x68>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin;
 8001a12:	230e      	movs	r3, #14
 8001a14:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a16:	2302      	movs	r3, #2
 8001a18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a22:	2301      	movs	r3, #1
 8001a24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a26:	f107 030c 	add.w	r3, r7, #12
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4804      	ldr	r0, [pc, #16]	@ (8001a40 <HAL_TIM_MspPostInit+0x6c>)
 8001a2e:	f001 f9fb 	bl	8002e28 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001a32:	bf00      	nop
 8001a34:	3720      	adds	r7, #32
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40020000 	.word	0x40020000

08001a44 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08a      	sub	sp, #40	@ 0x28
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a35      	ldr	r2, [pc, #212]	@ (8001b38 <HAL_UART_MspInit+0xf4>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d163      	bne.n	8001b2e <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	613b      	str	r3, [r7, #16]
 8001a6a:	4b34      	ldr	r3, [pc, #208]	@ (8001b3c <HAL_UART_MspInit+0xf8>)
 8001a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6e:	4a33      	ldr	r2, [pc, #204]	@ (8001b3c <HAL_UART_MspInit+0xf8>)
 8001a70:	f043 0310 	orr.w	r3, r3, #16
 8001a74:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a76:	4b31      	ldr	r3, [pc, #196]	@ (8001b3c <HAL_UART_MspInit+0xf8>)
 8001a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7a:	f003 0310 	and.w	r3, r3, #16
 8001a7e:	613b      	str	r3, [r7, #16]
 8001a80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	4b2d      	ldr	r3, [pc, #180]	@ (8001b3c <HAL_UART_MspInit+0xf8>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8a:	4a2c      	ldr	r2, [pc, #176]	@ (8001b3c <HAL_UART_MspInit+0xf8>)
 8001a8c:	f043 0302 	orr.w	r3, r3, #2
 8001a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a92:	4b2a      	ldr	r3, [pc, #168]	@ (8001b3c <HAL_UART_MspInit+0xf8>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	f003 0302 	and.w	r3, r3, #2
 8001a9a:	60fb      	str	r3, [r7, #12]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a9e:	23c0      	movs	r3, #192	@ 0xc0
 8001aa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001aae:	2307      	movs	r3, #7
 8001ab0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab2:	f107 0314 	add.w	r3, r7, #20
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4821      	ldr	r0, [pc, #132]	@ (8001b40 <HAL_UART_MspInit+0xfc>)
 8001aba:	f001 f9b5 	bl	8002e28 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001abe:	4b21      	ldr	r3, [pc, #132]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001ac0:	4a21      	ldr	r2, [pc, #132]	@ (8001b48 <HAL_UART_MspInit+0x104>)
 8001ac2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001ac4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001ac6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001aca:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001acc:	4b1d      	ldr	r3, [pc, #116]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ad2:	4b1c      	ldr	r3, [pc, #112]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001ada:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ade:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ae0:	4b18      	ldr	r3, [pc, #96]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ae6:	4b17      	ldr	r3, [pc, #92]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001aec:	4b15      	ldr	r3, [pc, #84]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001aee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001af2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001af4:	4b13      	ldr	r3, [pc, #76]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001af6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001afa:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001afc:	4b11      	ldr	r3, [pc, #68]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001b02:	4810      	ldr	r0, [pc, #64]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001b04:	f000 fd74 	bl	80025f0 <HAL_DMA_Init>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001b0e:	f7ff fd67 	bl	80015e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a0b      	ldr	r2, [pc, #44]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001b16:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b18:	4a0a      	ldr	r2, [pc, #40]	@ (8001b44 <HAL_UART_MspInit+0x100>)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2100      	movs	r1, #0
 8001b22:	2025      	movs	r0, #37	@ 0x25
 8001b24:	f000 fcdf 	bl	80024e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b28:	2025      	movs	r0, #37	@ 0x25
 8001b2a:	f000 fcf8 	bl	800251e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001b2e:	bf00      	nop
 8001b30:	3728      	adds	r7, #40	@ 0x28
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40011000 	.word	0x40011000
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	40020400 	.word	0x40020400
 8001b44:	20000b24 	.word	0x20000b24
 8001b48:	40026440 	.word	0x40026440

08001b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <NMI_Handler+0x4>

08001b54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b58:	bf00      	nop
 8001b5a:	e7fd      	b.n	8001b58 <HardFault_Handler+0x4>

08001b5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <MemManage_Handler+0x4>

08001b64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b68:	bf00      	nop
 8001b6a:	e7fd      	b.n	8001b68 <BusFault_Handler+0x4>

08001b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b70:	bf00      	nop
 8001b72:	e7fd      	b.n	8001b70 <UsageFault_Handler+0x4>

08001b74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b82:	b480      	push	{r7}
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr

08001b9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ba2:	f000 fb81 	bl	80022a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}
	...

08001bac <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001bb0:	4802      	ldr	r0, [pc, #8]	@ (8001bbc <I2C1_EV_IRQHandler+0x10>)
 8001bb2:	f001 fc48 	bl	8003446 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	200009e8 	.word	0x200009e8

08001bc0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001bc4:	4802      	ldr	r0, [pc, #8]	@ (8001bd0 <USART1_IRQHandler+0x10>)
 8001bc6:	f005 fe8f 	bl	80078e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000adc 	.word	0x20000adc

08001bd4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001bd8:	4802      	ldr	r0, [pc, #8]	@ (8001be4 <DMA2_Stream2_IRQHandler+0x10>)
 8001bda:	f000 fea1 	bl	8002920 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20000b24 	.word	0x20000b24

08001be8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001bec:	4802      	ldr	r0, [pc, #8]	@ (8001bf8 <OTG_FS_IRQHandler+0x10>)
 8001bee:	f003 f94e 	bl	8004e8e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	20006170 	.word	0x20006170

08001bfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c00:	4b06      	ldr	r3, [pc, #24]	@ (8001c1c <SystemInit+0x20>)
 8001c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c06:	4a05      	ldr	r2, [pc, #20]	@ (8001c1c <SystemInit+0x20>)
 8001c08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	e000ed00 	.word	0xe000ed00

08001c20 <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001c24:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8001c28:	4906      	ldr	r1, [pc, #24]	@ (8001c44 <initialize_uart_dma+0x24>)
 8001c2a:	4807      	ldr	r0, [pc, #28]	@ (8001c48 <initialize_uart_dma+0x28>)
 8001c2c:	f005 fd14 	bl	8007658 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001c30:	4b06      	ldr	r3, [pc, #24]	@ (8001c4c <initialize_uart_dma+0x2c>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	4b05      	ldr	r3, [pc, #20]	@ (8001c4c <initialize_uart_dma+0x2c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f022 0208 	bic.w	r2, r2, #8
 8001c3e:	601a      	str	r2, [r3, #0]
}
 8001c40:	bf00      	nop
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20001658 	.word	0x20001658
 8001c48:	20000adc 	.word	0x20000adc
 8001c4c:	20000b24 	.word	0x20000b24

08001c50 <uart_dma_rx_event_callback>:

void uart_dma_rx_event_callback(uint16_t Size) {
 8001c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	80fb      	strh	r3, [r7, #6]
	rx_callback_counter++;
 8001c5a:	4b8c      	ldr	r3, [pc, #560]	@ (8001e8c <uart_dma_rx_event_callback+0x23c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	4a8a      	ldr	r2, [pc, #552]	@ (8001e8c <uart_dma_rx_event_callback+0x23c>)
 8001c62:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 8001c64:	4b8a      	ldr	r3, [pc, #552]	@ (8001e90 <uart_dma_rx_event_callback+0x240>)
 8001c66:	881a      	ldrh	r2, [r3, #0]
 8001c68:	4b8a      	ldr	r3, [pc, #552]	@ (8001e94 <uart_dma_rx_event_callback+0x244>)
 8001c6a:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 8001c6c:	88fb      	ldrh	r3, [r7, #6]
 8001c6e:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 8001c72:	d103      	bne.n	8001c7c <uart_dma_rx_event_callback+0x2c>
		rx_head = 0;
 8001c74:	4b86      	ldr	r3, [pc, #536]	@ (8001e90 <uart_dma_rx_event_callback+0x240>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	801a      	strh	r2, [r3, #0]
 8001c7a:	e002      	b.n	8001c82 <uart_dma_rx_event_callback+0x32>
	} else {
		rx_head = Size;
 8001c7c:	4a84      	ldr	r2, [pc, #528]	@ (8001e90 <uart_dma_rx_event_callback+0x240>)
 8001c7e:	88fb      	ldrh	r3, [r7, #6]
 8001c80:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 8001c82:	4b85      	ldr	r3, [pc, #532]	@ (8001e98 <uart_dma_rx_event_callback+0x248>)
 8001c84:	881b      	ldrh	r3, [r3, #0]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d033      	beq.n	8001cf2 <uart_dma_rx_event_callback+0xa2>
		rx_bytes = Size + wrap_size;
 8001c8a:	4b83      	ldr	r3, [pc, #524]	@ (8001e98 <uart_dma_rx_event_callback+0x248>)
 8001c8c:	881a      	ldrh	r2, [r3, #0]
 8001c8e:	88fb      	ldrh	r3, [r7, #6]
 8001c90:	4413      	add	r3, r2
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	4b81      	ldr	r3, [pc, #516]	@ (8001e9c <uart_dma_rx_event_callback+0x24c>)
 8001c96:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 8001c98:	4b80      	ldr	r3, [pc, #512]	@ (8001e9c <uart_dma_rx_event_callback+0x24c>)
 8001c9a:	881b      	ldrh	r3, [r3, #0]
 8001c9c:	2b36      	cmp	r3, #54	@ 0x36
 8001c9e:	d00e      	beq.n	8001cbe <uart_dma_rx_event_callback+0x6e>
			invalid_packets++;
 8001ca0:	4b7f      	ldr	r3, [pc, #508]	@ (8001ea0 <uart_dma_rx_event_callback+0x250>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	4a7e      	ldr	r2, [pc, #504]	@ (8001ea0 <uart_dma_rx_event_callback+0x250>)
 8001ca8:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 8001caa:	4b7b      	ldr	r3, [pc, #492]	@ (8001e98 <uart_dma_rx_event_callback+0x248>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cb6:	487b      	ldr	r0, [pc, #492]	@ (8001ea4 <uart_dma_rx_event_callback+0x254>)
 8001cb8:	f001 fa52 	bl	8003160 <HAL_GPIO_WritePin>
			return;
 8001cbc:	e0e3      	b.n	8001e86 <uart_dma_rx_event_callback+0x236>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 8001cbe:	4b76      	ldr	r3, [pc, #472]	@ (8001e98 <uart_dma_rx_event_callback+0x248>)
 8001cc0:	881b      	ldrh	r3, [r3, #0]
 8001cc2:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8001cc6:	4a78      	ldr	r2, [pc, #480]	@ (8001ea8 <uart_dma_rx_event_callback+0x258>)
 8001cc8:	4413      	add	r3, r2
 8001cca:	4a73      	ldr	r2, [pc, #460]	@ (8001e98 <uart_dma_rx_event_callback+0x248>)
 8001ccc:	8812      	ldrh	r2, [r2, #0]
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4876      	ldr	r0, [pc, #472]	@ (8001eac <uart_dma_rx_event_callback+0x25c>)
 8001cd2:	f011 fd15 	bl	8013700 <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 8001cd6:	4b70      	ldr	r3, [pc, #448]	@ (8001e98 <uart_dma_rx_event_callback+0x248>)
 8001cd8:	881b      	ldrh	r3, [r3, #0]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	4b73      	ldr	r3, [pc, #460]	@ (8001eac <uart_dma_rx_event_callback+0x25c>)
 8001cde:	4413      	add	r3, r2
 8001ce0:	88fa      	ldrh	r2, [r7, #6]
 8001ce2:	4971      	ldr	r1, [pc, #452]	@ (8001ea8 <uart_dma_rx_event_callback+0x258>)
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f011 fd0b 	bl	8013700 <memcpy>

		wrap_size = 0;
 8001cea:	4b6b      	ldr	r3, [pc, #428]	@ (8001e98 <uart_dma_rx_event_callback+0x248>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	801a      	strh	r2, [r3, #0]
 8001cf0:	e083      	b.n	8001dfa <uart_dma_rx_event_callback+0x1aa>
	} else {
		if (rx_tail > rx_head) {
 8001cf2:	4b68      	ldr	r3, [pc, #416]	@ (8001e94 <uart_dma_rx_event_callback+0x244>)
 8001cf4:	881a      	ldrh	r2, [r3, #0]
 8001cf6:	4b66      	ldr	r3, [pc, #408]	@ (8001e90 <uart_dma_rx_event_callback+0x240>)
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d942      	bls.n	8001d84 <uart_dma_rx_event_callback+0x134>
			if (rx_head == 0) {
 8001cfe:	4b64      	ldr	r3, [pc, #400]	@ (8001e90 <uart_dma_rx_event_callback+0x240>)
 8001d00:	881b      	ldrh	r3, [r3, #0]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d12f      	bne.n	8001d66 <uart_dma_rx_event_callback+0x116>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 8001d06:	4b63      	ldr	r3, [pc, #396]	@ (8001e94 <uart_dma_rx_event_callback+0x244>)
 8001d08:	881b      	ldrh	r3, [r3, #0]
 8001d0a:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	4b61      	ldr	r3, [pc, #388]	@ (8001e98 <uart_dma_rx_event_callback+0x248>)
 8001d12:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 8001d14:	4b60      	ldr	r3, [pc, #384]	@ (8001e98 <uart_dma_rx_event_callback+0x248>)
 8001d16:	881b      	ldrh	r3, [r3, #0]
 8001d18:	2b36      	cmp	r3, #54	@ 0x36
 8001d1a:	d11e      	bne.n	8001d5a <uart_dma_rx_event_callback+0x10a>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8001d1c:	4b5d      	ldr	r3, [pc, #372]	@ (8001e94 <uart_dma_rx_event_callback+0x244>)
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	461a      	mov	r2, r3
 8001d22:	4b61      	ldr	r3, [pc, #388]	@ (8001ea8 <uart_dma_rx_event_callback+0x258>)
 8001d24:	4413      	add	r3, r2
 8001d26:	4a61      	ldr	r2, [pc, #388]	@ (8001eac <uart_dma_rx_event_callback+0x25c>)
 8001d28:	461c      	mov	r4, r3
 8001d2a:	4616      	mov	r6, r2
 8001d2c:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8001d30:	4635      	mov	r5, r6
 8001d32:	4623      	mov	r3, r4
 8001d34:	6818      	ldr	r0, [r3, #0]
 8001d36:	6859      	ldr	r1, [r3, #4]
 8001d38:	689a      	ldr	r2, [r3, #8]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d3e:	3410      	adds	r4, #16
 8001d40:	3610      	adds	r6, #16
 8001d42:	4564      	cmp	r4, ip
 8001d44:	d1f4      	bne.n	8001d30 <uart_dma_rx_event_callback+0xe0>
 8001d46:	4633      	mov	r3, r6
 8001d48:	4622      	mov	r2, r4
 8001d4a:	6810      	ldr	r0, [r2, #0]
 8001d4c:	6018      	str	r0, [r3, #0]
 8001d4e:	8892      	ldrh	r2, [r2, #4]
 8001d50:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 8001d52:	4b51      	ldr	r3, [pc, #324]	@ (8001e98 <uart_dma_rx_event_callback+0x248>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	801a      	strh	r2, [r3, #0]
 8001d58:	e04f      	b.n	8001dfa <uart_dma_rx_event_callback+0x1aa>
				} else {
					rx_wrap_counter++;
 8001d5a:	4b55      	ldr	r3, [pc, #340]	@ (8001eb0 <uart_dma_rx_event_callback+0x260>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	4a53      	ldr	r2, [pc, #332]	@ (8001eb0 <uart_dma_rx_event_callback+0x260>)
 8001d62:	6013      	str	r3, [r2, #0]
					return;
 8001d64:	e08f      	b.n	8001e86 <uart_dma_rx_event_callback+0x236>
				}
			} else {
				invalid_packets++;
 8001d66:	4b4e      	ldr	r3, [pc, #312]	@ (8001ea0 <uart_dma_rx_event_callback+0x250>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	4a4c      	ldr	r2, [pc, #304]	@ (8001ea0 <uart_dma_rx_event_callback+0x250>)
 8001d6e:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8001d70:	4b49      	ldr	r3, [pc, #292]	@ (8001e98 <uart_dma_rx_event_callback+0x248>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001d76:	2201      	movs	r2, #1
 8001d78:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d7c:	4849      	ldr	r0, [pc, #292]	@ (8001ea4 <uart_dma_rx_event_callback+0x254>)
 8001d7e:	f001 f9ef 	bl	8003160 <HAL_GPIO_WritePin>
				return;
 8001d82:	e080      	b.n	8001e86 <uart_dma_rx_event_callback+0x236>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 8001d84:	4b42      	ldr	r3, [pc, #264]	@ (8001e90 <uart_dma_rx_event_callback+0x240>)
 8001d86:	881a      	ldrh	r2, [r3, #0]
 8001d88:	4b42      	ldr	r3, [pc, #264]	@ (8001e94 <uart_dma_rx_event_callback+0x244>)
 8001d8a:	881b      	ldrh	r3, [r3, #0]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	4b42      	ldr	r3, [pc, #264]	@ (8001e9c <uart_dma_rx_event_callback+0x24c>)
 8001d92:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 8001d94:	4b41      	ldr	r3, [pc, #260]	@ (8001e9c <uart_dma_rx_event_callback+0x24c>)
 8001d96:	881b      	ldrh	r3, [r3, #0]
 8001d98:	2b36      	cmp	r3, #54	@ 0x36
 8001d9a:	d11b      	bne.n	8001dd4 <uart_dma_rx_event_callback+0x184>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8001d9c:	4b3d      	ldr	r3, [pc, #244]	@ (8001e94 <uart_dma_rx_event_callback+0x244>)
 8001d9e:	881b      	ldrh	r3, [r3, #0]
 8001da0:	461a      	mov	r2, r3
 8001da2:	4b41      	ldr	r3, [pc, #260]	@ (8001ea8 <uart_dma_rx_event_callback+0x258>)
 8001da4:	4413      	add	r3, r2
 8001da6:	4a41      	ldr	r2, [pc, #260]	@ (8001eac <uart_dma_rx_event_callback+0x25c>)
 8001da8:	461c      	mov	r4, r3
 8001daa:	4616      	mov	r6, r2
 8001dac:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8001db0:	4635      	mov	r5, r6
 8001db2:	4623      	mov	r3, r4
 8001db4:	6818      	ldr	r0, [r3, #0]
 8001db6:	6859      	ldr	r1, [r3, #4]
 8001db8:	689a      	ldr	r2, [r3, #8]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dbe:	3410      	adds	r4, #16
 8001dc0:	3610      	adds	r6, #16
 8001dc2:	4564      	cmp	r4, ip
 8001dc4:	d1f4      	bne.n	8001db0 <uart_dma_rx_event_callback+0x160>
 8001dc6:	4633      	mov	r3, r6
 8001dc8:	4622      	mov	r2, r4
 8001dca:	6810      	ldr	r0, [r2, #0]
 8001dcc:	6018      	str	r0, [r3, #0]
 8001dce:	8892      	ldrh	r2, [r2, #4]
 8001dd0:	809a      	strh	r2, [r3, #4]
 8001dd2:	e012      	b.n	8001dfa <uart_dma_rx_event_callback+0x1aa>
			} else if (rx_bytes == 0) {
 8001dd4:	4b31      	ldr	r3, [pc, #196]	@ (8001e9c <uart_dma_rx_event_callback+0x24c>)
 8001dd6:	881b      	ldrh	r3, [r3, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d053      	beq.n	8001e84 <uart_dma_rx_event_callback+0x234>
				return;
			} else {
				invalid_packets++;
 8001ddc:	4b30      	ldr	r3, [pc, #192]	@ (8001ea0 <uart_dma_rx_event_callback+0x250>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	3301      	adds	r3, #1
 8001de2:	4a2f      	ldr	r2, [pc, #188]	@ (8001ea0 <uart_dma_rx_event_callback+0x250>)
 8001de4:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8001de6:	4b2c      	ldr	r3, [pc, #176]	@ (8001e98 <uart_dma_rx_event_callback+0x248>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001dec:	2201      	movs	r2, #1
 8001dee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001df2:	482c      	ldr	r0, [pc, #176]	@ (8001ea4 <uart_dma_rx_event_callback+0x254>)
 8001df4:	f001 f9b4 	bl	8003160 <HAL_GPIO_WritePin>
				return;
 8001df8:	e045      	b.n	8001e86 <uart_dma_rx_event_callback+0x236>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 8001dfa:	4b2e      	ldr	r3, [pc, #184]	@ (8001eb4 <uart_dma_rx_event_callback+0x264>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4619      	mov	r1, r3
 8001e00:	482a      	ldr	r0, [pc, #168]	@ (8001eac <uart_dma_rx_event_callback+0x25c>)
 8001e02:	f000 f9c7 	bl	8002194 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 8001e06:	4b2b      	ldr	r3, [pc, #172]	@ (8001eb4 <uart_dma_rx_event_callback+0x264>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f000 f8ce 	bl	8001fac <validate_packet>
 8001e10:	4603      	mov	r3, r0
 8001e12:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 8001e14:	7bfb      	ldrb	r3, [r7, #15]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d018      	beq.n	8001e4c <uart_dma_rx_event_callback+0x1fc>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 8001e1a:	4b26      	ldr	r3, [pc, #152]	@ (8001eb4 <uart_dma_rx_event_callback+0x264>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 8001e20:	4b25      	ldr	r3, [pc, #148]	@ (8001eb8 <uart_dma_rx_event_callback+0x268>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a23      	ldr	r2, [pc, #140]	@ (8001eb4 <uart_dma_rx_event_callback+0x264>)
 8001e26:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 8001e28:	4a23      	ldr	r2, [pc, #140]	@ (8001eb8 <uart_dma_rx_event_callback+0x268>)
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 8001e2e:	4b23      	ldr	r3, [pc, #140]	@ (8001ebc <uart_dma_rx_event_callback+0x26c>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 8001e34:	4b22      	ldr	r3, [pc, #136]	@ (8001ec0 <uart_dma_rx_event_callback+0x270>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	4a21      	ldr	r2, [pc, #132]	@ (8001ec0 <uart_dma_rx_event_callback+0x270>)
 8001e3c:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e44:	4817      	ldr	r0, [pc, #92]	@ (8001ea4 <uart_dma_rx_event_callback+0x254>)
 8001e46:	f001 f98b 	bl	8003160 <HAL_GPIO_WritePin>
 8001e4a:	e00a      	b.n	8001e62 <uart_dma_rx_event_callback+0x212>
	} else {
		corrupted_packets++;
 8001e4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ec4 <uart_dma_rx_event_callback+0x274>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	3301      	adds	r3, #1
 8001e52:	4a1c      	ldr	r2, [pc, #112]	@ (8001ec4 <uart_dma_rx_event_callback+0x274>)
 8001e54:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001e56:	2201      	movs	r2, #1
 8001e58:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e5c:	4811      	ldr	r0, [pc, #68]	@ (8001ea4 <uart_dma_rx_event_callback+0x254>)
 8001e5e:	f001 f97f 	bl	8003160 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 8001e62:	4b0a      	ldr	r3, [pc, #40]	@ (8001e8c <uart_dma_rx_event_callback+0x23c>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	4b12      	ldr	r3, [pc, #72]	@ (8001eb0 <uart_dma_rx_event_callback+0x260>)
 8001e68:	6819      	ldr	r1, [r3, #0]
 8001e6a:	4b15      	ldr	r3, [pc, #84]	@ (8001ec0 <uart_dma_rx_event_callback+0x270>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4419      	add	r1, r3
 8001e70:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea0 <uart_dma_rx_event_callback+0x250>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4419      	add	r1, r3
 8001e76:	4b13      	ldr	r3, [pc, #76]	@ (8001ec4 <uart_dma_rx_event_callback+0x274>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	440b      	add	r3, r1
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	4a12      	ldr	r2, [pc, #72]	@ (8001ec8 <uart_dma_rx_event_callback+0x278>)
 8001e80:	6013      	str	r3, [r2, #0]
 8001e82:	e000      	b.n	8001e86 <uart_dma_rx_event_callback+0x236>
				return;
 8001e84:	bf00      	nop
}
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e8c:	20004c60 	.word	0x20004c60
 8001e90:	20004c5a 	.word	0x20004c5a
 8001e94:	20004c58 	.word	0x20004c58
 8001e98:	20004c5e 	.word	0x20004c5e
 8001e9c:	20004c5c 	.word	0x20004c5c
 8001ea0:	20004c6c 	.word	0x20004c6c
 8001ea4:	40020800 	.word	0x40020800
 8001ea8:	20001658 	.word	0x20001658
 8001eac:	20001620 	.word	0x20001620
 8001eb0:	20004c64 	.word	0x20004c64
 8001eb4:	20000004 	.word	0x20000004
 8001eb8:	20000008 	.word	0x20000008
 8001ebc:	2000161e 	.word	0x2000161e
 8001ec0:	20004c68 	.word	0x20004c68
 8001ec4:	20004c70 	.word	0x20004c70
 8001ec8:	20004c74 	.word	0x20004c74

08001ecc <uart_dma_error_callback>:

void uart_dma_error_callback() {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
	HAL_UART_Abort(&huart1);
 8001ed0:	4809      	ldr	r0, [pc, #36]	@ (8001ef8 <uart_dma_error_callback+0x2c>)
 8001ed2:	f005 fc1e 	bl	8007712 <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001ed6:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8001eda:	4908      	ldr	r1, [pc, #32]	@ (8001efc <uart_dma_error_callback+0x30>)
 8001edc:	4806      	ldr	r0, [pc, #24]	@ (8001ef8 <uart_dma_error_callback+0x2c>)
 8001ede:	f005 fbbb 	bl	8007658 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001ee2:	4b07      	ldr	r3, [pc, #28]	@ (8001f00 <uart_dma_error_callback+0x34>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	4b05      	ldr	r3, [pc, #20]	@ (8001f00 <uart_dma_error_callback+0x34>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f022 0208 	bic.w	r2, r2, #8
 8001ef0:	601a      	str	r2, [r3, #0]
}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20000adc 	.word	0x20000adc
 8001efc:	20001658 	.word	0x20001658
 8001f00:	20000b24 	.word	0x20000b24

08001f04 <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
	return data_ready;
 8001f08:	4b03      	ldr	r3, [pc, #12]	@ (8001f18 <uart_dma_is_data_ready+0x14>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	b2db      	uxtb	r3, r3
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	2000161e 	.word	0x2000161e

08001f1c <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
	data_ready = 0;
 8001f20:	4b03      	ldr	r3, [pc, #12]	@ (8001f30 <uart_dma_reset_data_ready+0x14>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	701a      	strb	r2, [r3, #0]
}
 8001f26:	bf00      	nop
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	2000161e 	.word	0x2000161e

08001f34 <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
	return read_packet;
 8001f38:	4b03      	ldr	r3, [pc, #12]	@ (8001f48 <uart_dma_get_latest_packet+0x14>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	20000008 	.word	0x20000008

08001f4c <calculate_crc32>:
#define PRESSURE_SCALER 0.01f
#define TEMPERATURE_SCALER 0.01f

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b0a0      	sub	sp, #128	@ 0x80
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	3303      	adds	r3, #3
 8001f5a:	f023 0303 	bic.w	r3, r3, #3
 8001f5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 8001f60:	236c      	movs	r3, #108	@ 0x6c
 8001f62:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8001f64:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001f66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d901      	bls.n	8001f70 <calculate_crc32+0x24>
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	e016      	b.n	8001f9e <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 8001f70:	f107 030c 	add.w	r3, r7, #12
 8001f74:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001f76:	2100      	movs	r1, #0
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f011 fb8f 	bl	801369c <memset>
    memcpy(buffer, data, len);
 8001f7e:	f107 030c 	add.w	r3, r7, #12
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f011 fbba 	bl	8013700 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 8001f8c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001f8e:	089a      	lsrs	r2, r3, #2
 8001f90:	f107 030c 	add.w	r3, r7, #12
 8001f94:	4619      	mov	r1, r3
 8001f96:	4804      	ldr	r0, [pc, #16]	@ (8001fa8 <calculate_crc32+0x5c>)
 8001f98:	f000 faf7 	bl	800258a <HAL_CRC_Calculate>
 8001f9c:	4603      	mov	r3, r0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3780      	adds	r7, #128	@ 0x80
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	200009e0 	.word	0x200009e0

08001fac <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	881b      	ldrh	r3, [r3, #0]
 8001fb8:	b29b      	uxth	r3, r3
 8001fba:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d001      	beq.n	8001fc6 <validate_packet+0x1a>
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	e00f      	b.n	8001fe6 <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	3302      	adds	r3, #2
 8001fca:	2130      	movs	r1, #48	@ 0x30
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ffbd 	bl	8001f4c <calculate_crc32>
 8001fd2:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8001fda:	68fa      	ldr	r2, [r7, #12]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	bf0c      	ite	eq
 8001fe0:	2301      	moveq	r3, #1
 8001fe2:	2300      	movne	r3, #0
 8001fe4:	b2db      	uxtb	r3, r3
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3710      	adds	r7, #16
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
	...

08001ff0 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8001ffa:	6879      	ldr	r1, [r7, #4]
 8001ffc:	680a      	ldr	r2, [r1, #0]
 8001ffe:	684b      	ldr	r3, [r1, #4]
 8002000:	6839      	ldr	r1, [r7, #0]
 8002002:	600a      	str	r2, [r1, #0]
 8002004:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	f8d1 201a 	ldr.w	r2, [r1, #26]
 800200c:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8002010:	4610      	mov	r0, r2
 8002012:	4619      	mov	r1, r3
 8002014:	f7fe fe5c 	bl	8000cd0 <__aeabi_ul2f>
 8002018:	ee07 0a10 	vmov	s14, r0
 800201c:	eddf 7a57 	vldr	s15, [pc, #348]	@ 800217c <process_raw_sensor_data+0x18c>
 8002020:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	ee17 2a90 	vmov	r2, s15
 800202a:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 8002032:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 8002036:	4610      	mov	r0, r2
 8002038:	4619      	mov	r1, r3
 800203a:	f7fe fe51 	bl	8000ce0 <__aeabi_l2f>
 800203e:	ee07 0a10 	vmov	s14, r0
 8002042:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800217c <process_raw_sensor_data+0x18c>
 8002046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	ee17 2a90 	vmov	r2, s15
 8002050:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	895b      	ldrh	r3, [r3, #10]
 8002056:	b29b      	uxth	r3, r3
 8002058:	b21b      	sxth	r3, r3
 800205a:	ee07 3a90 	vmov	s15, r3
 800205e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002062:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800217c <process_raw_sensor_data+0x18c>
 8002066:	ee67 7a87 	vmul.f32	s15, s15, s14
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	ee17 2a90 	vmov	r2, s15
 8002070:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	8a1b      	ldrh	r3, [r3, #16]
 8002076:	b29b      	uxth	r3, r3
 8002078:	b21b      	sxth	r3, r3
 800207a:	ee07 3a90 	vmov	s15, r3
 800207e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002082:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8002180 <process_raw_sensor_data+0x190>
 8002086:	ee67 7a87 	vmul.f32	s15, s15, s14
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	ee17 2a90 	vmov	r2, s15
 8002090:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	8adb      	ldrh	r3, [r3, #22]
 8002096:	b29b      	uxth	r3, r3
 8002098:	b21b      	sxth	r3, r3
 800209a:	ee07 3a90 	vmov	s15, r3
 800209e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020a2:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8002184 <process_raw_sensor_data+0x194>
 80020a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	ee17 2a90 	vmov	r2, s15
 80020b0:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	891b      	ldrh	r3, [r3, #8]
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	b21b      	sxth	r3, r3
 80020ba:	ee07 3a90 	vmov	s15, r3
 80020be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020c2:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800217c <process_raw_sensor_data+0x18c>
 80020c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	ee17 2a90 	vmov	r2, s15
 80020d0:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	89db      	ldrh	r3, [r3, #14]
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	b21b      	sxth	r3, r3
 80020da:	ee07 3a90 	vmov	s15, r3
 80020de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020e2:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8002180 <process_raw_sensor_data+0x190>
 80020e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	ee17 2a90 	vmov	r2, s15
 80020f0:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	8a9b      	ldrh	r3, [r3, #20]
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	b21b      	sxth	r3, r3
 80020fa:	ee07 3a90 	vmov	s15, r3
 80020fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002102:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002184 <process_raw_sensor_data+0x194>
 8002106:	ee67 7a87 	vmul.f32	s15, s15, s14
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	ee17 2a90 	vmov	r2, s15
 8002110:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	899b      	ldrh	r3, [r3, #12]
 8002116:	b29b      	uxth	r3, r3
 8002118:	b21b      	sxth	r3, r3
 800211a:	ee07 3a90 	vmov	s15, r3
 800211e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002122:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8002188 <process_raw_sensor_data+0x198>
 8002126:	ee67 7a87 	vmul.f32	s15, s15, s14
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	ee17 2a90 	vmov	r2, s15
 8002130:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	8a5b      	ldrh	r3, [r3, #18]
 8002136:	b29b      	uxth	r3, r3
 8002138:	b21b      	sxth	r3, r3
 800213a:	ee07 3a90 	vmov	s15, r3
 800213e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002142:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800218c <process_raw_sensor_data+0x19c>
 8002146:	ee67 7a87 	vmul.f32	s15, s15, s14
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	ee17 2a90 	vmov	r2, s15
 8002150:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	8b1b      	ldrh	r3, [r3, #24]
 8002156:	b29b      	uxth	r3, r3
 8002158:	b21b      	sxth	r3, r3
 800215a:	ee07 3a90 	vmov	s15, r3
 800215e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002162:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002190 <process_raw_sensor_data+0x1a0>
 8002166:	ee67 7a87 	vmul.f32	s15, s15, s14
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	ee17 2a90 	vmov	r2, s15
 8002170:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002172:	bf00      	nop
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	3c23d70a 	.word	0x3c23d70a
 8002180:	3a91a2b4 	.word	0x3a91a2b4
 8002184:	3d800000 	.word	0x3d800000
 8002188:	bc23d70a 	.word	0xbc23d70a
 800218c:	ba91a2b4 	.word	0xba91a2b4
 8002190:	bd800000 	.word	0xbd800000

08002194 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 800219e:	2236      	movs	r2, #54	@ 0x36
 80021a0:	6879      	ldr	r1, [r7, #4]
 80021a2:	6838      	ldr	r0, [r7, #0]
 80021a4:	f011 faac 	bl	8013700 <memcpy>
}
 80021a8:	bf00      	nop
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80021b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021e8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80021b4:	f7ff fd22 	bl	8001bfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021b8:	480c      	ldr	r0, [pc, #48]	@ (80021ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021ba:	490d      	ldr	r1, [pc, #52]	@ (80021f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021bc:	4a0d      	ldr	r2, [pc, #52]	@ (80021f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021c0:	e002      	b.n	80021c8 <LoopCopyDataInit>

080021c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021c6:	3304      	adds	r3, #4

080021c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021cc:	d3f9      	bcc.n	80021c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ce:	4a0a      	ldr	r2, [pc, #40]	@ (80021f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021d0:	4c0a      	ldr	r4, [pc, #40]	@ (80021fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80021d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021d4:	e001      	b.n	80021da <LoopFillZerobss>

080021d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021d8:	3204      	adds	r2, #4

080021da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021dc:	d3fb      	bcc.n	80021d6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80021de:	f011 fa6b 	bl	80136b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021e2:	f7fe ff79 	bl	80010d8 <main>
  bx  lr    
 80021e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80021e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021f0:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 80021f4:	08015788 	.word	0x08015788
  ldr r2, =_sbss
 80021f8:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 80021fc:	200069ac 	.word	0x200069ac

08002200 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002200:	e7fe      	b.n	8002200 <ADC_IRQHandler>
	...

08002204 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002208:	4b0e      	ldr	r3, [pc, #56]	@ (8002244 <HAL_Init+0x40>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a0d      	ldr	r2, [pc, #52]	@ (8002244 <HAL_Init+0x40>)
 800220e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002212:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002214:	4b0b      	ldr	r3, [pc, #44]	@ (8002244 <HAL_Init+0x40>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a0a      	ldr	r2, [pc, #40]	@ (8002244 <HAL_Init+0x40>)
 800221a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800221e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002220:	4b08      	ldr	r3, [pc, #32]	@ (8002244 <HAL_Init+0x40>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a07      	ldr	r2, [pc, #28]	@ (8002244 <HAL_Init+0x40>)
 8002226:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800222a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800222c:	2003      	movs	r0, #3
 800222e:	f000 f94f 	bl	80024d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002232:	200f      	movs	r0, #15
 8002234:	f000 f808 	bl	8002248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002238:	f7ff faca 	bl	80017d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	40023c00 	.word	0x40023c00

08002248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002250:	4b12      	ldr	r3, [pc, #72]	@ (800229c <HAL_InitTick+0x54>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4b12      	ldr	r3, [pc, #72]	@ (80022a0 <HAL_InitTick+0x58>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	4619      	mov	r1, r3
 800225a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800225e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002262:	fbb2 f3f3 	udiv	r3, r2, r3
 8002266:	4618      	mov	r0, r3
 8002268:	f000 f967 	bl	800253a <HAL_SYSTICK_Config>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e00e      	b.n	8002294 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b0f      	cmp	r3, #15
 800227a:	d80a      	bhi.n	8002292 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800227c:	2200      	movs	r2, #0
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	f04f 30ff 	mov.w	r0, #4294967295
 8002284:	f000 f92f 	bl	80024e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002288:	4a06      	ldr	r2, [pc, #24]	@ (80022a4 <HAL_InitTick+0x5c>)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800228e:	2300      	movs	r3, #0
 8002290:	e000      	b.n	8002294 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
}
 8002294:	4618      	mov	r0, r3
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20000000 	.word	0x20000000
 80022a0:	20000010 	.word	0x20000010
 80022a4:	2000000c 	.word	0x2000000c

080022a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022ac:	4b06      	ldr	r3, [pc, #24]	@ (80022c8 <HAL_IncTick+0x20>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	461a      	mov	r2, r3
 80022b2:	4b06      	ldr	r3, [pc, #24]	@ (80022cc <HAL_IncTick+0x24>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4413      	add	r3, r2
 80022b8:	4a04      	ldr	r2, [pc, #16]	@ (80022cc <HAL_IncTick+0x24>)
 80022ba:	6013      	str	r3, [r2, #0]
}
 80022bc:	bf00      	nop
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	20000010 	.word	0x20000010
 80022cc:	20004c78 	.word	0x20004c78

080022d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  return uwTick;
 80022d4:	4b03      	ldr	r3, [pc, #12]	@ (80022e4 <HAL_GetTick+0x14>)
 80022d6:	681b      	ldr	r3, [r3, #0]
}
 80022d8:	4618      	mov	r0, r3
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	20004c78 	.word	0x20004c78

080022e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022f0:	f7ff ffee 	bl	80022d0 <HAL_GetTick>
 80022f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002300:	d005      	beq.n	800230e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002302:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <HAL_Delay+0x44>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	461a      	mov	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	4413      	add	r3, r2
 800230c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800230e:	bf00      	nop
 8002310:	f7ff ffde 	bl	80022d0 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	68fa      	ldr	r2, [r7, #12]
 800231c:	429a      	cmp	r2, r3
 800231e:	d8f7      	bhi.n	8002310 <HAL_Delay+0x28>
  {
  }
}
 8002320:	bf00      	nop
 8002322:	bf00      	nop
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000010 	.word	0x20000010

08002330 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002340:	4b0c      	ldr	r3, [pc, #48]	@ (8002374 <__NVIC_SetPriorityGrouping+0x44>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002346:	68ba      	ldr	r2, [r7, #8]
 8002348:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800234c:	4013      	ands	r3, r2
 800234e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002358:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800235c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002360:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002362:	4a04      	ldr	r2, [pc, #16]	@ (8002374 <__NVIC_SetPriorityGrouping+0x44>)
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	60d3      	str	r3, [r2, #12]
}
 8002368:	bf00      	nop
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800237c:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <__NVIC_GetPriorityGrouping+0x18>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	0a1b      	lsrs	r3, r3, #8
 8002382:	f003 0307 	and.w	r3, r3, #7
}
 8002386:	4618      	mov	r0, r3
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800239e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	db0b      	blt.n	80023be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	f003 021f 	and.w	r2, r3, #31
 80023ac:	4907      	ldr	r1, [pc, #28]	@ (80023cc <__NVIC_EnableIRQ+0x38>)
 80023ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b2:	095b      	lsrs	r3, r3, #5
 80023b4:	2001      	movs	r0, #1
 80023b6:	fa00 f202 	lsl.w	r2, r0, r2
 80023ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023be:	bf00      	nop
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	e000e100 	.word	0xe000e100

080023d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	6039      	str	r1, [r7, #0]
 80023da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	db0a      	blt.n	80023fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	b2da      	uxtb	r2, r3
 80023e8:	490c      	ldr	r1, [pc, #48]	@ (800241c <__NVIC_SetPriority+0x4c>)
 80023ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ee:	0112      	lsls	r2, r2, #4
 80023f0:	b2d2      	uxtb	r2, r2
 80023f2:	440b      	add	r3, r1
 80023f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023f8:	e00a      	b.n	8002410 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	b2da      	uxtb	r2, r3
 80023fe:	4908      	ldr	r1, [pc, #32]	@ (8002420 <__NVIC_SetPriority+0x50>)
 8002400:	79fb      	ldrb	r3, [r7, #7]
 8002402:	f003 030f 	and.w	r3, r3, #15
 8002406:	3b04      	subs	r3, #4
 8002408:	0112      	lsls	r2, r2, #4
 800240a:	b2d2      	uxtb	r2, r2
 800240c:	440b      	add	r3, r1
 800240e:	761a      	strb	r2, [r3, #24]
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	e000e100 	.word	0xe000e100
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002424:	b480      	push	{r7}
 8002426:	b089      	sub	sp, #36	@ 0x24
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	f1c3 0307 	rsb	r3, r3, #7
 800243e:	2b04      	cmp	r3, #4
 8002440:	bf28      	it	cs
 8002442:	2304      	movcs	r3, #4
 8002444:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	3304      	adds	r3, #4
 800244a:	2b06      	cmp	r3, #6
 800244c:	d902      	bls.n	8002454 <NVIC_EncodePriority+0x30>
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	3b03      	subs	r3, #3
 8002452:	e000      	b.n	8002456 <NVIC_EncodePriority+0x32>
 8002454:	2300      	movs	r3, #0
 8002456:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002458:	f04f 32ff 	mov.w	r2, #4294967295
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43da      	mvns	r2, r3
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	401a      	ands	r2, r3
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800246c:	f04f 31ff 	mov.w	r1, #4294967295
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	fa01 f303 	lsl.w	r3, r1, r3
 8002476:	43d9      	mvns	r1, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800247c:	4313      	orrs	r3, r2
         );
}
 800247e:	4618      	mov	r0, r3
 8002480:	3724      	adds	r7, #36	@ 0x24
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
	...

0800248c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	3b01      	subs	r3, #1
 8002498:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800249c:	d301      	bcc.n	80024a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800249e:	2301      	movs	r3, #1
 80024a0:	e00f      	b.n	80024c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024a2:	4a0a      	ldr	r2, [pc, #40]	@ (80024cc <SysTick_Config+0x40>)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024aa:	210f      	movs	r1, #15
 80024ac:	f04f 30ff 	mov.w	r0, #4294967295
 80024b0:	f7ff ff8e 	bl	80023d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024b4:	4b05      	ldr	r3, [pc, #20]	@ (80024cc <SysTick_Config+0x40>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ba:	4b04      	ldr	r3, [pc, #16]	@ (80024cc <SysTick_Config+0x40>)
 80024bc:	2207      	movs	r2, #7
 80024be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	e000e010 	.word	0xe000e010

080024d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f7ff ff29 	bl	8002330 <__NVIC_SetPriorityGrouping>
}
 80024de:	bf00      	nop
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b086      	sub	sp, #24
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	4603      	mov	r3, r0
 80024ee:	60b9      	str	r1, [r7, #8]
 80024f0:	607a      	str	r2, [r7, #4]
 80024f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024f8:	f7ff ff3e 	bl	8002378 <__NVIC_GetPriorityGrouping>
 80024fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	68b9      	ldr	r1, [r7, #8]
 8002502:	6978      	ldr	r0, [r7, #20]
 8002504:	f7ff ff8e 	bl	8002424 <NVIC_EncodePriority>
 8002508:	4602      	mov	r2, r0
 800250a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800250e:	4611      	mov	r1, r2
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff ff5d 	bl	80023d0 <__NVIC_SetPriority>
}
 8002516:	bf00      	nop
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b082      	sub	sp, #8
 8002522:	af00      	add	r7, sp, #0
 8002524:	4603      	mov	r3, r0
 8002526:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff ff31 	bl	8002394 <__NVIC_EnableIRQ>
}
 8002532:	bf00      	nop
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b082      	sub	sp, #8
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7ff ffa2 	bl	800248c <SysTick_Config>
 8002548:	4603      	mov	r3, r0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b082      	sub	sp, #8
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d101      	bne.n	8002564 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e00e      	b.n	8002582 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	795b      	ldrb	r3, [r3, #5]
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d105      	bne.n	800257a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff f953 	bl	8001820 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2201      	movs	r2, #1
 800257e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800258a:	b480      	push	{r7}
 800258c:	b087      	sub	sp, #28
 800258e:	af00      	add	r7, sp, #0
 8002590:	60f8      	str	r0, [r7, #12]
 8002592:	60b9      	str	r1, [r7, #8]
 8002594:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8002596:	2300      	movs	r3, #0
 8002598:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2202      	movs	r2, #2
 800259e:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689a      	ldr	r2, [r3, #8]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f042 0201 	orr.w	r2, r2, #1
 80025ae:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80025b0:	2300      	movs	r3, #0
 80025b2:	617b      	str	r3, [r7, #20]
 80025b4:	e00a      	b.n	80025cc <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	441a      	add	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	6812      	ldr	r2, [r2, #0]
 80025c4:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	3301      	adds	r3, #1
 80025ca:	617b      	str	r3, [r7, #20]
 80025cc:	697a      	ldr	r2, [r7, #20]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d3f0      	bcc.n	80025b6 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2201      	movs	r2, #1
 80025e0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80025e2:	693b      	ldr	r3, [r7, #16]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	371c      	adds	r7, #28
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80025f8:	2300      	movs	r3, #0
 80025fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80025fc:	f7ff fe68 	bl	80022d0 <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d101      	bne.n	800260c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e099      	b.n	8002740 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2202      	movs	r2, #2
 8002610:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f022 0201 	bic.w	r2, r2, #1
 800262a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800262c:	e00f      	b.n	800264e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800262e:	f7ff fe4f 	bl	80022d0 <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	2b05      	cmp	r3, #5
 800263a:	d908      	bls.n	800264e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2220      	movs	r2, #32
 8002640:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2203      	movs	r2, #3
 8002646:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e078      	b.n	8002740 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0301 	and.w	r3, r3, #1
 8002658:	2b00      	cmp	r3, #0
 800265a:	d1e8      	bne.n	800262e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002664:	697a      	ldr	r2, [r7, #20]
 8002666:	4b38      	ldr	r3, [pc, #224]	@ (8002748 <HAL_DMA_Init+0x158>)
 8002668:	4013      	ands	r3, r2
 800266a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685a      	ldr	r2, [r3, #4]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800267a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	691b      	ldr	r3, [r3, #16]
 8002680:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002686:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002692:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a1b      	ldr	r3, [r3, #32]
 8002698:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	4313      	orrs	r3, r2
 800269e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a4:	2b04      	cmp	r3, #4
 80026a6:	d107      	bne.n	80026b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b0:	4313      	orrs	r3, r2
 80026b2:	697a      	ldr	r2, [r7, #20]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	697a      	ldr	r2, [r7, #20]
 80026be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	f023 0307 	bic.w	r3, r3, #7
 80026ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d4:	697a      	ldr	r2, [r7, #20]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026de:	2b04      	cmp	r3, #4
 80026e0:	d117      	bne.n	8002712 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d00e      	beq.n	8002712 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f000 fb1b 	bl	8002d30 <DMA_CheckFifoParam>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d008      	beq.n	8002712 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2240      	movs	r2, #64	@ 0x40
 8002704:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800270e:	2301      	movs	r3, #1
 8002710:	e016      	b.n	8002740 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 fad2 	bl	8002cc4 <DMA_CalcBaseAndBitshift>
 8002720:	4603      	mov	r3, r0
 8002722:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002728:	223f      	movs	r2, #63	@ 0x3f
 800272a:	409a      	lsls	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	3718      	adds	r7, #24
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	f010803f 	.word	0xf010803f

0800274c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
 8002758:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800275a:	2300      	movs	r3, #0
 800275c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002762:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800276a:	2b01      	cmp	r3, #1
 800276c:	d101      	bne.n	8002772 <HAL_DMA_Start_IT+0x26>
 800276e:	2302      	movs	r3, #2
 8002770:	e040      	b.n	80027f4 <HAL_DMA_Start_IT+0xa8>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2201      	movs	r2, #1
 8002776:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b01      	cmp	r3, #1
 8002784:	d12f      	bne.n	80027e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2202      	movs	r2, #2
 800278a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	68b9      	ldr	r1, [r7, #8]
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f000 fa64 	bl	8002c68 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a4:	223f      	movs	r2, #63	@ 0x3f
 80027a6:	409a      	lsls	r2, r3
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f042 0216 	orr.w	r2, r2, #22
 80027ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d007      	beq.n	80027d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f042 0208 	orr.w	r2, r2, #8
 80027d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f042 0201 	orr.w	r2, r2, #1
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	e005      	b.n	80027f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80027ee:	2302      	movs	r3, #2
 80027f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80027f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3718      	adds	r7, #24
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002808:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800280a:	f7ff fd61 	bl	80022d0 <HAL_GetTick>
 800280e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002816:	b2db      	uxtb	r3, r3
 8002818:	2b02      	cmp	r3, #2
 800281a:	d008      	beq.n	800282e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2280      	movs	r2, #128	@ 0x80
 8002820:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e052      	b.n	80028d4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f022 0216 	bic.w	r2, r2, #22
 800283c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	695a      	ldr	r2, [r3, #20]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800284c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	2b00      	cmp	r3, #0
 8002854:	d103      	bne.n	800285e <HAL_DMA_Abort+0x62>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800285a:	2b00      	cmp	r3, #0
 800285c:	d007      	beq.n	800286e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 0208 	bic.w	r2, r2, #8
 800286c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f022 0201 	bic.w	r2, r2, #1
 800287c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800287e:	e013      	b.n	80028a8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002880:	f7ff fd26 	bl	80022d0 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b05      	cmp	r3, #5
 800288c:	d90c      	bls.n	80028a8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2220      	movs	r2, #32
 8002892:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2203      	movs	r2, #3
 8002898:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e015      	b.n	80028d4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1e4      	bne.n	8002880 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ba:	223f      	movs	r2, #63	@ 0x3f
 80028bc:	409a      	lsls	r2, r3
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2201      	movs	r2, #1
 80028c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d004      	beq.n	80028fa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2280      	movs	r2, #128	@ 0x80
 80028f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e00c      	b.n	8002914 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2205      	movs	r2, #5
 80028fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f022 0201 	bic.w	r2, r2, #1
 8002910:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002928:	2300      	movs	r3, #0
 800292a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800292c:	4b8e      	ldr	r3, [pc, #568]	@ (8002b68 <HAL_DMA_IRQHandler+0x248>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a8e      	ldr	r2, [pc, #568]	@ (8002b6c <HAL_DMA_IRQHandler+0x24c>)
 8002932:	fba2 2303 	umull	r2, r3, r2, r3
 8002936:	0a9b      	lsrs	r3, r3, #10
 8002938:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800294a:	2208      	movs	r2, #8
 800294c:	409a      	lsls	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	4013      	ands	r3, r2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d01a      	beq.n	800298c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	2b00      	cmp	r3, #0
 8002962:	d013      	beq.n	800298c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f022 0204 	bic.w	r2, r2, #4
 8002972:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002978:	2208      	movs	r2, #8
 800297a:	409a      	lsls	r2, r3
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002984:	f043 0201 	orr.w	r2, r3, #1
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002990:	2201      	movs	r2, #1
 8002992:	409a      	lsls	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	4013      	ands	r3, r2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d012      	beq.n	80029c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00b      	beq.n	80029c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ae:	2201      	movs	r2, #1
 80029b0:	409a      	lsls	r2, r3
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ba:	f043 0202 	orr.w	r2, r3, #2
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c6:	2204      	movs	r2, #4
 80029c8:	409a      	lsls	r2, r3
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	4013      	ands	r3, r2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d012      	beq.n	80029f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0302 	and.w	r3, r3, #2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d00b      	beq.n	80029f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e4:	2204      	movs	r2, #4
 80029e6:	409a      	lsls	r2, r3
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029f0:	f043 0204 	orr.w	r2, r3, #4
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fc:	2210      	movs	r2, #16
 80029fe:	409a      	lsls	r2, r3
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	4013      	ands	r3, r2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d043      	beq.n	8002a90 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0308 	and.w	r3, r3, #8
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d03c      	beq.n	8002a90 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a1a:	2210      	movs	r2, #16
 8002a1c:	409a      	lsls	r2, r3
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d018      	beq.n	8002a62 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d108      	bne.n	8002a50 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d024      	beq.n	8002a90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	4798      	blx	r3
 8002a4e:	e01f      	b.n	8002a90 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d01b      	beq.n	8002a90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	4798      	blx	r3
 8002a60:	e016      	b.n	8002a90 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d107      	bne.n	8002a80 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 0208 	bic.w	r2, r2, #8
 8002a7e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d003      	beq.n	8002a90 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a94:	2220      	movs	r2, #32
 8002a96:	409a      	lsls	r2, r3
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f000 808f 	beq.w	8002bc0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0310 	and.w	r3, r3, #16
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	f000 8087 	beq.w	8002bc0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	409a      	lsls	r2, r3
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b05      	cmp	r3, #5
 8002ac8:	d136      	bne.n	8002b38 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f022 0216 	bic.w	r2, r2, #22
 8002ad8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	695a      	ldr	r2, [r3, #20]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ae8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d103      	bne.n	8002afa <HAL_DMA_IRQHandler+0x1da>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d007      	beq.n	8002b0a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f022 0208 	bic.w	r2, r2, #8
 8002b08:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b0e:	223f      	movs	r2, #63	@ 0x3f
 8002b10:	409a      	lsls	r2, r3
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d07e      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	4798      	blx	r3
        }
        return;
 8002b36:	e079      	b.n	8002c2c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d01d      	beq.n	8002b82 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d10d      	bne.n	8002b70 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d031      	beq.n	8002bc0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	4798      	blx	r3
 8002b64:	e02c      	b.n	8002bc0 <HAL_DMA_IRQHandler+0x2a0>
 8002b66:	bf00      	nop
 8002b68:	20000000 	.word	0x20000000
 8002b6c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d023      	beq.n	8002bc0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	4798      	blx	r3
 8002b80:	e01e      	b.n	8002bc0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d10f      	bne.n	8002bb0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f022 0210 	bic.w	r2, r2, #16
 8002b9e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d003      	beq.n	8002bc0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d032      	beq.n	8002c2e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bcc:	f003 0301 	and.w	r3, r3, #1
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d022      	beq.n	8002c1a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2205      	movs	r2, #5
 8002bd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f022 0201 	bic.w	r2, r2, #1
 8002bea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	60bb      	str	r3, [r7, #8]
 8002bf2:	697a      	ldr	r2, [r7, #20]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d307      	bcc.n	8002c08 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1f2      	bne.n	8002bec <HAL_DMA_IRQHandler+0x2cc>
 8002c06:	e000      	b.n	8002c0a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c08:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d005      	beq.n	8002c2e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	4798      	blx	r3
 8002c2a:	e000      	b.n	8002c2e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c2c:	bf00      	nop
    }
  }
}
 8002c2e:	3718      	adds	r7, #24
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c42:	b2db      	uxtb	r3, r3
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
 8002c74:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002c84:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	683a      	ldr	r2, [r7, #0]
 8002c8c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	2b40      	cmp	r3, #64	@ 0x40
 8002c94:	d108      	bne.n	8002ca8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68ba      	ldr	r2, [r7, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002ca6:	e007      	b.n	8002cb8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68ba      	ldr	r2, [r7, #8]
 8002cae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	60da      	str	r2, [r3, #12]
}
 8002cb8:	bf00      	nop
 8002cba:	3714      	adds	r7, #20
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	3b10      	subs	r3, #16
 8002cd4:	4a14      	ldr	r2, [pc, #80]	@ (8002d28 <DMA_CalcBaseAndBitshift+0x64>)
 8002cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cda:	091b      	lsrs	r3, r3, #4
 8002cdc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002cde:	4a13      	ldr	r2, [pc, #76]	@ (8002d2c <DMA_CalcBaseAndBitshift+0x68>)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2b03      	cmp	r3, #3
 8002cf0:	d909      	bls.n	8002d06 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002cfa:	f023 0303 	bic.w	r3, r3, #3
 8002cfe:	1d1a      	adds	r2, r3, #4
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d04:	e007      	b.n	8002d16 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d0e:	f023 0303 	bic.w	r3, r3, #3
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3714      	adds	r7, #20
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	aaaaaaab 	.word	0xaaaaaaab
 8002d2c:	080152e0 	.word	0x080152e0

08002d30 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d40:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d11f      	bne.n	8002d8a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	2b03      	cmp	r3, #3
 8002d4e:	d856      	bhi.n	8002dfe <DMA_CheckFifoParam+0xce>
 8002d50:	a201      	add	r2, pc, #4	@ (adr r2, 8002d58 <DMA_CheckFifoParam+0x28>)
 8002d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d56:	bf00      	nop
 8002d58:	08002d69 	.word	0x08002d69
 8002d5c:	08002d7b 	.word	0x08002d7b
 8002d60:	08002d69 	.word	0x08002d69
 8002d64:	08002dff 	.word	0x08002dff
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d046      	beq.n	8002e02 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d78:	e043      	b.n	8002e02 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d7e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d82:	d140      	bne.n	8002e06 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d88:	e03d      	b.n	8002e06 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d92:	d121      	bne.n	8002dd8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	d837      	bhi.n	8002e0a <DMA_CheckFifoParam+0xda>
 8002d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8002da0 <DMA_CheckFifoParam+0x70>)
 8002d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002da0:	08002db1 	.word	0x08002db1
 8002da4:	08002db7 	.word	0x08002db7
 8002da8:	08002db1 	.word	0x08002db1
 8002dac:	08002dc9 	.word	0x08002dc9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	73fb      	strb	r3, [r7, #15]
      break;
 8002db4:	e030      	b.n	8002e18 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d025      	beq.n	8002e0e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dc6:	e022      	b.n	8002e0e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dcc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002dd0:	d11f      	bne.n	8002e12 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002dd6:	e01c      	b.n	8002e12 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d903      	bls.n	8002de6 <DMA_CheckFifoParam+0xb6>
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	2b03      	cmp	r3, #3
 8002de2:	d003      	beq.n	8002dec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002de4:	e018      	b.n	8002e18 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	73fb      	strb	r3, [r7, #15]
      break;
 8002dea:	e015      	b.n	8002e18 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d00e      	beq.n	8002e16 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	73fb      	strb	r3, [r7, #15]
      break;
 8002dfc:	e00b      	b.n	8002e16 <DMA_CheckFifoParam+0xe6>
      break;
 8002dfe:	bf00      	nop
 8002e00:	e00a      	b.n	8002e18 <DMA_CheckFifoParam+0xe8>
      break;
 8002e02:	bf00      	nop
 8002e04:	e008      	b.n	8002e18 <DMA_CheckFifoParam+0xe8>
      break;
 8002e06:	bf00      	nop
 8002e08:	e006      	b.n	8002e18 <DMA_CheckFifoParam+0xe8>
      break;
 8002e0a:	bf00      	nop
 8002e0c:	e004      	b.n	8002e18 <DMA_CheckFifoParam+0xe8>
      break;
 8002e0e:	bf00      	nop
 8002e10:	e002      	b.n	8002e18 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e12:	bf00      	nop
 8002e14:	e000      	b.n	8002e18 <DMA_CheckFifoParam+0xe8>
      break;
 8002e16:	bf00      	nop
    }
  } 
  
  return status; 
 8002e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3714      	adds	r7, #20
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop

08002e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b089      	sub	sp, #36	@ 0x24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e32:	2300      	movs	r3, #0
 8002e34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e36:	2300      	movs	r3, #0
 8002e38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e3e:	2300      	movs	r3, #0
 8002e40:	61fb      	str	r3, [r7, #28]
 8002e42:	e16b      	b.n	800311c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e44:	2201      	movs	r2, #1
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	4013      	ands	r3, r2
 8002e56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	f040 815a 	bne.w	8003116 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f003 0303 	and.w	r3, r3, #3
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d005      	beq.n	8002e7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d130      	bne.n	8002edc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	005b      	lsls	r3, r3, #1
 8002e84:	2203      	movs	r2, #3
 8002e86:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8a:	43db      	mvns	r3, r3
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	68da      	ldr	r2, [r3, #12]
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	091b      	lsrs	r3, r3, #4
 8002ec6:	f003 0201 	and.w	r2, r3, #1
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f003 0303 	and.w	r3, r3, #3
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	d017      	beq.n	8002f18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	005b      	lsls	r3, r3, #1
 8002ef2:	2203      	movs	r2, #3
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	4013      	ands	r3, r2
 8002efe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	689a      	ldr	r2, [r3, #8]
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 0303 	and.w	r3, r3, #3
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d123      	bne.n	8002f6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	08da      	lsrs	r2, r3, #3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3208      	adds	r2, #8
 8002f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	f003 0307 	and.w	r3, r3, #7
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	220f      	movs	r2, #15
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	43db      	mvns	r3, r3
 8002f42:	69ba      	ldr	r2, [r7, #24]
 8002f44:	4013      	ands	r3, r2
 8002f46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	691a      	ldr	r2, [r3, #16]
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	08da      	lsrs	r2, r3, #3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	3208      	adds	r2, #8
 8002f66:	69b9      	ldr	r1, [r7, #24]
 8002f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	2203      	movs	r2, #3
 8002f78:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	4013      	ands	r3, r2
 8002f82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 0203 	and.w	r2, r3, #3
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f000 80b4 	beq.w	8003116 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fae:	2300      	movs	r3, #0
 8002fb0:	60fb      	str	r3, [r7, #12]
 8002fb2:	4b60      	ldr	r3, [pc, #384]	@ (8003134 <HAL_GPIO_Init+0x30c>)
 8002fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb6:	4a5f      	ldr	r2, [pc, #380]	@ (8003134 <HAL_GPIO_Init+0x30c>)
 8002fb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fbe:	4b5d      	ldr	r3, [pc, #372]	@ (8003134 <HAL_GPIO_Init+0x30c>)
 8002fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002fca:	4a5b      	ldr	r2, [pc, #364]	@ (8003138 <HAL_GPIO_Init+0x310>)
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	089b      	lsrs	r3, r3, #2
 8002fd0:	3302      	adds	r3, #2
 8002fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	220f      	movs	r2, #15
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4013      	ands	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a52      	ldr	r2, [pc, #328]	@ (800313c <HAL_GPIO_Init+0x314>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d02b      	beq.n	800304e <HAL_GPIO_Init+0x226>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a51      	ldr	r2, [pc, #324]	@ (8003140 <HAL_GPIO_Init+0x318>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d025      	beq.n	800304a <HAL_GPIO_Init+0x222>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a50      	ldr	r2, [pc, #320]	@ (8003144 <HAL_GPIO_Init+0x31c>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d01f      	beq.n	8003046 <HAL_GPIO_Init+0x21e>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a4f      	ldr	r2, [pc, #316]	@ (8003148 <HAL_GPIO_Init+0x320>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d019      	beq.n	8003042 <HAL_GPIO_Init+0x21a>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a4e      	ldr	r2, [pc, #312]	@ (800314c <HAL_GPIO_Init+0x324>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d013      	beq.n	800303e <HAL_GPIO_Init+0x216>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a4d      	ldr	r2, [pc, #308]	@ (8003150 <HAL_GPIO_Init+0x328>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d00d      	beq.n	800303a <HAL_GPIO_Init+0x212>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a4c      	ldr	r2, [pc, #304]	@ (8003154 <HAL_GPIO_Init+0x32c>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d007      	beq.n	8003036 <HAL_GPIO_Init+0x20e>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a4b      	ldr	r2, [pc, #300]	@ (8003158 <HAL_GPIO_Init+0x330>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d101      	bne.n	8003032 <HAL_GPIO_Init+0x20a>
 800302e:	2307      	movs	r3, #7
 8003030:	e00e      	b.n	8003050 <HAL_GPIO_Init+0x228>
 8003032:	2308      	movs	r3, #8
 8003034:	e00c      	b.n	8003050 <HAL_GPIO_Init+0x228>
 8003036:	2306      	movs	r3, #6
 8003038:	e00a      	b.n	8003050 <HAL_GPIO_Init+0x228>
 800303a:	2305      	movs	r3, #5
 800303c:	e008      	b.n	8003050 <HAL_GPIO_Init+0x228>
 800303e:	2304      	movs	r3, #4
 8003040:	e006      	b.n	8003050 <HAL_GPIO_Init+0x228>
 8003042:	2303      	movs	r3, #3
 8003044:	e004      	b.n	8003050 <HAL_GPIO_Init+0x228>
 8003046:	2302      	movs	r3, #2
 8003048:	e002      	b.n	8003050 <HAL_GPIO_Init+0x228>
 800304a:	2301      	movs	r3, #1
 800304c:	e000      	b.n	8003050 <HAL_GPIO_Init+0x228>
 800304e:	2300      	movs	r3, #0
 8003050:	69fa      	ldr	r2, [r7, #28]
 8003052:	f002 0203 	and.w	r2, r2, #3
 8003056:	0092      	lsls	r2, r2, #2
 8003058:	4093      	lsls	r3, r2
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	4313      	orrs	r3, r2
 800305e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003060:	4935      	ldr	r1, [pc, #212]	@ (8003138 <HAL_GPIO_Init+0x310>)
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	089b      	lsrs	r3, r3, #2
 8003066:	3302      	adds	r3, #2
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800306e:	4b3b      	ldr	r3, [pc, #236]	@ (800315c <HAL_GPIO_Init+0x334>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	43db      	mvns	r3, r3
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	4013      	ands	r3, r2
 800307c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d003      	beq.n	8003092 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	4313      	orrs	r3, r2
 8003090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003092:	4a32      	ldr	r2, [pc, #200]	@ (800315c <HAL_GPIO_Init+0x334>)
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003098:	4b30      	ldr	r3, [pc, #192]	@ (800315c <HAL_GPIO_Init+0x334>)
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	43db      	mvns	r3, r3
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	4013      	ands	r3, r2
 80030a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d003      	beq.n	80030bc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80030b4:	69ba      	ldr	r2, [r7, #24]
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030bc:	4a27      	ldr	r2, [pc, #156]	@ (800315c <HAL_GPIO_Init+0x334>)
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030c2:	4b26      	ldr	r3, [pc, #152]	@ (800315c <HAL_GPIO_Init+0x334>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	43db      	mvns	r3, r3
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	4013      	ands	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030e6:	4a1d      	ldr	r2, [pc, #116]	@ (800315c <HAL_GPIO_Init+0x334>)
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030ec:	4b1b      	ldr	r3, [pc, #108]	@ (800315c <HAL_GPIO_Init+0x334>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	4313      	orrs	r3, r2
 800310e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003110:	4a12      	ldr	r2, [pc, #72]	@ (800315c <HAL_GPIO_Init+0x334>)
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	3301      	adds	r3, #1
 800311a:	61fb      	str	r3, [r7, #28]
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	2b0f      	cmp	r3, #15
 8003120:	f67f ae90 	bls.w	8002e44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003124:	bf00      	nop
 8003126:	bf00      	nop
 8003128:	3724      	adds	r7, #36	@ 0x24
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	40023800 	.word	0x40023800
 8003138:	40013800 	.word	0x40013800
 800313c:	40020000 	.word	0x40020000
 8003140:	40020400 	.word	0x40020400
 8003144:	40020800 	.word	0x40020800
 8003148:	40020c00 	.word	0x40020c00
 800314c:	40021000 	.word	0x40021000
 8003150:	40021400 	.word	0x40021400
 8003154:	40021800 	.word	0x40021800
 8003158:	40021c00 	.word	0x40021c00
 800315c:	40013c00 	.word	0x40013c00

08003160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	460b      	mov	r3, r1
 800316a:	807b      	strh	r3, [r7, #2]
 800316c:	4613      	mov	r3, r2
 800316e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003170:	787b      	ldrb	r3, [r7, #1]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003176:	887a      	ldrh	r2, [r7, #2]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800317c:	e003      	b.n	8003186 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800317e:	887b      	ldrh	r3, [r7, #2]
 8003180:	041a      	lsls	r2, r3, #16
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	619a      	str	r2, [r3, #24]
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
	...

08003194 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d101      	bne.n	80031a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e12b      	b.n	80033fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d106      	bne.n	80031c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f7fe fb52 	bl	8001864 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2224      	movs	r2, #36	@ 0x24
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 0201 	bic.w	r2, r2, #1
 80031d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031f8:	f003 fb88 	bl	800690c <HAL_RCC_GetPCLK1Freq>
 80031fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	4a81      	ldr	r2, [pc, #516]	@ (8003408 <HAL_I2C_Init+0x274>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d807      	bhi.n	8003218 <HAL_I2C_Init+0x84>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	4a80      	ldr	r2, [pc, #512]	@ (800340c <HAL_I2C_Init+0x278>)
 800320c:	4293      	cmp	r3, r2
 800320e:	bf94      	ite	ls
 8003210:	2301      	movls	r3, #1
 8003212:	2300      	movhi	r3, #0
 8003214:	b2db      	uxtb	r3, r3
 8003216:	e006      	b.n	8003226 <HAL_I2C_Init+0x92>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	4a7d      	ldr	r2, [pc, #500]	@ (8003410 <HAL_I2C_Init+0x27c>)
 800321c:	4293      	cmp	r3, r2
 800321e:	bf94      	ite	ls
 8003220:	2301      	movls	r3, #1
 8003222:	2300      	movhi	r3, #0
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e0e7      	b.n	80033fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	4a78      	ldr	r2, [pc, #480]	@ (8003414 <HAL_I2C_Init+0x280>)
 8003232:	fba2 2303 	umull	r2, r3, r2, r3
 8003236:	0c9b      	lsrs	r3, r3, #18
 8003238:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	68ba      	ldr	r2, [r7, #8]
 800324a:	430a      	orrs	r2, r1
 800324c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	4a6a      	ldr	r2, [pc, #424]	@ (8003408 <HAL_I2C_Init+0x274>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d802      	bhi.n	8003268 <HAL_I2C_Init+0xd4>
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	3301      	adds	r3, #1
 8003266:	e009      	b.n	800327c <HAL_I2C_Init+0xe8>
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800326e:	fb02 f303 	mul.w	r3, r2, r3
 8003272:	4a69      	ldr	r2, [pc, #420]	@ (8003418 <HAL_I2C_Init+0x284>)
 8003274:	fba2 2303 	umull	r2, r3, r2, r3
 8003278:	099b      	lsrs	r3, r3, #6
 800327a:	3301      	adds	r3, #1
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	6812      	ldr	r2, [r2, #0]
 8003280:	430b      	orrs	r3, r1
 8003282:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	69db      	ldr	r3, [r3, #28]
 800328a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800328e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	495c      	ldr	r1, [pc, #368]	@ (8003408 <HAL_I2C_Init+0x274>)
 8003298:	428b      	cmp	r3, r1
 800329a:	d819      	bhi.n	80032d0 <HAL_I2C_Init+0x13c>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	1e59      	subs	r1, r3, #1
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80032aa:	1c59      	adds	r1, r3, #1
 80032ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80032b0:	400b      	ands	r3, r1
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00a      	beq.n	80032cc <HAL_I2C_Init+0x138>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	1e59      	subs	r1, r3, #1
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80032c4:	3301      	adds	r3, #1
 80032c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ca:	e051      	b.n	8003370 <HAL_I2C_Init+0x1dc>
 80032cc:	2304      	movs	r3, #4
 80032ce:	e04f      	b.n	8003370 <HAL_I2C_Init+0x1dc>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d111      	bne.n	80032fc <HAL_I2C_Init+0x168>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	1e58      	subs	r0, r3, #1
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6859      	ldr	r1, [r3, #4]
 80032e0:	460b      	mov	r3, r1
 80032e2:	005b      	lsls	r3, r3, #1
 80032e4:	440b      	add	r3, r1
 80032e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80032ea:	3301      	adds	r3, #1
 80032ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	bf0c      	ite	eq
 80032f4:	2301      	moveq	r3, #1
 80032f6:	2300      	movne	r3, #0
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	e012      	b.n	8003322 <HAL_I2C_Init+0x18e>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	1e58      	subs	r0, r3, #1
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6859      	ldr	r1, [r3, #4]
 8003304:	460b      	mov	r3, r1
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	440b      	add	r3, r1
 800330a:	0099      	lsls	r1, r3, #2
 800330c:	440b      	add	r3, r1
 800330e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003312:	3301      	adds	r3, #1
 8003314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003318:	2b00      	cmp	r3, #0
 800331a:	bf0c      	ite	eq
 800331c:	2301      	moveq	r3, #1
 800331e:	2300      	movne	r3, #0
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <HAL_I2C_Init+0x196>
 8003326:	2301      	movs	r3, #1
 8003328:	e022      	b.n	8003370 <HAL_I2C_Init+0x1dc>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d10e      	bne.n	8003350 <HAL_I2C_Init+0x1bc>
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	1e58      	subs	r0, r3, #1
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6859      	ldr	r1, [r3, #4]
 800333a:	460b      	mov	r3, r1
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	440b      	add	r3, r1
 8003340:	fbb0 f3f3 	udiv	r3, r0, r3
 8003344:	3301      	adds	r3, #1
 8003346:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800334a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800334e:	e00f      	b.n	8003370 <HAL_I2C_Init+0x1dc>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	1e58      	subs	r0, r3, #1
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6859      	ldr	r1, [r3, #4]
 8003358:	460b      	mov	r3, r1
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	440b      	add	r3, r1
 800335e:	0099      	lsls	r1, r3, #2
 8003360:	440b      	add	r3, r1
 8003362:	fbb0 f3f3 	udiv	r3, r0, r3
 8003366:	3301      	adds	r3, #1
 8003368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800336c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003370:	6879      	ldr	r1, [r7, #4]
 8003372:	6809      	ldr	r1, [r1, #0]
 8003374:	4313      	orrs	r3, r2
 8003376:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	69da      	ldr	r2, [r3, #28]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	430a      	orrs	r2, r1
 8003392:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800339e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	6911      	ldr	r1, [r2, #16]
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	68d2      	ldr	r2, [r2, #12]
 80033aa:	4311      	orrs	r1, r2
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	6812      	ldr	r2, [r2, #0]
 80033b0:	430b      	orrs	r3, r1
 80033b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	695a      	ldr	r2, [r3, #20]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	431a      	orrs	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	430a      	orrs	r2, r1
 80033ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f042 0201 	orr.w	r2, r2, #1
 80033de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2220      	movs	r2, #32
 80033ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	000186a0 	.word	0x000186a0
 800340c:	001e847f 	.word	0x001e847f
 8003410:	003d08ff 	.word	0x003d08ff
 8003414:	431bde83 	.word	0x431bde83
 8003418:	10624dd3 	.word	0x10624dd3

0800341c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800342e:	2b80      	cmp	r3, #128	@ 0x80
 8003430:	d103      	bne.n	800343a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2200      	movs	r2, #0
 8003438:	611a      	str	r2, [r3, #16]
  }
}
 800343a:	bf00      	nop
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr

08003446 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003446:	b580      	push	{r7, lr}
 8003448:	b088      	sub	sp, #32
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800344e:	2300      	movs	r3, #0
 8003450:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800345e:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003466:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800346e:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003470:	7bfb      	ldrb	r3, [r7, #15]
 8003472:	2b10      	cmp	r3, #16
 8003474:	d003      	beq.n	800347e <HAL_I2C_EV_IRQHandler+0x38>
 8003476:	7bfb      	ldrb	r3, [r7, #15]
 8003478:	2b40      	cmp	r3, #64	@ 0x40
 800347a:	f040 80c1 	bne.w	8003600 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	695b      	ldr	r3, [r3, #20]
 800348c:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d10d      	bne.n	80034b4 <HAL_I2C_EV_IRQHandler+0x6e>
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800349e:	d003      	beq.n	80034a8 <HAL_I2C_EV_IRQHandler+0x62>
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80034a6:	d101      	bne.n	80034ac <HAL_I2C_EV_IRQHandler+0x66>
 80034a8:	2301      	movs	r3, #1
 80034aa:	e000      	b.n	80034ae <HAL_I2C_EV_IRQHandler+0x68>
 80034ac:	2300      	movs	r3, #0
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	f000 8132 	beq.w	8003718 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00c      	beq.n	80034d8 <HAL_I2C_EV_IRQHandler+0x92>
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	0a5b      	lsrs	r3, r3, #9
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d006      	beq.n	80034d8 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f001 fb80 	bl	8004bd0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 fcf8 	bl	8003ec6 <I2C_Master_SB>
 80034d6:	e092      	b.n	80035fe <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	08db      	lsrs	r3, r3, #3
 80034dc:	f003 0301 	and.w	r3, r3, #1
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d009      	beq.n	80034f8 <HAL_I2C_EV_IRQHandler+0xb2>
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	0a5b      	lsrs	r3, r3, #9
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d003      	beq.n	80034f8 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f000 fd6e 	bl	8003fd2 <I2C_Master_ADD10>
 80034f6:	e082      	b.n	80035fe <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	085b      	lsrs	r3, r3, #1
 80034fc:	f003 0301 	and.w	r3, r3, #1
 8003500:	2b00      	cmp	r3, #0
 8003502:	d009      	beq.n	8003518 <HAL_I2C_EV_IRQHandler+0xd2>
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	0a5b      	lsrs	r3, r3, #9
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	2b00      	cmp	r3, #0
 800350e:	d003      	beq.n	8003518 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f000 fd88 	bl	8004026 <I2C_Master_ADDR>
 8003516:	e072      	b.n	80035fe <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	089b      	lsrs	r3, r3, #2
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	2b00      	cmp	r3, #0
 8003522:	d03b      	beq.n	800359c <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800352e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003532:	f000 80f3 	beq.w	800371c <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	09db      	lsrs	r3, r3, #7
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00f      	beq.n	8003562 <HAL_I2C_EV_IRQHandler+0x11c>
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	0a9b      	lsrs	r3, r3, #10
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b00      	cmp	r3, #0
 800354c:	d009      	beq.n	8003562 <HAL_I2C_EV_IRQHandler+0x11c>
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	089b      	lsrs	r3, r3, #2
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b00      	cmp	r3, #0
 8003558:	d103      	bne.n	8003562 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f94c 	bl	80037f8 <I2C_MasterTransmit_TXE>
 8003560:	e04d      	b.n	80035fe <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	089b      	lsrs	r3, r3, #2
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b00      	cmp	r3, #0
 800356c:	f000 80d6 	beq.w	800371c <HAL_I2C_EV_IRQHandler+0x2d6>
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	0a5b      	lsrs	r3, r3, #9
 8003574:	f003 0301 	and.w	r3, r3, #1
 8003578:	2b00      	cmp	r3, #0
 800357a:	f000 80cf 	beq.w	800371c <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800357e:	7bbb      	ldrb	r3, [r7, #14]
 8003580:	2b21      	cmp	r3, #33	@ 0x21
 8003582:	d103      	bne.n	800358c <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 f9d3 	bl	8003930 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800358a:	e0c7      	b.n	800371c <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800358c:	7bfb      	ldrb	r3, [r7, #15]
 800358e:	2b40      	cmp	r3, #64	@ 0x40
 8003590:	f040 80c4 	bne.w	800371c <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 fa41 	bl	8003a1c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800359a:	e0bf      	b.n	800371c <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035aa:	f000 80b7 	beq.w	800371c <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	099b      	lsrs	r3, r3, #6
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d00f      	beq.n	80035da <HAL_I2C_EV_IRQHandler+0x194>
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	0a9b      	lsrs	r3, r3, #10
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d009      	beq.n	80035da <HAL_I2C_EV_IRQHandler+0x194>
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	089b      	lsrs	r3, r3, #2
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d103      	bne.n	80035da <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 faba 	bl	8003b4c <I2C_MasterReceive_RXNE>
 80035d8:	e011      	b.n	80035fe <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	089b      	lsrs	r3, r3, #2
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	f000 809a 	beq.w	800371c <HAL_I2C_EV_IRQHandler+0x2d6>
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	0a5b      	lsrs	r3, r3, #9
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f000 8093 	beq.w	800371c <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 fb70 	bl	8003cdc <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035fc:	e08e      	b.n	800371c <HAL_I2C_EV_IRQHandler+0x2d6>
 80035fe:	e08d      	b.n	800371c <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003604:	2b00      	cmp	r3, #0
 8003606:	d004      	beq.n	8003612 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	61fb      	str	r3, [r7, #28]
 8003610:	e007      	b.n	8003622 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	085b      	lsrs	r3, r3, #1
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b00      	cmp	r3, #0
 800362c:	d012      	beq.n	8003654 <HAL_I2C_EV_IRQHandler+0x20e>
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	0a5b      	lsrs	r3, r3, #9
 8003632:	f003 0301 	and.w	r3, r3, #1
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00c      	beq.n	8003654 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363e:	2b00      	cmp	r3, #0
 8003640:	d003      	beq.n	800364a <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800364a:	69b9      	ldr	r1, [r7, #24]
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 ff39 	bl	80044c4 <I2C_Slave_ADDR>
 8003652:	e066      	b.n	8003722 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	091b      	lsrs	r3, r3, #4
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b00      	cmp	r3, #0
 800365e:	d009      	beq.n	8003674 <HAL_I2C_EV_IRQHandler+0x22e>
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	0a5b      	lsrs	r3, r3, #9
 8003664:	f003 0301 	and.w	r3, r3, #1
 8003668:	2b00      	cmp	r3, #0
 800366a:	d003      	beq.n	8003674 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f000 ff73 	bl	8004558 <I2C_Slave_STOPF>
 8003672:	e056      	b.n	8003722 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003674:	7bbb      	ldrb	r3, [r7, #14]
 8003676:	2b21      	cmp	r3, #33	@ 0x21
 8003678:	d002      	beq.n	8003680 <HAL_I2C_EV_IRQHandler+0x23a>
 800367a:	7bbb      	ldrb	r3, [r7, #14]
 800367c:	2b29      	cmp	r3, #41	@ 0x29
 800367e:	d125      	bne.n	80036cc <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	09db      	lsrs	r3, r3, #7
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00f      	beq.n	80036ac <HAL_I2C_EV_IRQHandler+0x266>
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	0a9b      	lsrs	r3, r3, #10
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b00      	cmp	r3, #0
 8003696:	d009      	beq.n	80036ac <HAL_I2C_EV_IRQHandler+0x266>
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	089b      	lsrs	r3, r3, #2
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d103      	bne.n	80036ac <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 fe4f 	bl	8004348 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036aa:	e039      	b.n	8003720 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	089b      	lsrs	r3, r3, #2
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d033      	beq.n	8003720 <HAL_I2C_EV_IRQHandler+0x2da>
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	0a5b      	lsrs	r3, r3, #9
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d02d      	beq.n	8003720 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f000 fe7c 	bl	80043c2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036ca:	e029      	b.n	8003720 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	099b      	lsrs	r3, r3, #6
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00f      	beq.n	80036f8 <HAL_I2C_EV_IRQHandler+0x2b2>
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	0a9b      	lsrs	r3, r3, #10
 80036dc:	f003 0301 	and.w	r3, r3, #1
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d009      	beq.n	80036f8 <HAL_I2C_EV_IRQHandler+0x2b2>
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	089b      	lsrs	r3, r3, #2
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d103      	bne.n	80036f8 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f000 fe87 	bl	8004404 <I2C_SlaveReceive_RXNE>
 80036f6:	e014      	b.n	8003722 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	089b      	lsrs	r3, r3, #2
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00e      	beq.n	8003722 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	0a5b      	lsrs	r3, r3, #9
 8003708:	f003 0301 	and.w	r3, r3, #1
 800370c:	2b00      	cmp	r3, #0
 800370e:	d008      	beq.n	8003722 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f000 feb5 	bl	8004480 <I2C_SlaveReceive_BTF>
 8003716:	e004      	b.n	8003722 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003718:	bf00      	nop
 800371a:	e002      	b.n	8003722 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800371c:	bf00      	nop
 800371e:	e000      	b.n	8003722 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003720:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003722:	3720      	adds	r7, #32
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003730:	bf00      	nop
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003744:	bf00      	nop
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	460b      	mov	r3, r1
 8003782:	70fb      	strb	r3, [r7, #3]
 8003784:	4613      	mov	r3, r2
 8003786:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80037b0:	bf00      	nop
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80037d8:	bf00      	nop
 80037da:	370c      	adds	r7, #12
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr

080037f8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003806:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800380e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003814:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800381a:	2b00      	cmp	r3, #0
 800381c:	d150      	bne.n	80038c0 <I2C_MasterTransmit_TXE+0xc8>
 800381e:	7bfb      	ldrb	r3, [r7, #15]
 8003820:	2b21      	cmp	r3, #33	@ 0x21
 8003822:	d14d      	bne.n	80038c0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2b08      	cmp	r3, #8
 8003828:	d01d      	beq.n	8003866 <I2C_MasterTransmit_TXE+0x6e>
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	2b20      	cmp	r3, #32
 800382e:	d01a      	beq.n	8003866 <I2C_MasterTransmit_TXE+0x6e>
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003836:	d016      	beq.n	8003866 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	685a      	ldr	r2, [r3, #4]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003846:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2211      	movs	r2, #17
 800384c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2220      	movs	r2, #32
 800385a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7ff ff62 	bl	8003728 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003864:	e060      	b.n	8003928 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003874:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003884:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2220      	movs	r2, #32
 8003890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800389a:	b2db      	uxtb	r3, r3
 800389c:	2b40      	cmp	r3, #64	@ 0x40
 800389e:	d107      	bne.n	80038b0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f7ff ff7d 	bl	80037a8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80038ae:	e03b      	b.n	8003928 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f7ff ff35 	bl	8003728 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80038be:	e033      	b.n	8003928 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
 80038c2:	2b21      	cmp	r3, #33	@ 0x21
 80038c4:	d005      	beq.n	80038d2 <I2C_MasterTransmit_TXE+0xda>
 80038c6:	7bbb      	ldrb	r3, [r7, #14]
 80038c8:	2b40      	cmp	r3, #64	@ 0x40
 80038ca:	d12d      	bne.n	8003928 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
 80038ce:	2b22      	cmp	r3, #34	@ 0x22
 80038d0:	d12a      	bne.n	8003928 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d108      	bne.n	80038ee <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	685a      	ldr	r2, [r3, #4]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038ea:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80038ec:	e01c      	b.n	8003928 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b40      	cmp	r3, #64	@ 0x40
 80038f8:	d103      	bne.n	8003902 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 f88e 	bl	8003a1c <I2C_MemoryTransmit_TXE_BTF>
}
 8003900:	e012      	b.n	8003928 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003906:	781a      	ldrb	r2, [r3, #0]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003912:	1c5a      	adds	r2, r3, #1
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800391c:	b29b      	uxth	r3, r3
 800391e:	3b01      	subs	r3, #1
 8003920:	b29a      	uxth	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003926:	e7ff      	b.n	8003928 <I2C_MasterTransmit_TXE+0x130>
 8003928:	bf00      	nop
 800392a:	3710      	adds	r7, #16
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800393c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b21      	cmp	r3, #33	@ 0x21
 8003948:	d164      	bne.n	8003a14 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800394e:	b29b      	uxth	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	d012      	beq.n	800397a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003958:	781a      	ldrb	r2, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003964:	1c5a      	adds	r2, r3, #1
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800396e:	b29b      	uxth	r3, r3
 8003970:	3b01      	subs	r3, #1
 8003972:	b29a      	uxth	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003978:	e04c      	b.n	8003a14 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2b08      	cmp	r3, #8
 800397e:	d01d      	beq.n	80039bc <I2C_MasterTransmit_BTF+0x8c>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2b20      	cmp	r3, #32
 8003984:	d01a      	beq.n	80039bc <I2C_MasterTransmit_BTF+0x8c>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800398c:	d016      	beq.n	80039bc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800399c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2211      	movs	r2, #17
 80039a2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2220      	movs	r2, #32
 80039b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f7ff feb7 	bl	8003728 <HAL_I2C_MasterTxCpltCallback>
}
 80039ba:	e02b      	b.n	8003a14 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	685a      	ldr	r2, [r3, #4]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80039ca:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039da:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2220      	movs	r2, #32
 80039e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	2b40      	cmp	r3, #64	@ 0x40
 80039f4:	d107      	bne.n	8003a06 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f7ff fed2 	bl	80037a8 <HAL_I2C_MemTxCpltCallback>
}
 8003a04:	e006      	b.n	8003a14 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f7ff fe8a 	bl	8003728 <HAL_I2C_MasterTxCpltCallback>
}
 8003a14:	bf00      	nop
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a2a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d11d      	bne.n	8003a70 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d10b      	bne.n	8003a54 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a40:	b2da      	uxtb	r2, r3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a4c:	1c9a      	adds	r2, r3, #2
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003a52:	e077      	b.n	8003b44 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	121b      	asrs	r3, r3, #8
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a68:	1c5a      	adds	r2, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003a6e:	e069      	b.n	8003b44 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d10b      	bne.n	8003a90 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a7c:	b2da      	uxtb	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a88:	1c5a      	adds	r2, r3, #1
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003a8e:	e059      	b.n	8003b44 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d152      	bne.n	8003b3e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003a98:	7bfb      	ldrb	r3, [r7, #15]
 8003a9a:	2b22      	cmp	r3, #34	@ 0x22
 8003a9c:	d10d      	bne.n	8003aba <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003aac:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ab2:	1c5a      	adds	r2, r3, #1
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003ab8:	e044      	b.n	8003b44 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d015      	beq.n	8003af0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003ac4:	7bfb      	ldrb	r3, [r7, #15]
 8003ac6:	2b21      	cmp	r3, #33	@ 0x21
 8003ac8:	d112      	bne.n	8003af0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ace:	781a      	ldrb	r2, [r3, #0]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ada:	1c5a      	adds	r2, r3, #1
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003aee:	e029      	b.n	8003b44 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d124      	bne.n	8003b44 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003afa:	7bfb      	ldrb	r3, [r7, #15]
 8003afc:	2b21      	cmp	r3, #33	@ 0x21
 8003afe:	d121      	bne.n	8003b44 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b0e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b1e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2220      	movs	r2, #32
 8003b2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7ff fe36 	bl	80037a8 <HAL_I2C_MemTxCpltCallback>
}
 8003b3c:	e002      	b.n	8003b44 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f7ff fc6c 	bl	800341c <I2C_Flush_DR>
}
 8003b44:	bf00      	nop
 8003b46:	3710      	adds	r7, #16
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2b22      	cmp	r3, #34	@ 0x22
 8003b5e:	f040 80b9 	bne.w	8003cd4 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b66:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	2b03      	cmp	r3, #3
 8003b74:	d921      	bls.n	8003bba <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	691a      	ldr	r2, [r3, #16]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b80:	b2d2      	uxtb	r2, r2
 8003b82:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b88:	1c5a      	adds	r2, r3, #1
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	3b01      	subs	r3, #1
 8003b96:	b29a      	uxth	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	2b03      	cmp	r3, #3
 8003ba4:	f040 8096 	bne.w	8003cd4 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bb6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003bb8:	e08c      	b.n	8003cd4 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d07f      	beq.n	8003cc2 <I2C_MasterReceive_RXNE+0x176>
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d002      	beq.n	8003bce <I2C_MasterReceive_RXNE+0x82>
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d179      	bne.n	8003cc2 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 ffcc 	bl	8004b6c <I2C_WaitOnSTOPRequestThroughIT>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d14c      	bne.n	8003c74 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003be8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003bf8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	691a      	ldr	r2, [r3, #16]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c04:	b2d2      	uxtb	r2, r2
 8003c06:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0c:	1c5a      	adds	r2, r3, #1
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2220      	movs	r2, #32
 8003c24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	2b40      	cmp	r3, #64	@ 0x40
 8003c32:	d10a      	bne.n	8003c4a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7ff fdba 	bl	80037bc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003c48:	e044      	b.n	8003cd4 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2b08      	cmp	r3, #8
 8003c56:	d002      	beq.n	8003c5e <I2C_MasterReceive_RXNE+0x112>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2b20      	cmp	r3, #32
 8003c5c:	d103      	bne.n	8003c66 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c64:	e002      	b.n	8003c6c <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2212      	movs	r2, #18
 8003c6a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f7ff fd65 	bl	800373c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003c72:	e02f      	b.n	8003cd4 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	685a      	ldr	r2, [r3, #4]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c82:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	691a      	ldr	r2, [r3, #16]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8e:	b2d2      	uxtb	r2, r2
 8003c90:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c96:	1c5a      	adds	r2, r3, #1
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	b29a      	uxth	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2220      	movs	r2, #32
 8003cae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7ff fd88 	bl	80037d0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003cc0:	e008      	b.n	8003cd4 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cd0:	605a      	str	r2, [r3, #4]
}
 8003cd2:	e7ff      	b.n	8003cd4 <I2C_MasterReceive_RXNE+0x188>
 8003cd4:	bf00      	nop
 8003cd6:	3710      	adds	r7, #16
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce8:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	2b04      	cmp	r3, #4
 8003cf2:	d11b      	bne.n	8003d2c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d02:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	691a      	ldr	r2, [r3, #16]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0e:	b2d2      	uxtb	r2, r2
 8003d10:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d16:	1c5a      	adds	r2, r3, #1
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	3b01      	subs	r3, #1
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003d2a:	e0c8      	b.n	8003ebe <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	2b03      	cmp	r3, #3
 8003d34:	d129      	bne.n	8003d8a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d44:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2b04      	cmp	r3, #4
 8003d4a:	d00a      	beq.n	8003d62 <I2C_MasterReceive_BTF+0x86>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d007      	beq.n	8003d62 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d60:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	691a      	ldr	r2, [r3, #16]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6c:	b2d2      	uxtb	r2, r2
 8003d6e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d74:	1c5a      	adds	r2, r3, #1
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	3b01      	subs	r3, #1
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003d88:	e099      	b.n	8003ebe <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	f040 8081 	bne.w	8003e98 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d002      	beq.n	8003da2 <I2C_MasterReceive_BTF+0xc6>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2b10      	cmp	r3, #16
 8003da0:	d108      	bne.n	8003db4 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003db0:	601a      	str	r2, [r3, #0]
 8003db2:	e019      	b.n	8003de8 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2b04      	cmp	r3, #4
 8003db8:	d002      	beq.n	8003dc0 <I2C_MasterReceive_BTF+0xe4>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d108      	bne.n	8003dd2 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	e00a      	b.n	8003de8 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2b10      	cmp	r3, #16
 8003dd6:	d007      	beq.n	8003de8 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003de6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	691a      	ldr	r2, [r3, #16]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df2:	b2d2      	uxtb	r2, r2
 8003df4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfa:	1c5a      	adds	r2, r3, #1
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	3b01      	subs	r3, #1
 8003e08:	b29a      	uxth	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	691a      	ldr	r2, [r3, #16]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e18:	b2d2      	uxtb	r2, r2
 8003e1a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e20:	1c5a      	adds	r2, r3, #1
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003e42:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2220      	movs	r2, #32
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	2b40      	cmp	r3, #64	@ 0x40
 8003e56:	d10a      	bne.n	8003e6e <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f7ff fca8 	bl	80037bc <HAL_I2C_MemRxCpltCallback>
}
 8003e6c:	e027      	b.n	8003ebe <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2b08      	cmp	r3, #8
 8003e7a:	d002      	beq.n	8003e82 <I2C_MasterReceive_BTF+0x1a6>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2b20      	cmp	r3, #32
 8003e80:	d103      	bne.n	8003e8a <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e88:	e002      	b.n	8003e90 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2212      	movs	r2, #18
 8003e8e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f7ff fc53 	bl	800373c <HAL_I2C_MasterRxCpltCallback>
}
 8003e96:	e012      	b.n	8003ebe <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	691a      	ldr	r2, [r3, #16]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eaa:	1c5a      	adds	r2, r3, #1
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003ebe:	bf00      	nop
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}

08003ec6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b083      	sub	sp, #12
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	2b40      	cmp	r3, #64	@ 0x40
 8003ed8:	d117      	bne.n	8003f0a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d109      	bne.n	8003ef6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	461a      	mov	r2, r3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ef2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003ef4:	e067      	b.n	8003fc6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	f043 0301 	orr.w	r3, r3, #1
 8003f00:	b2da      	uxtb	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	611a      	str	r2, [r3, #16]
}
 8003f08:	e05d      	b.n	8003fc6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f12:	d133      	bne.n	8003f7c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b21      	cmp	r3, #33	@ 0x21
 8003f1e:	d109      	bne.n	8003f34 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	461a      	mov	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f30:	611a      	str	r2, [r3, #16]
 8003f32:	e008      	b.n	8003f46 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	f043 0301 	orr.w	r3, r3, #1
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d004      	beq.n	8003f58 <I2C_Master_SB+0x92>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d108      	bne.n	8003f6a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d032      	beq.n	8003fc6 <I2C_Master_SB+0x100>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d02d      	beq.n	8003fc6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f78:	605a      	str	r2, [r3, #4]
}
 8003f7a:	e024      	b.n	8003fc6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d10e      	bne.n	8003fa2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	11db      	asrs	r3, r3, #7
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	f003 0306 	and.w	r3, r3, #6
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	f063 030f 	orn	r3, r3, #15
 8003f98:	b2da      	uxtb	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	611a      	str	r2, [r3, #16]
}
 8003fa0:	e011      	b.n	8003fc6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d10d      	bne.n	8003fc6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	11db      	asrs	r3, r3, #7
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	f003 0306 	and.w	r3, r3, #6
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	f063 030e 	orn	r3, r3, #14
 8003fbe:	b2da      	uxtb	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	611a      	str	r2, [r3, #16]
}
 8003fc6:	bf00      	nop
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr

08003fd2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003fd2:	b480      	push	{r7}
 8003fd4:	b083      	sub	sp, #12
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fde:	b2da      	uxtb	r2, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d004      	beq.n	8003ff8 <I2C_Master_ADD10+0x26>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d108      	bne.n	800400a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00c      	beq.n	800401a <I2C_Master_ADD10+0x48>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004004:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004006:	2b00      	cmp	r3, #0
 8004008:	d007      	beq.n	800401a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004018:	605a      	str	r2, [r3, #4]
  }
}
 800401a:	bf00      	nop
 800401c:	370c      	adds	r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr

08004026 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004026:	b480      	push	{r7}
 8004028:	b091      	sub	sp, #68	@ 0x44
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004034:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800403c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004042:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800404a:	b2db      	uxtb	r3, r3
 800404c:	2b22      	cmp	r3, #34	@ 0x22
 800404e:	f040 8169 	bne.w	8004324 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004056:	2b00      	cmp	r3, #0
 8004058:	d10f      	bne.n	800407a <I2C_Master_ADDR+0x54>
 800405a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800405e:	2b40      	cmp	r3, #64	@ 0x40
 8004060:	d10b      	bne.n	800407a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004062:	2300      	movs	r3, #0
 8004064:	633b      	str	r3, [r7, #48]	@ 0x30
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	695b      	ldr	r3, [r3, #20]
 800406c:	633b      	str	r3, [r7, #48]	@ 0x30
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	699b      	ldr	r3, [r3, #24]
 8004074:	633b      	str	r3, [r7, #48]	@ 0x30
 8004076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004078:	e160      	b.n	800433c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800407e:	2b00      	cmp	r3, #0
 8004080:	d11d      	bne.n	80040be <I2C_Master_ADDR+0x98>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800408a:	d118      	bne.n	80040be <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800408c:	2300      	movs	r3, #0
 800408e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040b0:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040b6:	1c5a      	adds	r2, r3, #1
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	651a      	str	r2, [r3, #80]	@ 0x50
 80040bc:	e13e      	b.n	800433c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d113      	bne.n	80040f0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040c8:	2300      	movs	r3, #0
 80040ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040ec:	601a      	str	r2, [r3, #0]
 80040ee:	e115      	b.n	800431c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	f040 808a 	bne.w	8004210 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80040fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040fe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004102:	d137      	bne.n	8004174 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004112:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800411e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004122:	d113      	bne.n	800414c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004132:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004134:	2300      	movs	r3, #0
 8004136:	627b      	str	r3, [r7, #36]	@ 0x24
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	695b      	ldr	r3, [r3, #20]
 800413e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	627b      	str	r3, [r7, #36]	@ 0x24
 8004148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800414a:	e0e7      	b.n	800431c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800414c:	2300      	movs	r3, #0
 800414e:	623b      	str	r3, [r7, #32]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	623b      	str	r3, [r7, #32]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	623b      	str	r3, [r7, #32]
 8004160:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004170:	601a      	str	r2, [r3, #0]
 8004172:	e0d3      	b.n	800431c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004176:	2b08      	cmp	r3, #8
 8004178:	d02e      	beq.n	80041d8 <I2C_Master_ADDR+0x1b2>
 800417a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800417c:	2b20      	cmp	r3, #32
 800417e:	d02b      	beq.n	80041d8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004182:	2b12      	cmp	r3, #18
 8004184:	d102      	bne.n	800418c <I2C_Master_ADDR+0x166>
 8004186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004188:	2b01      	cmp	r3, #1
 800418a:	d125      	bne.n	80041d8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800418c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800418e:	2b04      	cmp	r3, #4
 8004190:	d00e      	beq.n	80041b0 <I2C_Master_ADDR+0x18a>
 8004192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004194:	2b02      	cmp	r3, #2
 8004196:	d00b      	beq.n	80041b0 <I2C_Master_ADDR+0x18a>
 8004198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800419a:	2b10      	cmp	r3, #16
 800419c:	d008      	beq.n	80041b0 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041ac:	601a      	str	r2, [r3, #0]
 80041ae:	e007      	b.n	80041c0 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041be:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041c0:	2300      	movs	r3, #0
 80041c2:	61fb      	str	r3, [r7, #28]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	61fb      	str	r3, [r7, #28]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	61fb      	str	r3, [r7, #28]
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	e0a1      	b.n	800431c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041e6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041e8:	2300      	movs	r3, #0
 80041ea:	61bb      	str	r3, [r7, #24]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	61bb      	str	r3, [r7, #24]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	61bb      	str	r3, [r7, #24]
 80041fc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800420c:	601a      	str	r2, [r3, #0]
 800420e:	e085      	b.n	800431c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004214:	b29b      	uxth	r3, r3
 8004216:	2b02      	cmp	r3, #2
 8004218:	d14d      	bne.n	80042b6 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800421a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800421c:	2b04      	cmp	r3, #4
 800421e:	d016      	beq.n	800424e <I2C_Master_ADDR+0x228>
 8004220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004222:	2b02      	cmp	r3, #2
 8004224:	d013      	beq.n	800424e <I2C_Master_ADDR+0x228>
 8004226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004228:	2b10      	cmp	r3, #16
 800422a:	d010      	beq.n	800424e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800423a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800424a:	601a      	str	r2, [r3, #0]
 800424c:	e007      	b.n	800425e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800425c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004268:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800426c:	d117      	bne.n	800429e <I2C_Master_ADDR+0x278>
 800426e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004270:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004274:	d00b      	beq.n	800428e <I2C_Master_ADDR+0x268>
 8004276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004278:	2b01      	cmp	r3, #1
 800427a:	d008      	beq.n	800428e <I2C_Master_ADDR+0x268>
 800427c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800427e:	2b08      	cmp	r3, #8
 8004280:	d005      	beq.n	800428e <I2C_Master_ADDR+0x268>
 8004282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004284:	2b10      	cmp	r3, #16
 8004286:	d002      	beq.n	800428e <I2C_Master_ADDR+0x268>
 8004288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800428a:	2b20      	cmp	r3, #32
 800428c:	d107      	bne.n	800429e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	685a      	ldr	r2, [r3, #4]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800429c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800429e:	2300      	movs	r3, #0
 80042a0:	617b      	str	r3, [r7, #20]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	617b      	str	r3, [r7, #20]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	617b      	str	r3, [r7, #20]
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	e032      	b.n	800431c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80042c4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042d4:	d117      	bne.n	8004306 <I2C_Master_ADDR+0x2e0>
 80042d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042d8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80042dc:	d00b      	beq.n	80042f6 <I2C_Master_ADDR+0x2d0>
 80042de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d008      	beq.n	80042f6 <I2C_Master_ADDR+0x2d0>
 80042e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e6:	2b08      	cmp	r3, #8
 80042e8:	d005      	beq.n	80042f6 <I2C_Master_ADDR+0x2d0>
 80042ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ec:	2b10      	cmp	r3, #16
 80042ee:	d002      	beq.n	80042f6 <I2C_Master_ADDR+0x2d0>
 80042f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042f2:	2b20      	cmp	r3, #32
 80042f4:	d107      	bne.n	8004306 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	685a      	ldr	r2, [r3, #4]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004304:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004306:	2300      	movs	r3, #0
 8004308:	613b      	str	r3, [r7, #16]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	695b      	ldr	r3, [r3, #20]
 8004310:	613b      	str	r3, [r7, #16]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	699b      	ldr	r3, [r3, #24]
 8004318:	613b      	str	r3, [r7, #16]
 800431a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004322:	e00b      	b.n	800433c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004324:	2300      	movs	r3, #0
 8004326:	60fb      	str	r3, [r7, #12]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	60fb      	str	r3, [r7, #12]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	60fb      	str	r3, [r7, #12]
 8004338:	68fb      	ldr	r3, [r7, #12]
}
 800433a:	e7ff      	b.n	800433c <I2C_Master_ADDR+0x316>
 800433c:	bf00      	nop
 800433e:	3744      	adds	r7, #68	@ 0x44
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004356:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800435c:	b29b      	uxth	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d02b      	beq.n	80043ba <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004366:	781a      	ldrb	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004372:	1c5a      	adds	r2, r3, #1
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800437c:	b29b      	uxth	r3, r3
 800437e:	3b01      	subs	r3, #1
 8004380:	b29a      	uxth	r2, r3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800438a:	b29b      	uxth	r3, r3
 800438c:	2b00      	cmp	r3, #0
 800438e:	d114      	bne.n	80043ba <I2C_SlaveTransmit_TXE+0x72>
 8004390:	7bfb      	ldrb	r3, [r7, #15]
 8004392:	2b29      	cmp	r3, #41	@ 0x29
 8004394:	d111      	bne.n	80043ba <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	685a      	ldr	r2, [r3, #4]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043a4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2221      	movs	r2, #33	@ 0x21
 80043aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2228      	movs	r2, #40	@ 0x28
 80043b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f7ff f9cb 	bl	8003750 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80043ba:	bf00      	nop
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d011      	beq.n	80043f8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d8:	781a      	ldrb	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e4:	1c5a      	adds	r2, r3, #1
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	3b01      	subs	r3, #1
 80043f2:	b29a      	uxth	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004412:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004418:	b29b      	uxth	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d02c      	beq.n	8004478 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	691a      	ldr	r2, [r3, #16]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004428:	b2d2      	uxtb	r2, r2
 800442a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004430:	1c5a      	adds	r2, r3, #1
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800443a:	b29b      	uxth	r3, r3
 800443c:	3b01      	subs	r3, #1
 800443e:	b29a      	uxth	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004448:	b29b      	uxth	r3, r3
 800444a:	2b00      	cmp	r3, #0
 800444c:	d114      	bne.n	8004478 <I2C_SlaveReceive_RXNE+0x74>
 800444e:	7bfb      	ldrb	r3, [r7, #15]
 8004450:	2b2a      	cmp	r3, #42	@ 0x2a
 8004452:	d111      	bne.n	8004478 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004462:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2222      	movs	r2, #34	@ 0x22
 8004468:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2228      	movs	r2, #40	@ 0x28
 800446e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f7ff f976 	bl	8003764 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004478:	bf00      	nop
 800447a:	3710      	adds	r7, #16
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}

08004480 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004480:	b480      	push	{r7}
 8004482:	b083      	sub	sp, #12
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800448c:	b29b      	uxth	r3, r3
 800448e:	2b00      	cmp	r3, #0
 8004490:	d012      	beq.n	80044b8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	691a      	ldr	r2, [r3, #16]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449c:	b2d2      	uxtb	r2, r2
 800449e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a4:	1c5a      	adds	r2, r3, #1
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	3b01      	subs	r3, #1
 80044b2:	b29a      	uxth	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80044b8:	bf00      	nop
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80044ce:	2300      	movs	r3, #0
 80044d0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80044de:	2b28      	cmp	r3, #40	@ 0x28
 80044e0:	d127      	bne.n	8004532 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	685a      	ldr	r2, [r3, #4]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044f0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	089b      	lsrs	r3, r3, #2
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d101      	bne.n	8004502 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80044fe:	2301      	movs	r3, #1
 8004500:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	09db      	lsrs	r3, r3, #7
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	2b00      	cmp	r3, #0
 800450c:	d103      	bne.n	8004516 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	81bb      	strh	r3, [r7, #12]
 8004514:	e002      	b.n	800451c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004524:	89ba      	ldrh	r2, [r7, #12]
 8004526:	7bfb      	ldrb	r3, [r7, #15]
 8004528:	4619      	mov	r1, r3
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f7ff f924 	bl	8003778 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004530:	e00e      	b.n	8004550 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004532:	2300      	movs	r3, #0
 8004534:	60bb      	str	r3, [r7, #8]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	60bb      	str	r3, [r7, #8]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	60bb      	str	r3, [r7, #8]
 8004546:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004550:	bf00      	nop
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004566:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	685a      	ldr	r2, [r3, #4]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004576:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004578:	2300      	movs	r3, #0
 800457a:	60bb      	str	r3, [r7, #8]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	695b      	ldr	r3, [r3, #20]
 8004582:	60bb      	str	r3, [r7, #8]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f042 0201 	orr.w	r2, r2, #1
 8004592:	601a      	str	r2, [r3, #0]
 8004594:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045a4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045b4:	d172      	bne.n	800469c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80045b6:	7bfb      	ldrb	r3, [r7, #15]
 80045b8:	2b22      	cmp	r3, #34	@ 0x22
 80045ba:	d002      	beq.n	80045c2 <I2C_Slave_STOPF+0x6a>
 80045bc:	7bfb      	ldrb	r3, [r7, #15]
 80045be:	2b2a      	cmp	r3, #42	@ 0x2a
 80045c0:	d135      	bne.n	800462e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	b29a      	uxth	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d005      	beq.n	80045e6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045de:	f043 0204 	orr.w	r2, r3, #4
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045f4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045fa:	4618      	mov	r0, r3
 80045fc:	f7fe fb1a 	bl	8002c34 <HAL_DMA_GetState>
 8004600:	4603      	mov	r3, r0
 8004602:	2b01      	cmp	r3, #1
 8004604:	d049      	beq.n	800469a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800460a:	4a69      	ldr	r2, [pc, #420]	@ (80047b0 <I2C_Slave_STOPF+0x258>)
 800460c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004612:	4618      	mov	r0, r3
 8004614:	f7fe f962 	bl	80028dc <HAL_DMA_Abort_IT>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d03d      	beq.n	800469a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004622:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004628:	4610      	mov	r0, r2
 800462a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800462c:	e035      	b.n	800469a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	b29a      	uxth	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004640:	b29b      	uxth	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d005      	beq.n	8004652 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464a:	f043 0204 	orr.w	r2, r3, #4
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	685a      	ldr	r2, [r3, #4]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004660:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004666:	4618      	mov	r0, r3
 8004668:	f7fe fae4 	bl	8002c34 <HAL_DMA_GetState>
 800466c:	4603      	mov	r3, r0
 800466e:	2b01      	cmp	r3, #1
 8004670:	d014      	beq.n	800469c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004676:	4a4e      	ldr	r2, [pc, #312]	@ (80047b0 <I2C_Slave_STOPF+0x258>)
 8004678:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800467e:	4618      	mov	r0, r3
 8004680:	f7fe f92c 	bl	80028dc <HAL_DMA_Abort_IT>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d008      	beq.n	800469c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800468e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004694:	4610      	mov	r0, r2
 8004696:	4798      	blx	r3
 8004698:	e000      	b.n	800469c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800469a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d03e      	beq.n	8004724 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	695b      	ldr	r3, [r3, #20]
 80046ac:	f003 0304 	and.w	r3, r3, #4
 80046b0:	2b04      	cmp	r3, #4
 80046b2:	d112      	bne.n	80046da <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	691a      	ldr	r2, [r3, #16]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046be:	b2d2      	uxtb	r2, r2
 80046c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c6:	1c5a      	adds	r2, r3, #1
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	3b01      	subs	r3, #1
 80046d4:	b29a      	uxth	r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	695b      	ldr	r3, [r3, #20]
 80046e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e4:	2b40      	cmp	r3, #64	@ 0x40
 80046e6:	d112      	bne.n	800470e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	691a      	ldr	r2, [r3, #16]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f2:	b2d2      	uxtb	r2, r2
 80046f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fa:	1c5a      	adds	r2, r3, #1
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004704:	b29b      	uxth	r3, r3
 8004706:	3b01      	subs	r3, #1
 8004708:	b29a      	uxth	r2, r3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004712:	b29b      	uxth	r3, r3
 8004714:	2b00      	cmp	r3, #0
 8004716:	d005      	beq.n	8004724 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471c:	f043 0204 	orr.w	r2, r3, #4
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004728:	2b00      	cmp	r3, #0
 800472a:	d003      	beq.n	8004734 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 f843 	bl	80047b8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004732:	e039      	b.n	80047a8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004734:	7bfb      	ldrb	r3, [r7, #15]
 8004736:	2b2a      	cmp	r3, #42	@ 0x2a
 8004738:	d109      	bne.n	800474e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2228      	movs	r2, #40	@ 0x28
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f7ff f80b 	bl	8003764 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b28      	cmp	r3, #40	@ 0x28
 8004758:	d111      	bne.n	800477e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a15      	ldr	r2, [pc, #84]	@ (80047b4 <I2C_Slave_STOPF+0x25c>)
 800475e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2220      	movs	r2, #32
 800476a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f7ff f80c 	bl	8003794 <HAL_I2C_ListenCpltCallback>
}
 800477c:	e014      	b.n	80047a8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004782:	2b22      	cmp	r3, #34	@ 0x22
 8004784:	d002      	beq.n	800478c <I2C_Slave_STOPF+0x234>
 8004786:	7bfb      	ldrb	r3, [r7, #15]
 8004788:	2b22      	cmp	r3, #34	@ 0x22
 800478a:	d10d      	bne.n	80047a8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2220      	movs	r2, #32
 8004796:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f7fe ffde 	bl	8003764 <HAL_I2C_SlaveRxCpltCallback>
}
 80047a8:	bf00      	nop
 80047aa:	3710      	adds	r7, #16
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	08004a1d 	.word	0x08004a1d
 80047b4:	ffff0000 	.word	0xffff0000

080047b8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047c6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047ce:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80047d0:	7bbb      	ldrb	r3, [r7, #14]
 80047d2:	2b10      	cmp	r3, #16
 80047d4:	d002      	beq.n	80047dc <I2C_ITError+0x24>
 80047d6:	7bbb      	ldrb	r3, [r7, #14]
 80047d8:	2b40      	cmp	r3, #64	@ 0x40
 80047da:	d10a      	bne.n	80047f2 <I2C_ITError+0x3a>
 80047dc:	7bfb      	ldrb	r3, [r7, #15]
 80047de:	2b22      	cmp	r3, #34	@ 0x22
 80047e0:	d107      	bne.n	80047f2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047f0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80047f2:	7bfb      	ldrb	r3, [r7, #15]
 80047f4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80047f8:	2b28      	cmp	r3, #40	@ 0x28
 80047fa:	d107      	bne.n	800480c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2228      	movs	r2, #40	@ 0x28
 8004806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800480a:	e015      	b.n	8004838 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004816:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800481a:	d00a      	beq.n	8004832 <I2C_ITError+0x7a>
 800481c:	7bfb      	ldrb	r3, [r7, #15]
 800481e:	2b60      	cmp	r3, #96	@ 0x60
 8004820:	d007      	beq.n	8004832 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2220      	movs	r2, #32
 8004826:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004842:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004846:	d162      	bne.n	800490e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685a      	ldr	r2, [r3, #4]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004856:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800485c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b01      	cmp	r3, #1
 8004864:	d020      	beq.n	80048a8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800486a:	4a6a      	ldr	r2, [pc, #424]	@ (8004a14 <I2C_ITError+0x25c>)
 800486c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004872:	4618      	mov	r0, r3
 8004874:	f7fe f832 	bl	80028dc <HAL_DMA_Abort_IT>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	f000 8089 	beq.w	8004992 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f022 0201 	bic.w	r2, r2, #1
 800488e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2220      	movs	r2, #32
 8004894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800489c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80048a2:	4610      	mov	r0, r2
 80048a4:	4798      	blx	r3
 80048a6:	e074      	b.n	8004992 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ac:	4a59      	ldr	r2, [pc, #356]	@ (8004a14 <I2C_ITError+0x25c>)
 80048ae:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b4:	4618      	mov	r0, r3
 80048b6:	f7fe f811 	bl	80028dc <HAL_DMA_Abort_IT>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d068      	beq.n	8004992 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ca:	2b40      	cmp	r3, #64	@ 0x40
 80048cc:	d10b      	bne.n	80048e6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	691a      	ldr	r2, [r3, #16]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d8:	b2d2      	uxtb	r2, r2
 80048da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e0:	1c5a      	adds	r2, r3, #1
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f022 0201 	bic.w	r2, r2, #1
 80048f4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2220      	movs	r2, #32
 80048fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004902:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004908:	4610      	mov	r0, r2
 800490a:	4798      	blx	r3
 800490c:	e041      	b.n	8004992 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004914:	b2db      	uxtb	r3, r3
 8004916:	2b60      	cmp	r3, #96	@ 0x60
 8004918:	d125      	bne.n	8004966 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2220      	movs	r2, #32
 800491e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	695b      	ldr	r3, [r3, #20]
 800492e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004932:	2b40      	cmp	r3, #64	@ 0x40
 8004934:	d10b      	bne.n	800494e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	691a      	ldr	r2, [r3, #16]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004940:	b2d2      	uxtb	r2, r2
 8004942:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004948:	1c5a      	adds	r2, r3, #1
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f022 0201 	bic.w	r2, r2, #1
 800495c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f7fe ff40 	bl	80037e4 <HAL_I2C_AbortCpltCallback>
 8004964:	e015      	b.n	8004992 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	695b      	ldr	r3, [r3, #20]
 800496c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004970:	2b40      	cmp	r3, #64	@ 0x40
 8004972:	d10b      	bne.n	800498c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	691a      	ldr	r2, [r3, #16]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497e:	b2d2      	uxtb	r2, r2
 8004980:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004986:	1c5a      	adds	r2, r3, #1
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f7fe ff1f 	bl	80037d0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004996:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	f003 0301 	and.w	r3, r3, #1
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d10e      	bne.n	80049c0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d109      	bne.n	80049c0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d104      	bne.n	80049c0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d007      	beq.n	80049d0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	685a      	ldr	r2, [r3, #4]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049ce:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049d6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049dc:	f003 0304 	and.w	r3, r3, #4
 80049e0:	2b04      	cmp	r3, #4
 80049e2:	d113      	bne.n	8004a0c <I2C_ITError+0x254>
 80049e4:	7bfb      	ldrb	r3, [r7, #15]
 80049e6:	2b28      	cmp	r3, #40	@ 0x28
 80049e8:	d110      	bne.n	8004a0c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a0a      	ldr	r2, [pc, #40]	@ (8004a18 <I2C_ITError+0x260>)
 80049ee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2220      	movs	r2, #32
 80049fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7fe fec4 	bl	8003794 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004a0c:	bf00      	nop
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	08004a1d 	.word	0x08004a1d
 8004a18:	ffff0000 	.word	0xffff0000

08004a1c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b086      	sub	sp, #24
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a24:	2300      	movs	r3, #0
 8004a26:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a34:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a36:	4b4b      	ldr	r3, [pc, #300]	@ (8004b64 <I2C_DMAAbort+0x148>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	08db      	lsrs	r3, r3, #3
 8004a3c:	4a4a      	ldr	r2, [pc, #296]	@ (8004b68 <I2C_DMAAbort+0x14c>)
 8004a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a42:	0a1a      	lsrs	r2, r3, #8
 8004a44:	4613      	mov	r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	4413      	add	r3, r2
 8004a4a:	00da      	lsls	r2, r3, #3
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d106      	bne.n	8004a64 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5a:	f043 0220 	orr.w	r2, r3, #32
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004a62:	e00a      	b.n	8004a7a <I2C_DMAAbort+0x5e>
    }
    count--;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	3b01      	subs	r3, #1
 8004a68:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a78:	d0ea      	beq.n	8004a50 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d003      	beq.n	8004a8a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a86:	2200      	movs	r2, #0
 8004a88:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d003      	beq.n	8004a9a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a96:	2200      	movs	r2, #0
 8004a98:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004aa8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	2200      	movs	r2, #0
 8004aae:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d003      	beq.n	8004ac0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004abc:	2200      	movs	r2, #0
 8004abe:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d003      	beq.n	8004ad0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004acc:	2200      	movs	r2, #0
 8004ace:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f022 0201 	bic.w	r2, r2, #1
 8004ade:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	2b60      	cmp	r3, #96	@ 0x60
 8004aea:	d10e      	bne.n	8004b0a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	2220      	movs	r2, #32
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	2200      	movs	r2, #0
 8004b00:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004b02:	6978      	ldr	r0, [r7, #20]
 8004b04:	f7fe fe6e 	bl	80037e4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b08:	e027      	b.n	8004b5a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b0a:	7cfb      	ldrb	r3, [r7, #19]
 8004b0c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b10:	2b28      	cmp	r3, #40	@ 0x28
 8004b12:	d117      	bne.n	8004b44 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f042 0201 	orr.w	r2, r2, #1
 8004b22:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b32:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	2200      	movs	r2, #0
 8004b38:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	2228      	movs	r2, #40	@ 0x28
 8004b3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004b42:	e007      	b.n	8004b54 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	2220      	movs	r2, #32
 8004b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004b54:	6978      	ldr	r0, [r7, #20]
 8004b56:	f7fe fe3b 	bl	80037d0 <HAL_I2C_ErrorCallback>
}
 8004b5a:	bf00      	nop
 8004b5c:	3718      	adds	r7, #24
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	20000000 	.word	0x20000000
 8004b68:	14f8b589 	.word	0x14f8b589

08004b6c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b085      	sub	sp, #20
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b74:	2300      	movs	r3, #0
 8004b76:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b78:	4b13      	ldr	r3, [pc, #76]	@ (8004bc8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	08db      	lsrs	r3, r3, #3
 8004b7e:	4a13      	ldr	r2, [pc, #76]	@ (8004bcc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004b80:	fba2 2303 	umull	r2, r3, r2, r3
 8004b84:	0a1a      	lsrs	r2, r3, #8
 8004b86:	4613      	mov	r3, r2
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	4413      	add	r3, r2
 8004b8c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	3b01      	subs	r3, #1
 8004b92:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d107      	bne.n	8004baa <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9e:	f043 0220 	orr.w	r2, r3, #32
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e008      	b.n	8004bbc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bb8:	d0e9      	beq.n	8004b8e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3714      	adds	r7, #20
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr
 8004bc8:	20000000 	.word	0x20000000
 8004bcc:	14f8b589 	.word	0x14f8b589

08004bd0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bdc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004be0:	d103      	bne.n	8004bea <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004be8:	e007      	b.n	8004bfa <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bee:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004bf2:	d102      	bne.n	8004bfa <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2208      	movs	r2, #8
 8004bf8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004bfa:	bf00      	nop
 8004bfc:	370c      	adds	r7, #12
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b086      	sub	sp, #24
 8004c0a:	af02      	add	r7, sp, #8
 8004c0c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d101      	bne.n	8004c18 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e101      	b.n	8004e1c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d106      	bne.n	8004c38 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f007 fcc0 	bl	800c5b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2203      	movs	r2, #3
 8004c3c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c46:	d102      	bne.n	8004c4e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4618      	mov	r0, r3
 8004c54:	f003 ffe1 	bl	8008c1a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6818      	ldr	r0, [r3, #0]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	7c1a      	ldrb	r2, [r3, #16]
 8004c60:	f88d 2000 	strb.w	r2, [sp]
 8004c64:	3304      	adds	r3, #4
 8004c66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c68:	f003 fec0 	bl	80089ec <USB_CoreInit>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d005      	beq.n	8004c7e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2202      	movs	r2, #2
 8004c76:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e0ce      	b.n	8004e1c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2100      	movs	r1, #0
 8004c84:	4618      	mov	r0, r3
 8004c86:	f003 ffd9 	bl	8008c3c <USB_SetCurrentMode>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d005      	beq.n	8004c9c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e0bf      	b.n	8004e1c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	73fb      	strb	r3, [r7, #15]
 8004ca0:	e04a      	b.n	8004d38 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004ca2:	7bfa      	ldrb	r2, [r7, #15]
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	00db      	lsls	r3, r3, #3
 8004caa:	4413      	add	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	440b      	add	r3, r1
 8004cb0:	3315      	adds	r3, #21
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004cb6:	7bfa      	ldrb	r2, [r7, #15]
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	00db      	lsls	r3, r3, #3
 8004cbe:	4413      	add	r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	440b      	add	r3, r1
 8004cc4:	3314      	adds	r3, #20
 8004cc6:	7bfa      	ldrb	r2, [r7, #15]
 8004cc8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004cca:	7bfa      	ldrb	r2, [r7, #15]
 8004ccc:	7bfb      	ldrb	r3, [r7, #15]
 8004cce:	b298      	uxth	r0, r3
 8004cd0:	6879      	ldr	r1, [r7, #4]
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	00db      	lsls	r3, r3, #3
 8004cd6:	4413      	add	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	440b      	add	r3, r1
 8004cdc:	332e      	adds	r3, #46	@ 0x2e
 8004cde:	4602      	mov	r2, r0
 8004ce0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004ce2:	7bfa      	ldrb	r2, [r7, #15]
 8004ce4:	6879      	ldr	r1, [r7, #4]
 8004ce6:	4613      	mov	r3, r2
 8004ce8:	00db      	lsls	r3, r3, #3
 8004cea:	4413      	add	r3, r2
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	440b      	add	r3, r1
 8004cf0:	3318      	adds	r3, #24
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004cf6:	7bfa      	ldrb	r2, [r7, #15]
 8004cf8:	6879      	ldr	r1, [r7, #4]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	00db      	lsls	r3, r3, #3
 8004cfe:	4413      	add	r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	440b      	add	r3, r1
 8004d04:	331c      	adds	r3, #28
 8004d06:	2200      	movs	r2, #0
 8004d08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004d0a:	7bfa      	ldrb	r2, [r7, #15]
 8004d0c:	6879      	ldr	r1, [r7, #4]
 8004d0e:	4613      	mov	r3, r2
 8004d10:	00db      	lsls	r3, r3, #3
 8004d12:	4413      	add	r3, r2
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	440b      	add	r3, r1
 8004d18:	3320      	adds	r3, #32
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d1e:	7bfa      	ldrb	r2, [r7, #15]
 8004d20:	6879      	ldr	r1, [r7, #4]
 8004d22:	4613      	mov	r3, r2
 8004d24:	00db      	lsls	r3, r3, #3
 8004d26:	4413      	add	r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	440b      	add	r3, r1
 8004d2c:	3324      	adds	r3, #36	@ 0x24
 8004d2e:	2200      	movs	r2, #0
 8004d30:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d32:	7bfb      	ldrb	r3, [r7, #15]
 8004d34:	3301      	adds	r3, #1
 8004d36:	73fb      	strb	r3, [r7, #15]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	791b      	ldrb	r3, [r3, #4]
 8004d3c:	7bfa      	ldrb	r2, [r7, #15]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d3af      	bcc.n	8004ca2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d42:	2300      	movs	r3, #0
 8004d44:	73fb      	strb	r3, [r7, #15]
 8004d46:	e044      	b.n	8004dd2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004d48:	7bfa      	ldrb	r2, [r7, #15]
 8004d4a:	6879      	ldr	r1, [r7, #4]
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	00db      	lsls	r3, r3, #3
 8004d50:	4413      	add	r3, r2
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	440b      	add	r3, r1
 8004d56:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004d5e:	7bfa      	ldrb	r2, [r7, #15]
 8004d60:	6879      	ldr	r1, [r7, #4]
 8004d62:	4613      	mov	r3, r2
 8004d64:	00db      	lsls	r3, r3, #3
 8004d66:	4413      	add	r3, r2
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	440b      	add	r3, r1
 8004d6c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004d70:	7bfa      	ldrb	r2, [r7, #15]
 8004d72:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004d74:	7bfa      	ldrb	r2, [r7, #15]
 8004d76:	6879      	ldr	r1, [r7, #4]
 8004d78:	4613      	mov	r3, r2
 8004d7a:	00db      	lsls	r3, r3, #3
 8004d7c:	4413      	add	r3, r2
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	440b      	add	r3, r1
 8004d82:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004d86:	2200      	movs	r2, #0
 8004d88:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004d8a:	7bfa      	ldrb	r2, [r7, #15]
 8004d8c:	6879      	ldr	r1, [r7, #4]
 8004d8e:	4613      	mov	r3, r2
 8004d90:	00db      	lsls	r3, r3, #3
 8004d92:	4413      	add	r3, r2
 8004d94:	009b      	lsls	r3, r3, #2
 8004d96:	440b      	add	r3, r1
 8004d98:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004da0:	7bfa      	ldrb	r2, [r7, #15]
 8004da2:	6879      	ldr	r1, [r7, #4]
 8004da4:	4613      	mov	r3, r2
 8004da6:	00db      	lsls	r3, r3, #3
 8004da8:	4413      	add	r3, r2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	440b      	add	r3, r1
 8004dae:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004db2:	2200      	movs	r2, #0
 8004db4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004db6:	7bfa      	ldrb	r2, [r7, #15]
 8004db8:	6879      	ldr	r1, [r7, #4]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	00db      	lsls	r3, r3, #3
 8004dbe:	4413      	add	r3, r2
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	440b      	add	r3, r1
 8004dc4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004dc8:	2200      	movs	r2, #0
 8004dca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dcc:	7bfb      	ldrb	r3, [r7, #15]
 8004dce:	3301      	adds	r3, #1
 8004dd0:	73fb      	strb	r3, [r7, #15]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	791b      	ldrb	r3, [r3, #4]
 8004dd6:	7bfa      	ldrb	r2, [r7, #15]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d3b5      	bcc.n	8004d48 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6818      	ldr	r0, [r3, #0]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	7c1a      	ldrb	r2, [r3, #16]
 8004de4:	f88d 2000 	strb.w	r2, [sp]
 8004de8:	3304      	adds	r3, #4
 8004dea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004dec:	f003 ff72 	bl	8008cd4 <USB_DevInit>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d005      	beq.n	8004e02 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2202      	movs	r2, #2
 8004dfa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e00c      	b.n	8004e1c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4618      	mov	r0, r3
 8004e16:	f004 ffbc 	bl	8009d92 <USB_DevDisconnect>

  return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3710      	adds	r7, #16
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d101      	bne.n	8004e40 <HAL_PCD_Start+0x1c>
 8004e3c:	2302      	movs	r3, #2
 8004e3e:	e022      	b.n	8004e86 <HAL_PCD_Start+0x62>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d009      	beq.n	8004e68 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d105      	bne.n	8004e68 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e60:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f003 fec3 	bl	8008bf8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4618      	mov	r0, r3
 8004e78:	f004 ff6a 	bl	8009d50 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3710      	adds	r7, #16
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}

08004e8e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004e8e:	b590      	push	{r4, r7, lr}
 8004e90:	b08d      	sub	sp, #52	@ 0x34
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e9c:	6a3b      	ldr	r3, [r7, #32]
 8004e9e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f005 f828 	bl	8009efa <USB_GetMode>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f040 848c 	bne.w	80057ca <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f004 ff8c 	bl	8009dd4 <USB_ReadInterrupts>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	f000 8482 	beq.w	80057c8 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	0a1b      	lsrs	r3, r3, #8
 8004ece:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4618      	mov	r0, r3
 8004ede:	f004 ff79 	bl	8009dd4 <USB_ReadInterrupts>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	f003 0302 	and.w	r3, r3, #2
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d107      	bne.n	8004efc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	695a      	ldr	r2, [r3, #20]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f002 0202 	and.w	r2, r2, #2
 8004efa:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4618      	mov	r0, r3
 8004f02:	f004 ff67 	bl	8009dd4 <USB_ReadInterrupts>
 8004f06:	4603      	mov	r3, r0
 8004f08:	f003 0310 	and.w	r3, r3, #16
 8004f0c:	2b10      	cmp	r3, #16
 8004f0e:	d161      	bne.n	8004fd4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	699a      	ldr	r2, [r3, #24]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f022 0210 	bic.w	r2, r2, #16
 8004f1e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004f20:	6a3b      	ldr	r3, [r7, #32]
 8004f22:	6a1b      	ldr	r3, [r3, #32]
 8004f24:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004f26:	69bb      	ldr	r3, [r7, #24]
 8004f28:	f003 020f 	and.w	r2, r3, #15
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	00db      	lsls	r3, r3, #3
 8004f30:	4413      	add	r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	3304      	adds	r3, #4
 8004f3e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004f46:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f4a:	d124      	bne.n	8004f96 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004f4c:	69ba      	ldr	r2, [r7, #24]
 8004f4e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004f52:	4013      	ands	r3, r2
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d035      	beq.n	8004fc4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	091b      	lsrs	r3, r3, #4
 8004f60:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004f62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	461a      	mov	r2, r3
 8004f6a:	6a38      	ldr	r0, [r7, #32]
 8004f6c:	f004 fd9e 	bl	8009aac <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	68da      	ldr	r2, [r3, #12]
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	091b      	lsrs	r3, r3, #4
 8004f78:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f7c:	441a      	add	r2, r3
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	695a      	ldr	r2, [r3, #20]
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	091b      	lsrs	r3, r3, #4
 8004f8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f8e:	441a      	add	r2, r3
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	615a      	str	r2, [r3, #20]
 8004f94:	e016      	b.n	8004fc4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004f9c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004fa0:	d110      	bne.n	8004fc4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004fa8:	2208      	movs	r2, #8
 8004faa:	4619      	mov	r1, r3
 8004fac:	6a38      	ldr	r0, [r7, #32]
 8004fae:	f004 fd7d 	bl	8009aac <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	695a      	ldr	r2, [r3, #20]
 8004fb6:	69bb      	ldr	r3, [r7, #24]
 8004fb8:	091b      	lsrs	r3, r3, #4
 8004fba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004fbe:	441a      	add	r2, r3
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	699a      	ldr	r2, [r3, #24]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f042 0210 	orr.w	r2, r2, #16
 8004fd2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f004 fefb 	bl	8009dd4 <USB_ReadInterrupts>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004fe4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004fe8:	f040 80a7 	bne.w	800513a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004fec:	2300      	movs	r3, #0
 8004fee:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f004 ff00 	bl	8009dfa <USB_ReadDevAllOutEpInterrupt>
 8004ffa:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004ffc:	e099      	b.n	8005132 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005000:	f003 0301 	and.w	r3, r3, #1
 8005004:	2b00      	cmp	r3, #0
 8005006:	f000 808e 	beq.w	8005126 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005010:	b2d2      	uxtb	r2, r2
 8005012:	4611      	mov	r1, r2
 8005014:	4618      	mov	r0, r3
 8005016:	f004 ff24 	bl	8009e62 <USB_ReadDevOutEPInterrupt>
 800501a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00c      	beq.n	8005040 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005028:	015a      	lsls	r2, r3, #5
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	4413      	add	r3, r2
 800502e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005032:	461a      	mov	r2, r3
 8005034:	2301      	movs	r3, #1
 8005036:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005038:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 fea4 	bl	8005d88 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	f003 0308 	and.w	r3, r3, #8
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00c      	beq.n	8005064 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800504a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800504c:	015a      	lsls	r2, r3, #5
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	4413      	add	r3, r2
 8005052:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005056:	461a      	mov	r2, r3
 8005058:	2308      	movs	r3, #8
 800505a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800505c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 ff7a 	bl	8005f58 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	f003 0310 	and.w	r3, r3, #16
 800506a:	2b00      	cmp	r3, #0
 800506c:	d008      	beq.n	8005080 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800506e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005070:	015a      	lsls	r2, r3, #5
 8005072:	69fb      	ldr	r3, [r7, #28]
 8005074:	4413      	add	r3, r2
 8005076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800507a:	461a      	mov	r2, r3
 800507c:	2310      	movs	r3, #16
 800507e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	2b00      	cmp	r3, #0
 8005088:	d030      	beq.n	80050ec <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800508a:	6a3b      	ldr	r3, [r7, #32]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005092:	2b80      	cmp	r3, #128	@ 0x80
 8005094:	d109      	bne.n	80050aa <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	69fa      	ldr	r2, [r7, #28]
 80050a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050a4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80050a8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80050aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050ac:	4613      	mov	r3, r2
 80050ae:	00db      	lsls	r3, r3, #3
 80050b0:	4413      	add	r3, r2
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	4413      	add	r3, r2
 80050bc:	3304      	adds	r3, #4
 80050be:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	78db      	ldrb	r3, [r3, #3]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d108      	bne.n	80050da <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	2200      	movs	r2, #0
 80050cc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80050ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	4619      	mov	r1, r3
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f007 fb75 	bl	800c7c4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80050da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050dc:	015a      	lsls	r2, r3, #5
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	4413      	add	r3, r2
 80050e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050e6:	461a      	mov	r2, r3
 80050e8:	2302      	movs	r3, #2
 80050ea:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	f003 0320 	and.w	r3, r3, #32
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d008      	beq.n	8005108 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80050f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f8:	015a      	lsls	r2, r3, #5
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	4413      	add	r3, r2
 80050fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005102:	461a      	mov	r2, r3
 8005104:	2320      	movs	r3, #32
 8005106:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d009      	beq.n	8005126 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005114:	015a      	lsls	r2, r3, #5
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	4413      	add	r3, r2
 800511a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800511e:	461a      	mov	r2, r3
 8005120:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005124:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005128:	3301      	adds	r3, #1
 800512a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800512c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512e:	085b      	lsrs	r3, r3, #1
 8005130:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005134:	2b00      	cmp	r3, #0
 8005136:	f47f af62 	bne.w	8004ffe <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4618      	mov	r0, r3
 8005140:	f004 fe48 	bl	8009dd4 <USB_ReadInterrupts>
 8005144:	4603      	mov	r3, r0
 8005146:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800514a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800514e:	f040 80db 	bne.w	8005308 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4618      	mov	r0, r3
 8005158:	f004 fe69 	bl	8009e2e <USB_ReadDevAllInEpInterrupt>
 800515c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800515e:	2300      	movs	r3, #0
 8005160:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005162:	e0cd      	b.n	8005300 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b00      	cmp	r3, #0
 800516c:	f000 80c2 	beq.w	80052f4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005176:	b2d2      	uxtb	r2, r2
 8005178:	4611      	mov	r1, r2
 800517a:	4618      	mov	r0, r3
 800517c:	f004 fe8f 	bl	8009e9e <USB_ReadDevInEPInterrupt>
 8005180:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	f003 0301 	and.w	r3, r3, #1
 8005188:	2b00      	cmp	r3, #0
 800518a:	d057      	beq.n	800523c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800518c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518e:	f003 030f 	and.w	r3, r3, #15
 8005192:	2201      	movs	r2, #1
 8005194:	fa02 f303 	lsl.w	r3, r2, r3
 8005198:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	43db      	mvns	r3, r3
 80051a6:	69f9      	ldr	r1, [r7, #28]
 80051a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80051ac:	4013      	ands	r3, r2
 80051ae:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80051b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b2:	015a      	lsls	r2, r3, #5
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	4413      	add	r3, r2
 80051b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051bc:	461a      	mov	r2, r3
 80051be:	2301      	movs	r3, #1
 80051c0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	799b      	ldrb	r3, [r3, #6]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d132      	bne.n	8005230 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80051ca:	6879      	ldr	r1, [r7, #4]
 80051cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051ce:	4613      	mov	r3, r2
 80051d0:	00db      	lsls	r3, r3, #3
 80051d2:	4413      	add	r3, r2
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	440b      	add	r3, r1
 80051d8:	3320      	adds	r3, #32
 80051da:	6819      	ldr	r1, [r3, #0]
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051e0:	4613      	mov	r3, r2
 80051e2:	00db      	lsls	r3, r3, #3
 80051e4:	4413      	add	r3, r2
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	4403      	add	r3, r0
 80051ea:	331c      	adds	r3, #28
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4419      	add	r1, r3
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051f4:	4613      	mov	r3, r2
 80051f6:	00db      	lsls	r3, r3, #3
 80051f8:	4413      	add	r3, r2
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	4403      	add	r3, r0
 80051fe:	3320      	adds	r3, #32
 8005200:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005204:	2b00      	cmp	r3, #0
 8005206:	d113      	bne.n	8005230 <HAL_PCD_IRQHandler+0x3a2>
 8005208:	6879      	ldr	r1, [r7, #4]
 800520a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800520c:	4613      	mov	r3, r2
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	4413      	add	r3, r2
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	440b      	add	r3, r1
 8005216:	3324      	adds	r3, #36	@ 0x24
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d108      	bne.n	8005230 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6818      	ldr	r0, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005228:	461a      	mov	r2, r3
 800522a:	2101      	movs	r1, #1
 800522c:	f004 fe96 	bl	8009f5c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005232:	b2db      	uxtb	r3, r3
 8005234:	4619      	mov	r1, r3
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f007 fa3f 	bl	800c6ba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	f003 0308 	and.w	r3, r3, #8
 8005242:	2b00      	cmp	r3, #0
 8005244:	d008      	beq.n	8005258 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005248:	015a      	lsls	r2, r3, #5
 800524a:	69fb      	ldr	r3, [r7, #28]
 800524c:	4413      	add	r3, r2
 800524e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005252:	461a      	mov	r2, r3
 8005254:	2308      	movs	r3, #8
 8005256:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	f003 0310 	and.w	r3, r3, #16
 800525e:	2b00      	cmp	r3, #0
 8005260:	d008      	beq.n	8005274 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005264:	015a      	lsls	r2, r3, #5
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	4413      	add	r3, r2
 800526a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800526e:	461a      	mov	r2, r3
 8005270:	2310      	movs	r3, #16
 8005272:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800527a:	2b00      	cmp	r3, #0
 800527c:	d008      	beq.n	8005290 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800527e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005280:	015a      	lsls	r2, r3, #5
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	4413      	add	r3, r2
 8005286:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800528a:	461a      	mov	r2, r3
 800528c:	2340      	movs	r3, #64	@ 0x40
 800528e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	2b00      	cmp	r3, #0
 8005298:	d023      	beq.n	80052e2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800529a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800529c:	6a38      	ldr	r0, [r7, #32]
 800529e:	f003 fe7d 	bl	8008f9c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80052a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052a4:	4613      	mov	r3, r2
 80052a6:	00db      	lsls	r3, r3, #3
 80052a8:	4413      	add	r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	3310      	adds	r3, #16
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	4413      	add	r3, r2
 80052b2:	3304      	adds	r3, #4
 80052b4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	78db      	ldrb	r3, [r3, #3]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d108      	bne.n	80052d0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	2200      	movs	r2, #0
 80052c2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80052c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	4619      	mov	r1, r3
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f007 fa8c 	bl	800c7e8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80052d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d2:	015a      	lsls	r2, r3, #5
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	4413      	add	r3, r2
 80052d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052dc:	461a      	mov	r2, r3
 80052de:	2302      	movs	r3, #2
 80052e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d003      	beq.n	80052f4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80052ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 fcbd 	bl	8005c6e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80052f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f6:	3301      	adds	r3, #1
 80052f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80052fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052fc:	085b      	lsrs	r3, r3, #1
 80052fe:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005302:	2b00      	cmp	r3, #0
 8005304:	f47f af2e 	bne.w	8005164 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4618      	mov	r0, r3
 800530e:	f004 fd61 	bl	8009dd4 <USB_ReadInterrupts>
 8005312:	4603      	mov	r3, r0
 8005314:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005318:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800531c:	d122      	bne.n	8005364 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	69fa      	ldr	r2, [r7, #28]
 8005328:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800532c:	f023 0301 	bic.w	r3, r3, #1
 8005330:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005338:	2b01      	cmp	r3, #1
 800533a:	d108      	bne.n	800534e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005344:	2100      	movs	r1, #0
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 fea4 	bl	8006094 <HAL_PCDEx_LPM_Callback>
 800534c:	e002      	b.n	8005354 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f007 fa2a 	bl	800c7a8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	695a      	ldr	r2, [r3, #20]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005362:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4618      	mov	r0, r3
 800536a:	f004 fd33 	bl	8009dd4 <USB_ReadInterrupts>
 800536e:	4603      	mov	r3, r0
 8005370:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005374:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005378:	d112      	bne.n	80053a0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	2b01      	cmp	r3, #1
 8005388:	d102      	bne.n	8005390 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f007 f9e6 	bl	800c75c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	695a      	ldr	r2, [r3, #20]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800539e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4618      	mov	r0, r3
 80053a6:	f004 fd15 	bl	8009dd4 <USB_ReadInterrupts>
 80053aa:	4603      	mov	r3, r0
 80053ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053b4:	f040 80b7 	bne.w	8005526 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80053b8:	69fb      	ldr	r3, [r7, #28]
 80053ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	69fa      	ldr	r2, [r7, #28]
 80053c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053c6:	f023 0301 	bic.w	r3, r3, #1
 80053ca:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2110      	movs	r1, #16
 80053d2:	4618      	mov	r0, r3
 80053d4:	f003 fde2 	bl	8008f9c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80053d8:	2300      	movs	r3, #0
 80053da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053dc:	e046      	b.n	800546c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80053de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053e0:	015a      	lsls	r2, r3, #5
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	4413      	add	r3, r2
 80053e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053ea:	461a      	mov	r2, r3
 80053ec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80053f0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80053f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053f4:	015a      	lsls	r2, r3, #5
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	4413      	add	r3, r2
 80053fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005402:	0151      	lsls	r1, r2, #5
 8005404:	69fa      	ldr	r2, [r7, #28]
 8005406:	440a      	add	r2, r1
 8005408:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800540c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005410:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005414:	015a      	lsls	r2, r3, #5
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	4413      	add	r3, r2
 800541a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800541e:	461a      	mov	r2, r3
 8005420:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005424:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005428:	015a      	lsls	r2, r3, #5
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	4413      	add	r3, r2
 800542e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005436:	0151      	lsls	r1, r2, #5
 8005438:	69fa      	ldr	r2, [r7, #28]
 800543a:	440a      	add	r2, r1
 800543c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005440:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005444:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005448:	015a      	lsls	r2, r3, #5
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	4413      	add	r3, r2
 800544e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005456:	0151      	lsls	r1, r2, #5
 8005458:	69fa      	ldr	r2, [r7, #28]
 800545a:	440a      	add	r2, r1
 800545c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005460:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005464:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005468:	3301      	adds	r3, #1
 800546a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	791b      	ldrb	r3, [r3, #4]
 8005470:	461a      	mov	r2, r3
 8005472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005474:	4293      	cmp	r3, r2
 8005476:	d3b2      	bcc.n	80053de <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800547e:	69db      	ldr	r3, [r3, #28]
 8005480:	69fa      	ldr	r2, [r7, #28]
 8005482:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005486:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800548a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	7bdb      	ldrb	r3, [r3, #15]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d016      	beq.n	80054c2 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800549a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800549e:	69fa      	ldr	r2, [r7, #28]
 80054a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054a4:	f043 030b 	orr.w	r3, r3, #11
 80054a8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b4:	69fa      	ldr	r2, [r7, #28]
 80054b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054ba:	f043 030b 	orr.w	r3, r3, #11
 80054be:	6453      	str	r3, [r2, #68]	@ 0x44
 80054c0:	e015      	b.n	80054ee <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	69fa      	ldr	r2, [r7, #28]
 80054cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054d0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80054d4:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80054d8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	69fa      	ldr	r2, [r7, #28]
 80054e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054e8:	f043 030b 	orr.w	r3, r3, #11
 80054ec:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	69fa      	ldr	r2, [r7, #28]
 80054f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054fc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005500:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6818      	ldr	r0, [r3, #0]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005510:	461a      	mov	r2, r3
 8005512:	f004 fd23 	bl	8009f5c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	695a      	ldr	r2, [r3, #20]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005524:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4618      	mov	r0, r3
 800552c:	f004 fc52 	bl	8009dd4 <USB_ReadInterrupts>
 8005530:	4603      	mov	r3, r0
 8005532:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005536:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800553a:	d123      	bne.n	8005584 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4618      	mov	r0, r3
 8005542:	f004 fce8 	bl	8009f16 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4618      	mov	r0, r3
 800554c:	f003 fd9f 	bl	800908e <USB_GetDevSpeed>
 8005550:	4603      	mov	r3, r0
 8005552:	461a      	mov	r2, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681c      	ldr	r4, [r3, #0]
 800555c:	f001 f9ca 	bl	80068f4 <HAL_RCC_GetHCLKFreq>
 8005560:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005566:	461a      	mov	r2, r3
 8005568:	4620      	mov	r0, r4
 800556a:	f003 faa3 	bl	8008ab4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f007 f8cb 	bl	800c70a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	695a      	ldr	r2, [r3, #20]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005582:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4618      	mov	r0, r3
 800558a:	f004 fc23 	bl	8009dd4 <USB_ReadInterrupts>
 800558e:	4603      	mov	r3, r0
 8005590:	f003 0308 	and.w	r3, r3, #8
 8005594:	2b08      	cmp	r3, #8
 8005596:	d10a      	bne.n	80055ae <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f007 f8a8 	bl	800c6ee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	695a      	ldr	r2, [r3, #20]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f002 0208 	and.w	r2, r2, #8
 80055ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4618      	mov	r0, r3
 80055b4:	f004 fc0e 	bl	8009dd4 <USB_ReadInterrupts>
 80055b8:	4603      	mov	r3, r0
 80055ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055be:	2b80      	cmp	r3, #128	@ 0x80
 80055c0:	d123      	bne.n	800560a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80055c2:	6a3b      	ldr	r3, [r7, #32]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055ca:	6a3b      	ldr	r3, [r7, #32]
 80055cc:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055ce:	2301      	movs	r3, #1
 80055d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80055d2:	e014      	b.n	80055fe <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80055d4:	6879      	ldr	r1, [r7, #4]
 80055d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055d8:	4613      	mov	r3, r2
 80055da:	00db      	lsls	r3, r3, #3
 80055dc:	4413      	add	r3, r2
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	440b      	add	r3, r1
 80055e2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d105      	bne.n	80055f8 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80055ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	4619      	mov	r1, r3
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f000 fb0a 	bl	8005c0c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fa:	3301      	adds	r3, #1
 80055fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	791b      	ldrb	r3, [r3, #4]
 8005602:	461a      	mov	r2, r3
 8005604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005606:	4293      	cmp	r3, r2
 8005608:	d3e4      	bcc.n	80055d4 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4618      	mov	r0, r3
 8005610:	f004 fbe0 	bl	8009dd4 <USB_ReadInterrupts>
 8005614:	4603      	mov	r3, r0
 8005616:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800561a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800561e:	d13c      	bne.n	800569a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005620:	2301      	movs	r3, #1
 8005622:	627b      	str	r3, [r7, #36]	@ 0x24
 8005624:	e02b      	b.n	800567e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005628:	015a      	lsls	r2, r3, #5
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	4413      	add	r3, r2
 800562e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005636:	6879      	ldr	r1, [r7, #4]
 8005638:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800563a:	4613      	mov	r3, r2
 800563c:	00db      	lsls	r3, r3, #3
 800563e:	4413      	add	r3, r2
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	440b      	add	r3, r1
 8005644:	3318      	adds	r3, #24
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	2b01      	cmp	r3, #1
 800564a:	d115      	bne.n	8005678 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800564c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800564e:	2b00      	cmp	r3, #0
 8005650:	da12      	bge.n	8005678 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005652:	6879      	ldr	r1, [r7, #4]
 8005654:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005656:	4613      	mov	r3, r2
 8005658:	00db      	lsls	r3, r3, #3
 800565a:	4413      	add	r3, r2
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	440b      	add	r3, r1
 8005660:	3317      	adds	r3, #23
 8005662:	2201      	movs	r2, #1
 8005664:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005668:	b2db      	uxtb	r3, r3
 800566a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800566e:	b2db      	uxtb	r3, r3
 8005670:	4619      	mov	r1, r3
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f000 faca 	bl	8005c0c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567a:	3301      	adds	r3, #1
 800567c:	627b      	str	r3, [r7, #36]	@ 0x24
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	791b      	ldrb	r3, [r3, #4]
 8005682:	461a      	mov	r2, r3
 8005684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005686:	4293      	cmp	r3, r2
 8005688:	d3cd      	bcc.n	8005626 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	695a      	ldr	r2, [r3, #20]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005698:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4618      	mov	r0, r3
 80056a0:	f004 fb98 	bl	8009dd4 <USB_ReadInterrupts>
 80056a4:	4603      	mov	r3, r0
 80056a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056ae:	d156      	bne.n	800575e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80056b0:	2301      	movs	r3, #1
 80056b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80056b4:	e045      	b.n	8005742 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	015a      	lsls	r2, r3, #5
 80056ba:	69fb      	ldr	r3, [r7, #28]
 80056bc:	4413      	add	r3, r2
 80056be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80056c6:	6879      	ldr	r1, [r7, #4]
 80056c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056ca:	4613      	mov	r3, r2
 80056cc:	00db      	lsls	r3, r3, #3
 80056ce:	4413      	add	r3, r2
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	440b      	add	r3, r1
 80056d4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80056d8:	781b      	ldrb	r3, [r3, #0]
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d12e      	bne.n	800573c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80056de:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	da2b      	bge.n	800573c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80056f0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d121      	bne.n	800573c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80056f8:	6879      	ldr	r1, [r7, #4]
 80056fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056fc:	4613      	mov	r3, r2
 80056fe:	00db      	lsls	r3, r3, #3
 8005700:	4413      	add	r3, r2
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	440b      	add	r3, r1
 8005706:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800570a:	2201      	movs	r2, #1
 800570c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800570e:	6a3b      	ldr	r3, [r7, #32]
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005716:	6a3b      	ldr	r3, [r7, #32]
 8005718:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800571a:	6a3b      	ldr	r3, [r7, #32]
 800571c:	695b      	ldr	r3, [r3, #20]
 800571e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10a      	bne.n	800573c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	69fa      	ldr	r2, [r7, #28]
 8005730:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005734:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005738:	6053      	str	r3, [r2, #4]
            break;
 800573a:	e008      	b.n	800574e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800573c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800573e:	3301      	adds	r3, #1
 8005740:	627b      	str	r3, [r7, #36]	@ 0x24
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	791b      	ldrb	r3, [r3, #4]
 8005746:	461a      	mov	r2, r3
 8005748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574a:	4293      	cmp	r3, r2
 800574c:	d3b3      	bcc.n	80056b6 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	695a      	ldr	r2, [r3, #20]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800575c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4618      	mov	r0, r3
 8005764:	f004 fb36 	bl	8009dd4 <USB_ReadInterrupts>
 8005768:	4603      	mov	r3, r0
 800576a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800576e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005772:	d10a      	bne.n	800578a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f007 f849 	bl	800c80c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	695a      	ldr	r2, [r3, #20]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005788:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4618      	mov	r0, r3
 8005790:	f004 fb20 	bl	8009dd4 <USB_ReadInterrupts>
 8005794:	4603      	mov	r3, r0
 8005796:	f003 0304 	and.w	r3, r3, #4
 800579a:	2b04      	cmp	r3, #4
 800579c:	d115      	bne.n	80057ca <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80057a6:	69bb      	ldr	r3, [r7, #24]
 80057a8:	f003 0304 	and.w	r3, r3, #4
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d002      	beq.n	80057b6 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f007 f839 	bl	800c828 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	6859      	ldr	r1, [r3, #4]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	69ba      	ldr	r2, [r7, #24]
 80057c2:	430a      	orrs	r2, r1
 80057c4:	605a      	str	r2, [r3, #4]
 80057c6:	e000      	b.n	80057ca <HAL_PCD_IRQHandler+0x93c>
      return;
 80057c8:	bf00      	nop
    }
  }
}
 80057ca:	3734      	adds	r7, #52	@ 0x34
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd90      	pop	{r4, r7, pc}

080057d0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b082      	sub	sp, #8
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	460b      	mov	r3, r1
 80057da:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d101      	bne.n	80057ea <HAL_PCD_SetAddress+0x1a>
 80057e6:	2302      	movs	r3, #2
 80057e8:	e012      	b.n	8005810 <HAL_PCD_SetAddress+0x40>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2201      	movs	r2, #1
 80057ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	78fa      	ldrb	r2, [r7, #3]
 80057f6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	78fa      	ldrb	r2, [r7, #3]
 80057fe:	4611      	mov	r1, r2
 8005800:	4618      	mov	r0, r3
 8005802:	f004 fa7f 	bl	8009d04 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3708      	adds	r7, #8
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	4608      	mov	r0, r1
 8005822:	4611      	mov	r1, r2
 8005824:	461a      	mov	r2, r3
 8005826:	4603      	mov	r3, r0
 8005828:	70fb      	strb	r3, [r7, #3]
 800582a:	460b      	mov	r3, r1
 800582c:	803b      	strh	r3, [r7, #0]
 800582e:	4613      	mov	r3, r2
 8005830:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005832:	2300      	movs	r3, #0
 8005834:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005836:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800583a:	2b00      	cmp	r3, #0
 800583c:	da0f      	bge.n	800585e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800583e:	78fb      	ldrb	r3, [r7, #3]
 8005840:	f003 020f 	and.w	r2, r3, #15
 8005844:	4613      	mov	r3, r2
 8005846:	00db      	lsls	r3, r3, #3
 8005848:	4413      	add	r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	3310      	adds	r3, #16
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	4413      	add	r3, r2
 8005852:	3304      	adds	r3, #4
 8005854:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2201      	movs	r2, #1
 800585a:	705a      	strb	r2, [r3, #1]
 800585c:	e00f      	b.n	800587e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800585e:	78fb      	ldrb	r3, [r7, #3]
 8005860:	f003 020f 	and.w	r2, r3, #15
 8005864:	4613      	mov	r3, r2
 8005866:	00db      	lsls	r3, r3, #3
 8005868:	4413      	add	r3, r2
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	4413      	add	r3, r2
 8005874:	3304      	adds	r3, #4
 8005876:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2200      	movs	r2, #0
 800587c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800587e:	78fb      	ldrb	r3, [r7, #3]
 8005880:	f003 030f 	and.w	r3, r3, #15
 8005884:	b2da      	uxtb	r2, r3
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800588a:	883b      	ldrh	r3, [r7, #0]
 800588c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	78ba      	ldrb	r2, [r7, #2]
 8005898:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	785b      	ldrb	r3, [r3, #1]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d004      	beq.n	80058ac <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	461a      	mov	r2, r3
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80058ac:	78bb      	ldrb	r3, [r7, #2]
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d102      	bne.n	80058b8 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d101      	bne.n	80058c6 <HAL_PCD_EP_Open+0xae>
 80058c2:	2302      	movs	r3, #2
 80058c4:	e00e      	b.n	80058e4 <HAL_PCD_EP_Open+0xcc>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2201      	movs	r2, #1
 80058ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68f9      	ldr	r1, [r7, #12]
 80058d4:	4618      	mov	r0, r3
 80058d6:	f003 fbff 	bl	80090d8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80058e2:	7afb      	ldrb	r3, [r7, #11]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	460b      	mov	r3, r1
 80058f6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80058f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	da0f      	bge.n	8005920 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005900:	78fb      	ldrb	r3, [r7, #3]
 8005902:	f003 020f 	and.w	r2, r3, #15
 8005906:	4613      	mov	r3, r2
 8005908:	00db      	lsls	r3, r3, #3
 800590a:	4413      	add	r3, r2
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	3310      	adds	r3, #16
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	4413      	add	r3, r2
 8005914:	3304      	adds	r3, #4
 8005916:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2201      	movs	r2, #1
 800591c:	705a      	strb	r2, [r3, #1]
 800591e:	e00f      	b.n	8005940 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005920:	78fb      	ldrb	r3, [r7, #3]
 8005922:	f003 020f 	and.w	r2, r3, #15
 8005926:	4613      	mov	r3, r2
 8005928:	00db      	lsls	r3, r3, #3
 800592a:	4413      	add	r3, r2
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	4413      	add	r3, r2
 8005936:	3304      	adds	r3, #4
 8005938:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005940:	78fb      	ldrb	r3, [r7, #3]
 8005942:	f003 030f 	and.w	r3, r3, #15
 8005946:	b2da      	uxtb	r2, r3
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005952:	2b01      	cmp	r3, #1
 8005954:	d101      	bne.n	800595a <HAL_PCD_EP_Close+0x6e>
 8005956:	2302      	movs	r3, #2
 8005958:	e00e      	b.n	8005978 <HAL_PCD_EP_Close+0x8c>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2201      	movs	r2, #1
 800595e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68f9      	ldr	r1, [r7, #12]
 8005968:	4618      	mov	r0, r3
 800596a:	f003 fc3d 	bl	80091e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005976:	2300      	movs	r3, #0
}
 8005978:	4618      	mov	r0, r3
 800597a:	3710      	adds	r7, #16
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}

08005980 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b086      	sub	sp, #24
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	607a      	str	r2, [r7, #4]
 800598a:	603b      	str	r3, [r7, #0]
 800598c:	460b      	mov	r3, r1
 800598e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005990:	7afb      	ldrb	r3, [r7, #11]
 8005992:	f003 020f 	and.w	r2, r3, #15
 8005996:	4613      	mov	r3, r2
 8005998:	00db      	lsls	r3, r3, #3
 800599a:	4413      	add	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80059a2:	68fa      	ldr	r2, [r7, #12]
 80059a4:	4413      	add	r3, r2
 80059a6:	3304      	adds	r3, #4
 80059a8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	683a      	ldr	r2, [r7, #0]
 80059b4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	2200      	movs	r2, #0
 80059ba:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	2200      	movs	r2, #0
 80059c0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80059c2:	7afb      	ldrb	r3, [r7, #11]
 80059c4:	f003 030f 	and.w	r3, r3, #15
 80059c8:	b2da      	uxtb	r2, r3
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	799b      	ldrb	r3, [r3, #6]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d102      	bne.n	80059dc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6818      	ldr	r0, [r3, #0]
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	799b      	ldrb	r3, [r3, #6]
 80059e4:	461a      	mov	r2, r3
 80059e6:	6979      	ldr	r1, [r7, #20]
 80059e8:	f003 fcda 	bl	80093a0 <USB_EPStartXfer>

  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3718      	adds	r7, #24
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
 80059fe:	460b      	mov	r3, r1
 8005a00:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005a02:	78fb      	ldrb	r3, [r7, #3]
 8005a04:	f003 020f 	and.w	r2, r3, #15
 8005a08:	6879      	ldr	r1, [r7, #4]
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	00db      	lsls	r3, r3, #3
 8005a0e:	4413      	add	r3, r2
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	440b      	add	r3, r1
 8005a14:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005a18:	681b      	ldr	r3, [r3, #0]
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	370c      	adds	r7, #12
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr

08005a26 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005a26:	b580      	push	{r7, lr}
 8005a28:	b086      	sub	sp, #24
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	60f8      	str	r0, [r7, #12]
 8005a2e:	607a      	str	r2, [r7, #4]
 8005a30:	603b      	str	r3, [r7, #0]
 8005a32:	460b      	mov	r3, r1
 8005a34:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a36:	7afb      	ldrb	r3, [r7, #11]
 8005a38:	f003 020f 	and.w	r2, r3, #15
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	00db      	lsls	r3, r3, #3
 8005a40:	4413      	add	r3, r2
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	3310      	adds	r3, #16
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	4413      	add	r3, r2
 8005a4a:	3304      	adds	r3, #4
 8005a4c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	687a      	ldr	r2, [r7, #4]
 8005a52:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	683a      	ldr	r2, [r7, #0]
 8005a58:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	2201      	movs	r2, #1
 8005a64:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a66:	7afb      	ldrb	r3, [r7, #11]
 8005a68:	f003 030f 	and.w	r3, r3, #15
 8005a6c:	b2da      	uxtb	r2, r3
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	799b      	ldrb	r3, [r3, #6]
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d102      	bne.n	8005a80 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6818      	ldr	r0, [r3, #0]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	799b      	ldrb	r3, [r3, #6]
 8005a88:	461a      	mov	r2, r3
 8005a8a:	6979      	ldr	r1, [r7, #20]
 8005a8c:	f003 fc88 	bl	80093a0 <USB_EPStartXfer>

  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3718      	adds	r7, #24
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a9a:	b580      	push	{r7, lr}
 8005a9c:	b084      	sub	sp, #16
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005aa6:	78fb      	ldrb	r3, [r7, #3]
 8005aa8:	f003 030f 	and.w	r3, r3, #15
 8005aac:	687a      	ldr	r2, [r7, #4]
 8005aae:	7912      	ldrb	r2, [r2, #4]
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d901      	bls.n	8005ab8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e04f      	b.n	8005b58 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005ab8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	da0f      	bge.n	8005ae0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ac0:	78fb      	ldrb	r3, [r7, #3]
 8005ac2:	f003 020f 	and.w	r2, r3, #15
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	00db      	lsls	r3, r3, #3
 8005aca:	4413      	add	r3, r2
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	3310      	adds	r3, #16
 8005ad0:	687a      	ldr	r2, [r7, #4]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	3304      	adds	r3, #4
 8005ad6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2201      	movs	r2, #1
 8005adc:	705a      	strb	r2, [r3, #1]
 8005ade:	e00d      	b.n	8005afc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005ae0:	78fa      	ldrb	r2, [r7, #3]
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	00db      	lsls	r3, r3, #3
 8005ae6:	4413      	add	r3, r2
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	4413      	add	r3, r2
 8005af2:	3304      	adds	r3, #4
 8005af4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2201      	movs	r2, #1
 8005b00:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b02:	78fb      	ldrb	r3, [r7, #3]
 8005b04:	f003 030f 	and.w	r3, r3, #15
 8005b08:	b2da      	uxtb	r2, r3
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d101      	bne.n	8005b1c <HAL_PCD_EP_SetStall+0x82>
 8005b18:	2302      	movs	r3, #2
 8005b1a:	e01d      	b.n	8005b58 <HAL_PCD_EP_SetStall+0xbe>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68f9      	ldr	r1, [r7, #12]
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f004 f816 	bl	8009b5c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005b30:	78fb      	ldrb	r3, [r7, #3]
 8005b32:	f003 030f 	and.w	r3, r3, #15
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d109      	bne.n	8005b4e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6818      	ldr	r0, [r3, #0]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	7999      	ldrb	r1, [r3, #6]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005b48:	461a      	mov	r2, r3
 8005b4a:	f004 fa07 	bl	8009f5c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005b56:	2300      	movs	r3, #0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3710      	adds	r7, #16
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	460b      	mov	r3, r1
 8005b6a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005b6c:	78fb      	ldrb	r3, [r7, #3]
 8005b6e:	f003 030f 	and.w	r3, r3, #15
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	7912      	ldrb	r2, [r2, #4]
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d901      	bls.n	8005b7e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e042      	b.n	8005c04 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005b7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	da0f      	bge.n	8005ba6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b86:	78fb      	ldrb	r3, [r7, #3]
 8005b88:	f003 020f 	and.w	r2, r3, #15
 8005b8c:	4613      	mov	r3, r2
 8005b8e:	00db      	lsls	r3, r3, #3
 8005b90:	4413      	add	r3, r2
 8005b92:	009b      	lsls	r3, r3, #2
 8005b94:	3310      	adds	r3, #16
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	4413      	add	r3, r2
 8005b9a:	3304      	adds	r3, #4
 8005b9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	705a      	strb	r2, [r3, #1]
 8005ba4:	e00f      	b.n	8005bc6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ba6:	78fb      	ldrb	r3, [r7, #3]
 8005ba8:	f003 020f 	and.w	r2, r3, #15
 8005bac:	4613      	mov	r3, r2
 8005bae:	00db      	lsls	r3, r3, #3
 8005bb0:	4413      	add	r3, r2
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	4413      	add	r3, r2
 8005bbc:	3304      	adds	r3, #4
 8005bbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005bcc:	78fb      	ldrb	r3, [r7, #3]
 8005bce:	f003 030f 	and.w	r3, r3, #15
 8005bd2:	b2da      	uxtb	r2, r3
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d101      	bne.n	8005be6 <HAL_PCD_EP_ClrStall+0x86>
 8005be2:	2302      	movs	r3, #2
 8005be4:	e00e      	b.n	8005c04 <HAL_PCD_EP_ClrStall+0xa4>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2201      	movs	r2, #1
 8005bea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	68f9      	ldr	r1, [r7, #12]
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f004 f81f 	bl	8009c38 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3710      	adds	r7, #16
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	460b      	mov	r3, r1
 8005c16:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005c18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	da0c      	bge.n	8005c3a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c20:	78fb      	ldrb	r3, [r7, #3]
 8005c22:	f003 020f 	and.w	r2, r3, #15
 8005c26:	4613      	mov	r3, r2
 8005c28:	00db      	lsls	r3, r3, #3
 8005c2a:	4413      	add	r3, r2
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	3310      	adds	r3, #16
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	4413      	add	r3, r2
 8005c34:	3304      	adds	r3, #4
 8005c36:	60fb      	str	r3, [r7, #12]
 8005c38:	e00c      	b.n	8005c54 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c3a:	78fb      	ldrb	r3, [r7, #3]
 8005c3c:	f003 020f 	and.w	r2, r3, #15
 8005c40:	4613      	mov	r3, r2
 8005c42:	00db      	lsls	r3, r3, #3
 8005c44:	4413      	add	r3, r2
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	4413      	add	r3, r2
 8005c50:	3304      	adds	r3, #4
 8005c52:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68f9      	ldr	r1, [r7, #12]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f003 fe3e 	bl	80098dc <USB_EPStopXfer>
 8005c60:	4603      	mov	r3, r0
 8005c62:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005c64:	7afb      	ldrb	r3, [r7, #11]
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3710      	adds	r7, #16
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}

08005c6e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005c6e:	b580      	push	{r7, lr}
 8005c70:	b08a      	sub	sp, #40	@ 0x28
 8005c72:	af02      	add	r7, sp, #8
 8005c74:	6078      	str	r0, [r7, #4]
 8005c76:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005c82:	683a      	ldr	r2, [r7, #0]
 8005c84:	4613      	mov	r3, r2
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	4413      	add	r3, r2
 8005c8a:	009b      	lsls	r3, r3, #2
 8005c8c:	3310      	adds	r3, #16
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	4413      	add	r3, r2
 8005c92:	3304      	adds	r3, #4
 8005c94:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	695a      	ldr	r2, [r3, #20]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d901      	bls.n	8005ca6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e06b      	b.n	8005d7e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	691a      	ldr	r2, [r3, #16]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	69fa      	ldr	r2, [r7, #28]
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d902      	bls.n	8005cc2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	3303      	adds	r3, #3
 8005cc6:	089b      	lsrs	r3, r3, #2
 8005cc8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005cca:	e02a      	b.n	8005d22 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	691a      	ldr	r2, [r3, #16]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	69fa      	ldr	r2, [r7, #28]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d902      	bls.n	8005ce8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	3303      	adds	r3, #3
 8005cec:	089b      	lsrs	r3, r3, #2
 8005cee:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	68d9      	ldr	r1, [r3, #12]
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	b2da      	uxtb	r2, r3
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	4603      	mov	r3, r0
 8005d04:	6978      	ldr	r0, [r7, #20]
 8005d06:	f003 fe93 	bl	8009a30 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	68da      	ldr	r2, [r3, #12]
 8005d0e:	69fb      	ldr	r3, [r7, #28]
 8005d10:	441a      	add	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	695a      	ldr	r2, [r3, #20]
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	441a      	add	r2, r3
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	015a      	lsls	r2, r3, #5
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	4413      	add	r3, r2
 8005d2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005d32:	69ba      	ldr	r2, [r7, #24]
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d809      	bhi.n	8005d4c <PCD_WriteEmptyTxFifo+0xde>
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	695a      	ldr	r2, [r3, #20]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d203      	bcs.n	8005d4c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	691b      	ldr	r3, [r3, #16]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1bf      	bne.n	8005ccc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	691a      	ldr	r2, [r3, #16]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	695b      	ldr	r3, [r3, #20]
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d811      	bhi.n	8005d7c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	f003 030f 	and.w	r3, r3, #15
 8005d5e:	2201      	movs	r2, #1
 8005d60:	fa02 f303 	lsl.w	r3, r2, r3
 8005d64:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	43db      	mvns	r3, r3
 8005d72:	6939      	ldr	r1, [r7, #16]
 8005d74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d78:	4013      	ands	r3, r2
 8005d7a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3720      	adds	r7, #32
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
	...

08005d88 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b088      	sub	sp, #32
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d98:	69fb      	ldr	r3, [r7, #28]
 8005d9a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	333c      	adds	r3, #60	@ 0x3c
 8005da0:	3304      	adds	r3, #4
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	015a      	lsls	r2, r3, #5
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	4413      	add	r3, r2
 8005dae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	799b      	ldrb	r3, [r3, #6]
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d17b      	bne.n	8005eb6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	f003 0308 	and.w	r3, r3, #8
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d015      	beq.n	8005df4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	4a61      	ldr	r2, [pc, #388]	@ (8005f50 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	f240 80b9 	bls.w	8005f44 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	f000 80b3 	beq.w	8005f44 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	015a      	lsls	r2, r3, #5
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	4413      	add	r3, r2
 8005de6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dea:	461a      	mov	r2, r3
 8005dec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005df0:	6093      	str	r3, [r2, #8]
 8005df2:	e0a7      	b.n	8005f44 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	f003 0320 	and.w	r3, r3, #32
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d009      	beq.n	8005e12 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	015a      	lsls	r2, r3, #5
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	4413      	add	r3, r2
 8005e06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	2320      	movs	r3, #32
 8005e0e:	6093      	str	r3, [r2, #8]
 8005e10:	e098      	b.n	8005f44 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	f040 8093 	bne.w	8005f44 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	4a4b      	ldr	r2, [pc, #300]	@ (8005f50 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d90f      	bls.n	8005e46 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d00a      	beq.n	8005e46 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	015a      	lsls	r2, r3, #5
 8005e34:	69bb      	ldr	r3, [r7, #24]
 8005e36:	4413      	add	r3, r2
 8005e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e42:	6093      	str	r3, [r2, #8]
 8005e44:	e07e      	b.n	8005f44 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005e46:	683a      	ldr	r2, [r7, #0]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	00db      	lsls	r3, r3, #3
 8005e4c:	4413      	add	r3, r2
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	4413      	add	r3, r2
 8005e58:	3304      	adds	r3, #4
 8005e5a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6a1a      	ldr	r2, [r3, #32]
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	0159      	lsls	r1, r3, #5
 8005e64:	69bb      	ldr	r3, [r7, #24]
 8005e66:	440b      	add	r3, r1
 8005e68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e6c:	691b      	ldr	r3, [r3, #16]
 8005e6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e72:	1ad2      	subs	r2, r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d114      	bne.n	8005ea8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d109      	bne.n	8005e9a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6818      	ldr	r0, [r3, #0]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e90:	461a      	mov	r2, r3
 8005e92:	2101      	movs	r1, #1
 8005e94:	f004 f862 	bl	8009f5c <USB_EP0_OutStart>
 8005e98:	e006      	b.n	8005ea8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	68da      	ldr	r2, [r3, #12]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	441a      	add	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	4619      	mov	r1, r3
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f006 fbe8 	bl	800c684 <HAL_PCD_DataOutStageCallback>
 8005eb4:	e046      	b.n	8005f44 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	4a26      	ldr	r2, [pc, #152]	@ (8005f54 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d124      	bne.n	8005f08 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00a      	beq.n	8005ede <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	015a      	lsls	r2, r3, #5
 8005ecc:	69bb      	ldr	r3, [r7, #24]
 8005ece:	4413      	add	r3, r2
 8005ed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005eda:	6093      	str	r3, [r2, #8]
 8005edc:	e032      	b.n	8005f44 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	f003 0320 	and.w	r3, r3, #32
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d008      	beq.n	8005efa <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	015a      	lsls	r2, r3, #5
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	4413      	add	r3, r2
 8005ef0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	2320      	movs	r3, #32
 8005ef8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	4619      	mov	r1, r3
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f006 fbbf 	bl	800c684 <HAL_PCD_DataOutStageCallback>
 8005f06:	e01d      	b.n	8005f44 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d114      	bne.n	8005f38 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005f0e:	6879      	ldr	r1, [r7, #4]
 8005f10:	683a      	ldr	r2, [r7, #0]
 8005f12:	4613      	mov	r3, r2
 8005f14:	00db      	lsls	r3, r3, #3
 8005f16:	4413      	add	r3, r2
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	440b      	add	r3, r1
 8005f1c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d108      	bne.n	8005f38 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6818      	ldr	r0, [r3, #0]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005f30:	461a      	mov	r2, r3
 8005f32:	2100      	movs	r1, #0
 8005f34:	f004 f812 	bl	8009f5c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f006 fba0 	bl	800c684 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3720      	adds	r7, #32
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	4f54300a 	.word	0x4f54300a
 8005f54:	4f54310a 	.word	0x4f54310a

08005f58 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b086      	sub	sp, #24
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	333c      	adds	r3, #60	@ 0x3c
 8005f70:	3304      	adds	r3, #4
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	015a      	lsls	r2, r3, #5
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	4413      	add	r3, r2
 8005f7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	4a15      	ldr	r2, [pc, #84]	@ (8005fe0 <PCD_EP_OutSetupPacket_int+0x88>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d90e      	bls.n	8005fac <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d009      	beq.n	8005fac <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	015a      	lsls	r2, r3, #5
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005faa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f006 fb57 	bl	800c660 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	4a0a      	ldr	r2, [pc, #40]	@ (8005fe0 <PCD_EP_OutSetupPacket_int+0x88>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d90c      	bls.n	8005fd4 <PCD_EP_OutSetupPacket_int+0x7c>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	799b      	ldrb	r3, [r3, #6]
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d108      	bne.n	8005fd4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6818      	ldr	r0, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005fcc:	461a      	mov	r2, r3
 8005fce:	2101      	movs	r1, #1
 8005fd0:	f003 ffc4 	bl	8009f5c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3718      	adds	r7, #24
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}
 8005fde:	bf00      	nop
 8005fe0:	4f54300a 	.word	0x4f54300a

08005fe4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b085      	sub	sp, #20
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	460b      	mov	r3, r1
 8005fee:	70fb      	strb	r3, [r7, #3]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ffa:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005ffc:	78fb      	ldrb	r3, [r7, #3]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d107      	bne.n	8006012 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006002:	883b      	ldrh	r3, [r7, #0]
 8006004:	0419      	lsls	r1, r3, #16
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	68ba      	ldr	r2, [r7, #8]
 800600c:	430a      	orrs	r2, r1
 800600e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006010:	e028      	b.n	8006064 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006018:	0c1b      	lsrs	r3, r3, #16
 800601a:	68ba      	ldr	r2, [r7, #8]
 800601c:	4413      	add	r3, r2
 800601e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006020:	2300      	movs	r3, #0
 8006022:	73fb      	strb	r3, [r7, #15]
 8006024:	e00d      	b.n	8006042 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	7bfb      	ldrb	r3, [r7, #15]
 800602c:	3340      	adds	r3, #64	@ 0x40
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	4413      	add	r3, r2
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	0c1b      	lsrs	r3, r3, #16
 8006036:	68ba      	ldr	r2, [r7, #8]
 8006038:	4413      	add	r3, r2
 800603a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800603c:	7bfb      	ldrb	r3, [r7, #15]
 800603e:	3301      	adds	r3, #1
 8006040:	73fb      	strb	r3, [r7, #15]
 8006042:	7bfa      	ldrb	r2, [r7, #15]
 8006044:	78fb      	ldrb	r3, [r7, #3]
 8006046:	3b01      	subs	r3, #1
 8006048:	429a      	cmp	r2, r3
 800604a:	d3ec      	bcc.n	8006026 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800604c:	883b      	ldrh	r3, [r7, #0]
 800604e:	0418      	lsls	r0, r3, #16
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6819      	ldr	r1, [r3, #0]
 8006054:	78fb      	ldrb	r3, [r7, #3]
 8006056:	3b01      	subs	r3, #1
 8006058:	68ba      	ldr	r2, [r7, #8]
 800605a:	4302      	orrs	r2, r0
 800605c:	3340      	adds	r3, #64	@ 0x40
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	440b      	add	r3, r1
 8006062:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006064:	2300      	movs	r3, #0
}
 8006066:	4618      	mov	r0, r3
 8006068:	3714      	adds	r7, #20
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr

08006072 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006072:	b480      	push	{r7}
 8006074:	b083      	sub	sp, #12
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	460b      	mov	r3, r1
 800607c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	887a      	ldrh	r2, [r7, #2]
 8006084:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006086:	2300      	movs	r3, #0
}
 8006088:	4618      	mov	r0, r3
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
 800609c:	460b      	mov	r3, r1
 800609e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b086      	sub	sp, #24
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d101      	bne.n	80060be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e267      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d075      	beq.n	80061b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80060ca:	4b88      	ldr	r3, [pc, #544]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f003 030c 	and.w	r3, r3, #12
 80060d2:	2b04      	cmp	r3, #4
 80060d4:	d00c      	beq.n	80060f0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060d6:	4b85      	ldr	r3, [pc, #532]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80060de:	2b08      	cmp	r3, #8
 80060e0:	d112      	bne.n	8006108 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060e2:	4b82      	ldr	r3, [pc, #520]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060ee:	d10b      	bne.n	8006108 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060f0:	4b7e      	ldr	r3, [pc, #504]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d05b      	beq.n	80061b4 <HAL_RCC_OscConfig+0x108>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d157      	bne.n	80061b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e242      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006110:	d106      	bne.n	8006120 <HAL_RCC_OscConfig+0x74>
 8006112:	4b76      	ldr	r3, [pc, #472]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a75      	ldr	r2, [pc, #468]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006118:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800611c:	6013      	str	r3, [r2, #0]
 800611e:	e01d      	b.n	800615c <HAL_RCC_OscConfig+0xb0>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006128:	d10c      	bne.n	8006144 <HAL_RCC_OscConfig+0x98>
 800612a:	4b70      	ldr	r3, [pc, #448]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a6f      	ldr	r2, [pc, #444]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006130:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006134:	6013      	str	r3, [r2, #0]
 8006136:	4b6d      	ldr	r3, [pc, #436]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a6c      	ldr	r2, [pc, #432]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 800613c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006140:	6013      	str	r3, [r2, #0]
 8006142:	e00b      	b.n	800615c <HAL_RCC_OscConfig+0xb0>
 8006144:	4b69      	ldr	r3, [pc, #420]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a68      	ldr	r2, [pc, #416]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 800614a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800614e:	6013      	str	r3, [r2, #0]
 8006150:	4b66      	ldr	r3, [pc, #408]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a65      	ldr	r2, [pc, #404]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006156:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800615a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d013      	beq.n	800618c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006164:	f7fc f8b4 	bl	80022d0 <HAL_GetTick>
 8006168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800616a:	e008      	b.n	800617e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800616c:	f7fc f8b0 	bl	80022d0 <HAL_GetTick>
 8006170:	4602      	mov	r2, r0
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	2b64      	cmp	r3, #100	@ 0x64
 8006178:	d901      	bls.n	800617e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	e207      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800617e:	4b5b      	ldr	r3, [pc, #364]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d0f0      	beq.n	800616c <HAL_RCC_OscConfig+0xc0>
 800618a:	e014      	b.n	80061b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800618c:	f7fc f8a0 	bl	80022d0 <HAL_GetTick>
 8006190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006192:	e008      	b.n	80061a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006194:	f7fc f89c 	bl	80022d0 <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	2b64      	cmp	r3, #100	@ 0x64
 80061a0:	d901      	bls.n	80061a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e1f3      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061a6:	4b51      	ldr	r3, [pc, #324]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d1f0      	bne.n	8006194 <HAL_RCC_OscConfig+0xe8>
 80061b2:	e000      	b.n	80061b6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 0302 	and.w	r3, r3, #2
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d063      	beq.n	800628a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80061c2:	4b4a      	ldr	r3, [pc, #296]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	f003 030c 	and.w	r3, r3, #12
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00b      	beq.n	80061e6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80061ce:	4b47      	ldr	r3, [pc, #284]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80061d6:	2b08      	cmp	r3, #8
 80061d8:	d11c      	bne.n	8006214 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80061da:	4b44      	ldr	r3, [pc, #272]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d116      	bne.n	8006214 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061e6:	4b41      	ldr	r3, [pc, #260]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0302 	and.w	r3, r3, #2
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d005      	beq.n	80061fe <HAL_RCC_OscConfig+0x152>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d001      	beq.n	80061fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e1c7      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061fe:	4b3b      	ldr	r3, [pc, #236]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	00db      	lsls	r3, r3, #3
 800620c:	4937      	ldr	r1, [pc, #220]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 800620e:	4313      	orrs	r3, r2
 8006210:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006212:	e03a      	b.n	800628a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d020      	beq.n	800625e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800621c:	4b34      	ldr	r3, [pc, #208]	@ (80062f0 <HAL_RCC_OscConfig+0x244>)
 800621e:	2201      	movs	r2, #1
 8006220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006222:	f7fc f855 	bl	80022d0 <HAL_GetTick>
 8006226:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006228:	e008      	b.n	800623c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800622a:	f7fc f851 	bl	80022d0 <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	2b02      	cmp	r3, #2
 8006236:	d901      	bls.n	800623c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006238:	2303      	movs	r3, #3
 800623a:	e1a8      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800623c:	4b2b      	ldr	r3, [pc, #172]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 0302 	and.w	r3, r3, #2
 8006244:	2b00      	cmp	r3, #0
 8006246:	d0f0      	beq.n	800622a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006248:	4b28      	ldr	r3, [pc, #160]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	691b      	ldr	r3, [r3, #16]
 8006254:	00db      	lsls	r3, r3, #3
 8006256:	4925      	ldr	r1, [pc, #148]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006258:	4313      	orrs	r3, r2
 800625a:	600b      	str	r3, [r1, #0]
 800625c:	e015      	b.n	800628a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800625e:	4b24      	ldr	r3, [pc, #144]	@ (80062f0 <HAL_RCC_OscConfig+0x244>)
 8006260:	2200      	movs	r2, #0
 8006262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006264:	f7fc f834 	bl	80022d0 <HAL_GetTick>
 8006268:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800626a:	e008      	b.n	800627e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800626c:	f7fc f830 	bl	80022d0 <HAL_GetTick>
 8006270:	4602      	mov	r2, r0
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	2b02      	cmp	r3, #2
 8006278:	d901      	bls.n	800627e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800627a:	2303      	movs	r3, #3
 800627c:	e187      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800627e:	4b1b      	ldr	r3, [pc, #108]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0302 	and.w	r3, r3, #2
 8006286:	2b00      	cmp	r3, #0
 8006288:	d1f0      	bne.n	800626c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0308 	and.w	r3, r3, #8
 8006292:	2b00      	cmp	r3, #0
 8006294:	d036      	beq.n	8006304 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d016      	beq.n	80062cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800629e:	4b15      	ldr	r3, [pc, #84]	@ (80062f4 <HAL_RCC_OscConfig+0x248>)
 80062a0:	2201      	movs	r2, #1
 80062a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062a4:	f7fc f814 	bl	80022d0 <HAL_GetTick>
 80062a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062aa:	e008      	b.n	80062be <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062ac:	f7fc f810 	bl	80022d0 <HAL_GetTick>
 80062b0:	4602      	mov	r2, r0
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d901      	bls.n	80062be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80062ba:	2303      	movs	r3, #3
 80062bc:	e167      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062be:	4b0b      	ldr	r3, [pc, #44]	@ (80062ec <HAL_RCC_OscConfig+0x240>)
 80062c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062c2:	f003 0302 	and.w	r3, r3, #2
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d0f0      	beq.n	80062ac <HAL_RCC_OscConfig+0x200>
 80062ca:	e01b      	b.n	8006304 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062cc:	4b09      	ldr	r3, [pc, #36]	@ (80062f4 <HAL_RCC_OscConfig+0x248>)
 80062ce:	2200      	movs	r2, #0
 80062d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062d2:	f7fb fffd 	bl	80022d0 <HAL_GetTick>
 80062d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062d8:	e00e      	b.n	80062f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062da:	f7fb fff9 	bl	80022d0 <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d907      	bls.n	80062f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e150      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
 80062ec:	40023800 	.word	0x40023800
 80062f0:	42470000 	.word	0x42470000
 80062f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062f8:	4b88      	ldr	r3, [pc, #544]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80062fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062fc:	f003 0302 	and.w	r3, r3, #2
 8006300:	2b00      	cmp	r3, #0
 8006302:	d1ea      	bne.n	80062da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0304 	and.w	r3, r3, #4
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 8097 	beq.w	8006440 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006312:	2300      	movs	r3, #0
 8006314:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006316:	4b81      	ldr	r3, [pc, #516]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d10f      	bne.n	8006342 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006322:	2300      	movs	r3, #0
 8006324:	60bb      	str	r3, [r7, #8]
 8006326:	4b7d      	ldr	r3, [pc, #500]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800632a:	4a7c      	ldr	r2, [pc, #496]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 800632c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006330:	6413      	str	r3, [r2, #64]	@ 0x40
 8006332:	4b7a      	ldr	r3, [pc, #488]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006336:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800633a:	60bb      	str	r3, [r7, #8]
 800633c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800633e:	2301      	movs	r3, #1
 8006340:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006342:	4b77      	ldr	r3, [pc, #476]	@ (8006520 <HAL_RCC_OscConfig+0x474>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800634a:	2b00      	cmp	r3, #0
 800634c:	d118      	bne.n	8006380 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800634e:	4b74      	ldr	r3, [pc, #464]	@ (8006520 <HAL_RCC_OscConfig+0x474>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a73      	ldr	r2, [pc, #460]	@ (8006520 <HAL_RCC_OscConfig+0x474>)
 8006354:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006358:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800635a:	f7fb ffb9 	bl	80022d0 <HAL_GetTick>
 800635e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006360:	e008      	b.n	8006374 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006362:	f7fb ffb5 	bl	80022d0 <HAL_GetTick>
 8006366:	4602      	mov	r2, r0
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	2b02      	cmp	r3, #2
 800636e:	d901      	bls.n	8006374 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006370:	2303      	movs	r3, #3
 8006372:	e10c      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006374:	4b6a      	ldr	r3, [pc, #424]	@ (8006520 <HAL_RCC_OscConfig+0x474>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800637c:	2b00      	cmp	r3, #0
 800637e:	d0f0      	beq.n	8006362 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d106      	bne.n	8006396 <HAL_RCC_OscConfig+0x2ea>
 8006388:	4b64      	ldr	r3, [pc, #400]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 800638a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800638c:	4a63      	ldr	r2, [pc, #396]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 800638e:	f043 0301 	orr.w	r3, r3, #1
 8006392:	6713      	str	r3, [r2, #112]	@ 0x70
 8006394:	e01c      	b.n	80063d0 <HAL_RCC_OscConfig+0x324>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	2b05      	cmp	r3, #5
 800639c:	d10c      	bne.n	80063b8 <HAL_RCC_OscConfig+0x30c>
 800639e:	4b5f      	ldr	r3, [pc, #380]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063a2:	4a5e      	ldr	r2, [pc, #376]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063a4:	f043 0304 	orr.w	r3, r3, #4
 80063a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80063aa:	4b5c      	ldr	r3, [pc, #368]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ae:	4a5b      	ldr	r2, [pc, #364]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063b0:	f043 0301 	orr.w	r3, r3, #1
 80063b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80063b6:	e00b      	b.n	80063d0 <HAL_RCC_OscConfig+0x324>
 80063b8:	4b58      	ldr	r3, [pc, #352]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063bc:	4a57      	ldr	r2, [pc, #348]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063be:	f023 0301 	bic.w	r3, r3, #1
 80063c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80063c4:	4b55      	ldr	r3, [pc, #340]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063c8:	4a54      	ldr	r2, [pc, #336]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063ca:	f023 0304 	bic.w	r3, r3, #4
 80063ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d015      	beq.n	8006404 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063d8:	f7fb ff7a 	bl	80022d0 <HAL_GetTick>
 80063dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063de:	e00a      	b.n	80063f6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063e0:	f7fb ff76 	bl	80022d0 <HAL_GetTick>
 80063e4:	4602      	mov	r2, r0
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d901      	bls.n	80063f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80063f2:	2303      	movs	r3, #3
 80063f4:	e0cb      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063f6:	4b49      	ldr	r3, [pc, #292]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80063f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063fa:	f003 0302 	and.w	r3, r3, #2
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d0ee      	beq.n	80063e0 <HAL_RCC_OscConfig+0x334>
 8006402:	e014      	b.n	800642e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006404:	f7fb ff64 	bl	80022d0 <HAL_GetTick>
 8006408:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800640a:	e00a      	b.n	8006422 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800640c:	f7fb ff60 	bl	80022d0 <HAL_GetTick>
 8006410:	4602      	mov	r2, r0
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	1ad3      	subs	r3, r2, r3
 8006416:	f241 3288 	movw	r2, #5000	@ 0x1388
 800641a:	4293      	cmp	r3, r2
 800641c:	d901      	bls.n	8006422 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	e0b5      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006422:	4b3e      	ldr	r3, [pc, #248]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006424:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006426:	f003 0302 	and.w	r3, r3, #2
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1ee      	bne.n	800640c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800642e:	7dfb      	ldrb	r3, [r7, #23]
 8006430:	2b01      	cmp	r3, #1
 8006432:	d105      	bne.n	8006440 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006434:	4b39      	ldr	r3, [pc, #228]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006438:	4a38      	ldr	r2, [pc, #224]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 800643a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800643e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	2b00      	cmp	r3, #0
 8006446:	f000 80a1 	beq.w	800658c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800644a:	4b34      	ldr	r3, [pc, #208]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	f003 030c 	and.w	r3, r3, #12
 8006452:	2b08      	cmp	r3, #8
 8006454:	d05c      	beq.n	8006510 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	2b02      	cmp	r3, #2
 800645c:	d141      	bne.n	80064e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800645e:	4b31      	ldr	r3, [pc, #196]	@ (8006524 <HAL_RCC_OscConfig+0x478>)
 8006460:	2200      	movs	r2, #0
 8006462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006464:	f7fb ff34 	bl	80022d0 <HAL_GetTick>
 8006468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800646a:	e008      	b.n	800647e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800646c:	f7fb ff30 	bl	80022d0 <HAL_GetTick>
 8006470:	4602      	mov	r2, r0
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	2b02      	cmp	r3, #2
 8006478:	d901      	bls.n	800647e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800647a:	2303      	movs	r3, #3
 800647c:	e087      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800647e:	4b27      	ldr	r3, [pc, #156]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1f0      	bne.n	800646c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	69da      	ldr	r2, [r3, #28]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6a1b      	ldr	r3, [r3, #32]
 8006492:	431a      	orrs	r2, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006498:	019b      	lsls	r3, r3, #6
 800649a:	431a      	orrs	r2, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a0:	085b      	lsrs	r3, r3, #1
 80064a2:	3b01      	subs	r3, #1
 80064a4:	041b      	lsls	r3, r3, #16
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ac:	061b      	lsls	r3, r3, #24
 80064ae:	491b      	ldr	r1, [pc, #108]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80064b0:	4313      	orrs	r3, r2
 80064b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064b4:	4b1b      	ldr	r3, [pc, #108]	@ (8006524 <HAL_RCC_OscConfig+0x478>)
 80064b6:	2201      	movs	r2, #1
 80064b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064ba:	f7fb ff09 	bl	80022d0 <HAL_GetTick>
 80064be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064c0:	e008      	b.n	80064d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064c2:	f7fb ff05 	bl	80022d0 <HAL_GetTick>
 80064c6:	4602      	mov	r2, r0
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	1ad3      	subs	r3, r2, r3
 80064cc:	2b02      	cmp	r3, #2
 80064ce:	d901      	bls.n	80064d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	e05c      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064d4:	4b11      	ldr	r3, [pc, #68]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d0f0      	beq.n	80064c2 <HAL_RCC_OscConfig+0x416>
 80064e0:	e054      	b.n	800658c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064e2:	4b10      	ldr	r3, [pc, #64]	@ (8006524 <HAL_RCC_OscConfig+0x478>)
 80064e4:	2200      	movs	r2, #0
 80064e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064e8:	f7fb fef2 	bl	80022d0 <HAL_GetTick>
 80064ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064ee:	e008      	b.n	8006502 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064f0:	f7fb feee 	bl	80022d0 <HAL_GetTick>
 80064f4:	4602      	mov	r2, r0
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	2b02      	cmp	r3, #2
 80064fc:	d901      	bls.n	8006502 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80064fe:	2303      	movs	r3, #3
 8006500:	e045      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006502:	4b06      	ldr	r3, [pc, #24]	@ (800651c <HAL_RCC_OscConfig+0x470>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800650a:	2b00      	cmp	r3, #0
 800650c:	d1f0      	bne.n	80064f0 <HAL_RCC_OscConfig+0x444>
 800650e:	e03d      	b.n	800658c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	699b      	ldr	r3, [r3, #24]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d107      	bne.n	8006528 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e038      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
 800651c:	40023800 	.word	0x40023800
 8006520:	40007000 	.word	0x40007000
 8006524:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006528:	4b1b      	ldr	r3, [pc, #108]	@ (8006598 <HAL_RCC_OscConfig+0x4ec>)
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	2b01      	cmp	r3, #1
 8006534:	d028      	beq.n	8006588 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006540:	429a      	cmp	r2, r3
 8006542:	d121      	bne.n	8006588 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800654e:	429a      	cmp	r2, r3
 8006550:	d11a      	bne.n	8006588 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006558:	4013      	ands	r3, r2
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800655e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006560:	4293      	cmp	r3, r2
 8006562:	d111      	bne.n	8006588 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656e:	085b      	lsrs	r3, r3, #1
 8006570:	3b01      	subs	r3, #1
 8006572:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006574:	429a      	cmp	r2, r3
 8006576:	d107      	bne.n	8006588 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006582:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006584:	429a      	cmp	r2, r3
 8006586:	d001      	beq.n	800658c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e000      	b.n	800658e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3718      	adds	r7, #24
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	40023800 	.word	0x40023800

0800659c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b084      	sub	sp, #16
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
 80065a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d101      	bne.n	80065b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	e0cc      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80065b0:	4b68      	ldr	r3, [pc, #416]	@ (8006754 <HAL_RCC_ClockConfig+0x1b8>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 0307 	and.w	r3, r3, #7
 80065b8:	683a      	ldr	r2, [r7, #0]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d90c      	bls.n	80065d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065be:	4b65      	ldr	r3, [pc, #404]	@ (8006754 <HAL_RCC_ClockConfig+0x1b8>)
 80065c0:	683a      	ldr	r2, [r7, #0]
 80065c2:	b2d2      	uxtb	r2, r2
 80065c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065c6:	4b63      	ldr	r3, [pc, #396]	@ (8006754 <HAL_RCC_ClockConfig+0x1b8>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 0307 	and.w	r3, r3, #7
 80065ce:	683a      	ldr	r2, [r7, #0]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d001      	beq.n	80065d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	e0b8      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d020      	beq.n	8006626 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0304 	and.w	r3, r3, #4
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d005      	beq.n	80065fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80065f0:	4b59      	ldr	r3, [pc, #356]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	4a58      	ldr	r2, [pc, #352]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 80065f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80065fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 0308 	and.w	r3, r3, #8
 8006604:	2b00      	cmp	r3, #0
 8006606:	d005      	beq.n	8006614 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006608:	4b53      	ldr	r3, [pc, #332]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	4a52      	ldr	r2, [pc, #328]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800660e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006612:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006614:	4b50      	ldr	r3, [pc, #320]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	494d      	ldr	r1, [pc, #308]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 8006622:	4313      	orrs	r3, r2
 8006624:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 0301 	and.w	r3, r3, #1
 800662e:	2b00      	cmp	r3, #0
 8006630:	d044      	beq.n	80066bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d107      	bne.n	800664a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800663a:	4b47      	ldr	r3, [pc, #284]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006642:	2b00      	cmp	r3, #0
 8006644:	d119      	bne.n	800667a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e07f      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2b02      	cmp	r3, #2
 8006650:	d003      	beq.n	800665a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006656:	2b03      	cmp	r3, #3
 8006658:	d107      	bne.n	800666a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800665a:	4b3f      	ldr	r3, [pc, #252]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d109      	bne.n	800667a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e06f      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800666a:	4b3b      	ldr	r3, [pc, #236]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0302 	and.w	r3, r3, #2
 8006672:	2b00      	cmp	r3, #0
 8006674:	d101      	bne.n	800667a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e067      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800667a:	4b37      	ldr	r3, [pc, #220]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	f023 0203 	bic.w	r2, r3, #3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	4934      	ldr	r1, [pc, #208]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 8006688:	4313      	orrs	r3, r2
 800668a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800668c:	f7fb fe20 	bl	80022d0 <HAL_GetTick>
 8006690:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006692:	e00a      	b.n	80066aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006694:	f7fb fe1c 	bl	80022d0 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d901      	bls.n	80066aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e04f      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066aa:	4b2b      	ldr	r3, [pc, #172]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	f003 020c 	and.w	r2, r3, #12
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d1eb      	bne.n	8006694 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80066bc:	4b25      	ldr	r3, [pc, #148]	@ (8006754 <HAL_RCC_ClockConfig+0x1b8>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 0307 	and.w	r3, r3, #7
 80066c4:	683a      	ldr	r2, [r7, #0]
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d20c      	bcs.n	80066e4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066ca:	4b22      	ldr	r3, [pc, #136]	@ (8006754 <HAL_RCC_ClockConfig+0x1b8>)
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	b2d2      	uxtb	r2, r2
 80066d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066d2:	4b20      	ldr	r3, [pc, #128]	@ (8006754 <HAL_RCC_ClockConfig+0x1b8>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f003 0307 	and.w	r3, r3, #7
 80066da:	683a      	ldr	r2, [r7, #0]
 80066dc:	429a      	cmp	r2, r3
 80066de:	d001      	beq.n	80066e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e032      	b.n	800674a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0304 	and.w	r3, r3, #4
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d008      	beq.n	8006702 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80066f0:	4b19      	ldr	r3, [pc, #100]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	4916      	ldr	r1, [pc, #88]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0308 	and.w	r3, r3, #8
 800670a:	2b00      	cmp	r3, #0
 800670c:	d009      	beq.n	8006722 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800670e:	4b12      	ldr	r3, [pc, #72]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	00db      	lsls	r3, r3, #3
 800671c:	490e      	ldr	r1, [pc, #56]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800671e:	4313      	orrs	r3, r2
 8006720:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006722:	f000 f821 	bl	8006768 <HAL_RCC_GetSysClockFreq>
 8006726:	4602      	mov	r2, r0
 8006728:	4b0b      	ldr	r3, [pc, #44]	@ (8006758 <HAL_RCC_ClockConfig+0x1bc>)
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	091b      	lsrs	r3, r3, #4
 800672e:	f003 030f 	and.w	r3, r3, #15
 8006732:	490a      	ldr	r1, [pc, #40]	@ (800675c <HAL_RCC_ClockConfig+0x1c0>)
 8006734:	5ccb      	ldrb	r3, [r1, r3]
 8006736:	fa22 f303 	lsr.w	r3, r2, r3
 800673a:	4a09      	ldr	r2, [pc, #36]	@ (8006760 <HAL_RCC_ClockConfig+0x1c4>)
 800673c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800673e:	4b09      	ldr	r3, [pc, #36]	@ (8006764 <HAL_RCC_ClockConfig+0x1c8>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4618      	mov	r0, r3
 8006744:	f7fb fd80 	bl	8002248 <HAL_InitTick>

  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	40023c00 	.word	0x40023c00
 8006758:	40023800 	.word	0x40023800
 800675c:	080152c8 	.word	0x080152c8
 8006760:	20000000 	.word	0x20000000
 8006764:	2000000c 	.word	0x2000000c

08006768 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006768:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800676c:	b090      	sub	sp, #64	@ 0x40
 800676e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006770:	2300      	movs	r3, #0
 8006772:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006774:	2300      	movs	r3, #0
 8006776:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006778:	2300      	movs	r3, #0
 800677a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800677c:	2300      	movs	r3, #0
 800677e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006780:	4b59      	ldr	r3, [pc, #356]	@ (80068e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	f003 030c 	and.w	r3, r3, #12
 8006788:	2b08      	cmp	r3, #8
 800678a:	d00d      	beq.n	80067a8 <HAL_RCC_GetSysClockFreq+0x40>
 800678c:	2b08      	cmp	r3, #8
 800678e:	f200 80a1 	bhi.w	80068d4 <HAL_RCC_GetSysClockFreq+0x16c>
 8006792:	2b00      	cmp	r3, #0
 8006794:	d002      	beq.n	800679c <HAL_RCC_GetSysClockFreq+0x34>
 8006796:	2b04      	cmp	r3, #4
 8006798:	d003      	beq.n	80067a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800679a:	e09b      	b.n	80068d4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800679c:	4b53      	ldr	r3, [pc, #332]	@ (80068ec <HAL_RCC_GetSysClockFreq+0x184>)
 800679e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067a0:	e09b      	b.n	80068da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80067a2:	4b53      	ldr	r3, [pc, #332]	@ (80068f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80067a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067a6:	e098      	b.n	80068da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80067a8:	4b4f      	ldr	r3, [pc, #316]	@ (80068e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067b0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80067b2:	4b4d      	ldr	r3, [pc, #308]	@ (80068e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d028      	beq.n	8006810 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067be:	4b4a      	ldr	r3, [pc, #296]	@ (80068e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	099b      	lsrs	r3, r3, #6
 80067c4:	2200      	movs	r2, #0
 80067c6:	623b      	str	r3, [r7, #32]
 80067c8:	627a      	str	r2, [r7, #36]	@ 0x24
 80067ca:	6a3b      	ldr	r3, [r7, #32]
 80067cc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80067d0:	2100      	movs	r1, #0
 80067d2:	4b47      	ldr	r3, [pc, #284]	@ (80068f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80067d4:	fb03 f201 	mul.w	r2, r3, r1
 80067d8:	2300      	movs	r3, #0
 80067da:	fb00 f303 	mul.w	r3, r0, r3
 80067de:	4413      	add	r3, r2
 80067e0:	4a43      	ldr	r2, [pc, #268]	@ (80068f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80067e2:	fba0 1202 	umull	r1, r2, r0, r2
 80067e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067e8:	460a      	mov	r2, r1
 80067ea:	62ba      	str	r2, [r7, #40]	@ 0x28
 80067ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067ee:	4413      	add	r3, r2
 80067f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067f4:	2200      	movs	r2, #0
 80067f6:	61bb      	str	r3, [r7, #24]
 80067f8:	61fa      	str	r2, [r7, #28]
 80067fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006802:	f7fa faab 	bl	8000d5c <__aeabi_uldivmod>
 8006806:	4602      	mov	r2, r0
 8006808:	460b      	mov	r3, r1
 800680a:	4613      	mov	r3, r2
 800680c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800680e:	e053      	b.n	80068b8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006810:	4b35      	ldr	r3, [pc, #212]	@ (80068e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	099b      	lsrs	r3, r3, #6
 8006816:	2200      	movs	r2, #0
 8006818:	613b      	str	r3, [r7, #16]
 800681a:	617a      	str	r2, [r7, #20]
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006822:	f04f 0b00 	mov.w	fp, #0
 8006826:	4652      	mov	r2, sl
 8006828:	465b      	mov	r3, fp
 800682a:	f04f 0000 	mov.w	r0, #0
 800682e:	f04f 0100 	mov.w	r1, #0
 8006832:	0159      	lsls	r1, r3, #5
 8006834:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006838:	0150      	lsls	r0, r2, #5
 800683a:	4602      	mov	r2, r0
 800683c:	460b      	mov	r3, r1
 800683e:	ebb2 080a 	subs.w	r8, r2, sl
 8006842:	eb63 090b 	sbc.w	r9, r3, fp
 8006846:	f04f 0200 	mov.w	r2, #0
 800684a:	f04f 0300 	mov.w	r3, #0
 800684e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006852:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006856:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800685a:	ebb2 0408 	subs.w	r4, r2, r8
 800685e:	eb63 0509 	sbc.w	r5, r3, r9
 8006862:	f04f 0200 	mov.w	r2, #0
 8006866:	f04f 0300 	mov.w	r3, #0
 800686a:	00eb      	lsls	r3, r5, #3
 800686c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006870:	00e2      	lsls	r2, r4, #3
 8006872:	4614      	mov	r4, r2
 8006874:	461d      	mov	r5, r3
 8006876:	eb14 030a 	adds.w	r3, r4, sl
 800687a:	603b      	str	r3, [r7, #0]
 800687c:	eb45 030b 	adc.w	r3, r5, fp
 8006880:	607b      	str	r3, [r7, #4]
 8006882:	f04f 0200 	mov.w	r2, #0
 8006886:	f04f 0300 	mov.w	r3, #0
 800688a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800688e:	4629      	mov	r1, r5
 8006890:	028b      	lsls	r3, r1, #10
 8006892:	4621      	mov	r1, r4
 8006894:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006898:	4621      	mov	r1, r4
 800689a:	028a      	lsls	r2, r1, #10
 800689c:	4610      	mov	r0, r2
 800689e:	4619      	mov	r1, r3
 80068a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068a2:	2200      	movs	r2, #0
 80068a4:	60bb      	str	r3, [r7, #8]
 80068a6:	60fa      	str	r2, [r7, #12]
 80068a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80068ac:	f7fa fa56 	bl	8000d5c <__aeabi_uldivmod>
 80068b0:	4602      	mov	r2, r0
 80068b2:	460b      	mov	r3, r1
 80068b4:	4613      	mov	r3, r2
 80068b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80068b8:	4b0b      	ldr	r3, [pc, #44]	@ (80068e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	0c1b      	lsrs	r3, r3, #16
 80068be:	f003 0303 	and.w	r3, r3, #3
 80068c2:	3301      	adds	r3, #1
 80068c4:	005b      	lsls	r3, r3, #1
 80068c6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80068c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80068ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80068d0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068d2:	e002      	b.n	80068da <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80068d4:	4b05      	ldr	r3, [pc, #20]	@ (80068ec <HAL_RCC_GetSysClockFreq+0x184>)
 80068d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80068d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80068da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3740      	adds	r7, #64	@ 0x40
 80068e0:	46bd      	mov	sp, r7
 80068e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068e6:	bf00      	nop
 80068e8:	40023800 	.word	0x40023800
 80068ec:	00f42400 	.word	0x00f42400
 80068f0:	00b71b00 	.word	0x00b71b00

080068f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80068f4:	b480      	push	{r7}
 80068f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80068f8:	4b03      	ldr	r3, [pc, #12]	@ (8006908 <HAL_RCC_GetHCLKFreq+0x14>)
 80068fa:	681b      	ldr	r3, [r3, #0]
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr
 8006906:	bf00      	nop
 8006908:	20000000 	.word	0x20000000

0800690c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006910:	f7ff fff0 	bl	80068f4 <HAL_RCC_GetHCLKFreq>
 8006914:	4602      	mov	r2, r0
 8006916:	4b05      	ldr	r3, [pc, #20]	@ (800692c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	0a9b      	lsrs	r3, r3, #10
 800691c:	f003 0307 	and.w	r3, r3, #7
 8006920:	4903      	ldr	r1, [pc, #12]	@ (8006930 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006922:	5ccb      	ldrb	r3, [r1, r3]
 8006924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006928:	4618      	mov	r0, r3
 800692a:	bd80      	pop	{r7, pc}
 800692c:	40023800 	.word	0x40023800
 8006930:	080152d8 	.word	0x080152d8

08006934 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006938:	f7ff ffdc 	bl	80068f4 <HAL_RCC_GetHCLKFreq>
 800693c:	4602      	mov	r2, r0
 800693e:	4b05      	ldr	r3, [pc, #20]	@ (8006954 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	0b5b      	lsrs	r3, r3, #13
 8006944:	f003 0307 	and.w	r3, r3, #7
 8006948:	4903      	ldr	r1, [pc, #12]	@ (8006958 <HAL_RCC_GetPCLK2Freq+0x24>)
 800694a:	5ccb      	ldrb	r3, [r1, r3]
 800694c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006950:	4618      	mov	r0, r3
 8006952:	bd80      	pop	{r7, pc}
 8006954:	40023800 	.word	0x40023800
 8006958:	080152d8 	.word	0x080152d8

0800695c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b082      	sub	sp, #8
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d101      	bne.n	800696e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e07b      	b.n	8006a66 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006972:	2b00      	cmp	r3, #0
 8006974:	d108      	bne.n	8006988 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800697e:	d009      	beq.n	8006994 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	61da      	str	r2, [r3, #28]
 8006986:	e005      	b.n	8006994 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2200      	movs	r2, #0
 800698c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d106      	bne.n	80069b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7fa ffa8 	bl	8001904 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2202      	movs	r2, #2
 80069b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80069dc:	431a      	orrs	r2, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069e6:	431a      	orrs	r2, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	691b      	ldr	r3, [r3, #16]
 80069ec:	f003 0302 	and.w	r3, r3, #2
 80069f0:	431a      	orrs	r2, r3
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	695b      	ldr	r3, [r3, #20]
 80069f6:	f003 0301 	and.w	r3, r3, #1
 80069fa:	431a      	orrs	r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	699b      	ldr	r3, [r3, #24]
 8006a00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a04:	431a      	orrs	r2, r3
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	69db      	ldr	r3, [r3, #28]
 8006a0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a0e:	431a      	orrs	r2, r3
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a1b      	ldr	r3, [r3, #32]
 8006a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a18:	ea42 0103 	orr.w	r1, r2, r3
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a20:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	430a      	orrs	r2, r1
 8006a2a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	699b      	ldr	r3, [r3, #24]
 8006a30:	0c1b      	lsrs	r3, r3, #16
 8006a32:	f003 0104 	and.w	r1, r3, #4
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a3a:	f003 0210 	and.w	r2, r3, #16
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	430a      	orrs	r2, r1
 8006a44:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	69da      	ldr	r2, [r3, #28]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a54:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3708      	adds	r7, #8
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}

08006a6e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a6e:	b580      	push	{r7, lr}
 8006a70:	b082      	sub	sp, #8
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d101      	bne.n	8006a80 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	e041      	b.n	8006b04 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d106      	bne.n	8006a9a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f7fa ff7d 	bl	8001994 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2202      	movs	r2, #2
 8006a9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	3304      	adds	r3, #4
 8006aaa:	4619      	mov	r1, r3
 8006aac:	4610      	mov	r0, r2
 8006aae:	f000 fa11 	bl	8006ed4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2201      	movs	r2, #1
 8006abe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2201      	movs	r2, #1
 8006ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2201      	movs	r2, #1
 8006ade:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2201      	movs	r2, #1
 8006aee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2201      	movs	r2, #1
 8006af6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2201      	movs	r2, #1
 8006afe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b02:	2300      	movs	r3, #0
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3708      	adds	r7, #8
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}

08006b0c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b082      	sub	sp, #8
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d101      	bne.n	8006b1e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e041      	b.n	8006ba2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d106      	bne.n	8006b38 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f000 f839 	bl	8006baa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2202      	movs	r2, #2
 8006b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	3304      	adds	r3, #4
 8006b48:	4619      	mov	r1, r3
 8006b4a:	4610      	mov	r0, r2
 8006b4c:	f000 f9c2 	bl	8006ed4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2201      	movs	r2, #1
 8006b54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2201      	movs	r2, #1
 8006b74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2201      	movs	r2, #1
 8006b84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ba0:	2300      	movs	r3, #0
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3708      	adds	r7, #8
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006baa:	b480      	push	{r7}
 8006bac:	b083      	sub	sp, #12
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006bb2:	bf00      	nop
 8006bb4:	370c      	adds	r7, #12
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbc:	4770      	bx	lr
	...

08006bc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b086      	sub	sp, #24
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d101      	bne.n	8006bde <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006bda:	2302      	movs	r3, #2
 8006bdc:	e0ae      	b.n	8006d3c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2201      	movs	r2, #1
 8006be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2b0c      	cmp	r3, #12
 8006bea:	f200 809f 	bhi.w	8006d2c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006bee:	a201      	add	r2, pc, #4	@ (adr r2, 8006bf4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bf4:	08006c29 	.word	0x08006c29
 8006bf8:	08006d2d 	.word	0x08006d2d
 8006bfc:	08006d2d 	.word	0x08006d2d
 8006c00:	08006d2d 	.word	0x08006d2d
 8006c04:	08006c69 	.word	0x08006c69
 8006c08:	08006d2d 	.word	0x08006d2d
 8006c0c:	08006d2d 	.word	0x08006d2d
 8006c10:	08006d2d 	.word	0x08006d2d
 8006c14:	08006cab 	.word	0x08006cab
 8006c18:	08006d2d 	.word	0x08006d2d
 8006c1c:	08006d2d 	.word	0x08006d2d
 8006c20:	08006d2d 	.word	0x08006d2d
 8006c24:	08006ceb 	.word	0x08006ceb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68b9      	ldr	r1, [r7, #8]
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f000 f9fc 	bl	800702c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	699a      	ldr	r2, [r3, #24]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f042 0208 	orr.w	r2, r2, #8
 8006c42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	699a      	ldr	r2, [r3, #24]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f022 0204 	bic.w	r2, r2, #4
 8006c52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	6999      	ldr	r1, [r3, #24]
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	691a      	ldr	r2, [r3, #16]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	430a      	orrs	r2, r1
 8006c64:	619a      	str	r2, [r3, #24]
      break;
 8006c66:	e064      	b.n	8006d32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	68b9      	ldr	r1, [r7, #8]
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f000 fa4c 	bl	800710c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	699a      	ldr	r2, [r3, #24]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	699a      	ldr	r2, [r3, #24]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	6999      	ldr	r1, [r3, #24]
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	021a      	lsls	r2, r3, #8
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	430a      	orrs	r2, r1
 8006ca6:	619a      	str	r2, [r3, #24]
      break;
 8006ca8:	e043      	b.n	8006d32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	68b9      	ldr	r1, [r7, #8]
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f000 faa1 	bl	80071f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	69da      	ldr	r2, [r3, #28]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f042 0208 	orr.w	r2, r2, #8
 8006cc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	69da      	ldr	r2, [r3, #28]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f022 0204 	bic.w	r2, r2, #4
 8006cd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	69d9      	ldr	r1, [r3, #28]
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	691a      	ldr	r2, [r3, #16]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	430a      	orrs	r2, r1
 8006ce6:	61da      	str	r2, [r3, #28]
      break;
 8006ce8:	e023      	b.n	8006d32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68b9      	ldr	r1, [r7, #8]
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f000 faf5 	bl	80072e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	69da      	ldr	r2, [r3, #28]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	69da      	ldr	r2, [r3, #28]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	69d9      	ldr	r1, [r3, #28]
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	691b      	ldr	r3, [r3, #16]
 8006d20:	021a      	lsls	r2, r3, #8
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	430a      	orrs	r2, r1
 8006d28:	61da      	str	r2, [r3, #28]
      break;
 8006d2a:	e002      	b.n	8006d32 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	75fb      	strb	r3, [r7, #23]
      break;
 8006d30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006d3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3718      	adds	r7, #24
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d101      	bne.n	8006d60 <HAL_TIM_ConfigClockSource+0x1c>
 8006d5c:	2302      	movs	r3, #2
 8006d5e:	e0b4      	b.n	8006eca <HAL_TIM_ConfigClockSource+0x186>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2202      	movs	r2, #2
 8006d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006d7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	68ba      	ldr	r2, [r7, #8]
 8006d8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d98:	d03e      	beq.n	8006e18 <HAL_TIM_ConfigClockSource+0xd4>
 8006d9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d9e:	f200 8087 	bhi.w	8006eb0 <HAL_TIM_ConfigClockSource+0x16c>
 8006da2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006da6:	f000 8086 	beq.w	8006eb6 <HAL_TIM_ConfigClockSource+0x172>
 8006daa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dae:	d87f      	bhi.n	8006eb0 <HAL_TIM_ConfigClockSource+0x16c>
 8006db0:	2b70      	cmp	r3, #112	@ 0x70
 8006db2:	d01a      	beq.n	8006dea <HAL_TIM_ConfigClockSource+0xa6>
 8006db4:	2b70      	cmp	r3, #112	@ 0x70
 8006db6:	d87b      	bhi.n	8006eb0 <HAL_TIM_ConfigClockSource+0x16c>
 8006db8:	2b60      	cmp	r3, #96	@ 0x60
 8006dba:	d050      	beq.n	8006e5e <HAL_TIM_ConfigClockSource+0x11a>
 8006dbc:	2b60      	cmp	r3, #96	@ 0x60
 8006dbe:	d877      	bhi.n	8006eb0 <HAL_TIM_ConfigClockSource+0x16c>
 8006dc0:	2b50      	cmp	r3, #80	@ 0x50
 8006dc2:	d03c      	beq.n	8006e3e <HAL_TIM_ConfigClockSource+0xfa>
 8006dc4:	2b50      	cmp	r3, #80	@ 0x50
 8006dc6:	d873      	bhi.n	8006eb0 <HAL_TIM_ConfigClockSource+0x16c>
 8006dc8:	2b40      	cmp	r3, #64	@ 0x40
 8006dca:	d058      	beq.n	8006e7e <HAL_TIM_ConfigClockSource+0x13a>
 8006dcc:	2b40      	cmp	r3, #64	@ 0x40
 8006dce:	d86f      	bhi.n	8006eb0 <HAL_TIM_ConfigClockSource+0x16c>
 8006dd0:	2b30      	cmp	r3, #48	@ 0x30
 8006dd2:	d064      	beq.n	8006e9e <HAL_TIM_ConfigClockSource+0x15a>
 8006dd4:	2b30      	cmp	r3, #48	@ 0x30
 8006dd6:	d86b      	bhi.n	8006eb0 <HAL_TIM_ConfigClockSource+0x16c>
 8006dd8:	2b20      	cmp	r3, #32
 8006dda:	d060      	beq.n	8006e9e <HAL_TIM_ConfigClockSource+0x15a>
 8006ddc:	2b20      	cmp	r3, #32
 8006dde:	d867      	bhi.n	8006eb0 <HAL_TIM_ConfigClockSource+0x16c>
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d05c      	beq.n	8006e9e <HAL_TIM_ConfigClockSource+0x15a>
 8006de4:	2b10      	cmp	r3, #16
 8006de6:	d05a      	beq.n	8006e9e <HAL_TIM_ConfigClockSource+0x15a>
 8006de8:	e062      	b.n	8006eb0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006dfa:	f000 fb41 	bl	8007480 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006e0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	68ba      	ldr	r2, [r7, #8]
 8006e14:	609a      	str	r2, [r3, #8]
      break;
 8006e16:	e04f      	b.n	8006eb8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006e28:	f000 fb2a 	bl	8007480 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	689a      	ldr	r2, [r3, #8]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006e3a:	609a      	str	r2, [r3, #8]
      break;
 8006e3c:	e03c      	b.n	8006eb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	f000 fa9e 	bl	800738c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	2150      	movs	r1, #80	@ 0x50
 8006e56:	4618      	mov	r0, r3
 8006e58:	f000 faf7 	bl	800744a <TIM_ITRx_SetConfig>
      break;
 8006e5c:	e02c      	b.n	8006eb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	f000 fabd 	bl	80073ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	2160      	movs	r1, #96	@ 0x60
 8006e76:	4618      	mov	r0, r3
 8006e78:	f000 fae7 	bl	800744a <TIM_ITRx_SetConfig>
      break;
 8006e7c:	e01c      	b.n	8006eb8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	f000 fa7e 	bl	800738c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2140      	movs	r1, #64	@ 0x40
 8006e96:	4618      	mov	r0, r3
 8006e98:	f000 fad7 	bl	800744a <TIM_ITRx_SetConfig>
      break;
 8006e9c:	e00c      	b.n	8006eb8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	4610      	mov	r0, r2
 8006eaa:	f000 face 	bl	800744a <TIM_ITRx_SetConfig>
      break;
 8006eae:	e003      	b.n	8006eb8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	73fb      	strb	r3, [r7, #15]
      break;
 8006eb4:	e000      	b.n	8006eb8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006eb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3710      	adds	r7, #16
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
	...

08006ed4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4a46      	ldr	r2, [pc, #280]	@ (8007000 <TIM_Base_SetConfig+0x12c>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d013      	beq.n	8006f14 <TIM_Base_SetConfig+0x40>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ef2:	d00f      	beq.n	8006f14 <TIM_Base_SetConfig+0x40>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	4a43      	ldr	r2, [pc, #268]	@ (8007004 <TIM_Base_SetConfig+0x130>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d00b      	beq.n	8006f14 <TIM_Base_SetConfig+0x40>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	4a42      	ldr	r2, [pc, #264]	@ (8007008 <TIM_Base_SetConfig+0x134>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d007      	beq.n	8006f14 <TIM_Base_SetConfig+0x40>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	4a41      	ldr	r2, [pc, #260]	@ (800700c <TIM_Base_SetConfig+0x138>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d003      	beq.n	8006f14 <TIM_Base_SetConfig+0x40>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	4a40      	ldr	r2, [pc, #256]	@ (8007010 <TIM_Base_SetConfig+0x13c>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d108      	bne.n	8006f26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	68fa      	ldr	r2, [r7, #12]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a35      	ldr	r2, [pc, #212]	@ (8007000 <TIM_Base_SetConfig+0x12c>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d02b      	beq.n	8006f86 <TIM_Base_SetConfig+0xb2>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f34:	d027      	beq.n	8006f86 <TIM_Base_SetConfig+0xb2>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a32      	ldr	r2, [pc, #200]	@ (8007004 <TIM_Base_SetConfig+0x130>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d023      	beq.n	8006f86 <TIM_Base_SetConfig+0xb2>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a31      	ldr	r2, [pc, #196]	@ (8007008 <TIM_Base_SetConfig+0x134>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d01f      	beq.n	8006f86 <TIM_Base_SetConfig+0xb2>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4a30      	ldr	r2, [pc, #192]	@ (800700c <TIM_Base_SetConfig+0x138>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d01b      	beq.n	8006f86 <TIM_Base_SetConfig+0xb2>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a2f      	ldr	r2, [pc, #188]	@ (8007010 <TIM_Base_SetConfig+0x13c>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d017      	beq.n	8006f86 <TIM_Base_SetConfig+0xb2>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	4a2e      	ldr	r2, [pc, #184]	@ (8007014 <TIM_Base_SetConfig+0x140>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d013      	beq.n	8006f86 <TIM_Base_SetConfig+0xb2>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a2d      	ldr	r2, [pc, #180]	@ (8007018 <TIM_Base_SetConfig+0x144>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d00f      	beq.n	8006f86 <TIM_Base_SetConfig+0xb2>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	4a2c      	ldr	r2, [pc, #176]	@ (800701c <TIM_Base_SetConfig+0x148>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d00b      	beq.n	8006f86 <TIM_Base_SetConfig+0xb2>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	4a2b      	ldr	r2, [pc, #172]	@ (8007020 <TIM_Base_SetConfig+0x14c>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d007      	beq.n	8006f86 <TIM_Base_SetConfig+0xb2>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	4a2a      	ldr	r2, [pc, #168]	@ (8007024 <TIM_Base_SetConfig+0x150>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d003      	beq.n	8006f86 <TIM_Base_SetConfig+0xb2>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	4a29      	ldr	r2, [pc, #164]	@ (8007028 <TIM_Base_SetConfig+0x154>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d108      	bne.n	8006f98 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	68db      	ldr	r3, [r3, #12]
 8006f92:	68fa      	ldr	r2, [r7, #12]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	695b      	ldr	r3, [r3, #20]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68fa      	ldr	r2, [r7, #12]
 8006faa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	689a      	ldr	r2, [r3, #8]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a10      	ldr	r2, [pc, #64]	@ (8007000 <TIM_Base_SetConfig+0x12c>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d003      	beq.n	8006fcc <TIM_Base_SetConfig+0xf8>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a12      	ldr	r2, [pc, #72]	@ (8007010 <TIM_Base_SetConfig+0x13c>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d103      	bne.n	8006fd4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	691a      	ldr	r2, [r3, #16]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	691b      	ldr	r3, [r3, #16]
 8006fde:	f003 0301 	and.w	r3, r3, #1
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d105      	bne.n	8006ff2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	691b      	ldr	r3, [r3, #16]
 8006fea:	f023 0201 	bic.w	r2, r3, #1
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	611a      	str	r2, [r3, #16]
  }
}
 8006ff2:	bf00      	nop
 8006ff4:	3714      	adds	r7, #20
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop
 8007000:	40010000 	.word	0x40010000
 8007004:	40000400 	.word	0x40000400
 8007008:	40000800 	.word	0x40000800
 800700c:	40000c00 	.word	0x40000c00
 8007010:	40010400 	.word	0x40010400
 8007014:	40014000 	.word	0x40014000
 8007018:	40014400 	.word	0x40014400
 800701c:	40014800 	.word	0x40014800
 8007020:	40001800 	.word	0x40001800
 8007024:	40001c00 	.word	0x40001c00
 8007028:	40002000 	.word	0x40002000

0800702c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800702c:	b480      	push	{r7}
 800702e:	b087      	sub	sp, #28
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a1b      	ldr	r3, [r3, #32]
 800703a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6a1b      	ldr	r3, [r3, #32]
 8007040:	f023 0201 	bic.w	r2, r3, #1
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	699b      	ldr	r3, [r3, #24]
 8007052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800705a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f023 0303 	bic.w	r3, r3, #3
 8007062:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	68fa      	ldr	r2, [r7, #12]
 800706a:	4313      	orrs	r3, r2
 800706c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	f023 0302 	bic.w	r3, r3, #2
 8007074:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	697a      	ldr	r2, [r7, #20]
 800707c:	4313      	orrs	r3, r2
 800707e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4a20      	ldr	r2, [pc, #128]	@ (8007104 <TIM_OC1_SetConfig+0xd8>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d003      	beq.n	8007090 <TIM_OC1_SetConfig+0x64>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4a1f      	ldr	r2, [pc, #124]	@ (8007108 <TIM_OC1_SetConfig+0xdc>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d10c      	bne.n	80070aa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	f023 0308 	bic.w	r3, r3, #8
 8007096:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	697a      	ldr	r2, [r7, #20]
 800709e:	4313      	orrs	r3, r2
 80070a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	f023 0304 	bic.w	r3, r3, #4
 80070a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a15      	ldr	r2, [pc, #84]	@ (8007104 <TIM_OC1_SetConfig+0xd8>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d003      	beq.n	80070ba <TIM_OC1_SetConfig+0x8e>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a14      	ldr	r2, [pc, #80]	@ (8007108 <TIM_OC1_SetConfig+0xdc>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d111      	bne.n	80070de <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80070c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	695b      	ldr	r3, [r3, #20]
 80070ce:	693a      	ldr	r2, [r7, #16]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	699b      	ldr	r3, [r3, #24]
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	4313      	orrs	r3, r2
 80070dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	693a      	ldr	r2, [r7, #16]
 80070e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	685a      	ldr	r2, [r3, #4]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	697a      	ldr	r2, [r7, #20]
 80070f6:	621a      	str	r2, [r3, #32]
}
 80070f8:	bf00      	nop
 80070fa:	371c      	adds	r7, #28
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr
 8007104:	40010000 	.word	0x40010000
 8007108:	40010400 	.word	0x40010400

0800710c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800710c:	b480      	push	{r7}
 800710e:	b087      	sub	sp, #28
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6a1b      	ldr	r3, [r3, #32]
 800711a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a1b      	ldr	r3, [r3, #32]
 8007120:	f023 0210 	bic.w	r2, r3, #16
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	699b      	ldr	r3, [r3, #24]
 8007132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800713a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007142:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	021b      	lsls	r3, r3, #8
 800714a:	68fa      	ldr	r2, [r7, #12]
 800714c:	4313      	orrs	r3, r2
 800714e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	f023 0320 	bic.w	r3, r3, #32
 8007156:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	011b      	lsls	r3, r3, #4
 800715e:	697a      	ldr	r2, [r7, #20]
 8007160:	4313      	orrs	r3, r2
 8007162:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4a22      	ldr	r2, [pc, #136]	@ (80071f0 <TIM_OC2_SetConfig+0xe4>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d003      	beq.n	8007174 <TIM_OC2_SetConfig+0x68>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	4a21      	ldr	r2, [pc, #132]	@ (80071f4 <TIM_OC2_SetConfig+0xe8>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d10d      	bne.n	8007190 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800717a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	011b      	lsls	r3, r3, #4
 8007182:	697a      	ldr	r2, [r7, #20]
 8007184:	4313      	orrs	r3, r2
 8007186:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800718e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a17      	ldr	r2, [pc, #92]	@ (80071f0 <TIM_OC2_SetConfig+0xe4>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d003      	beq.n	80071a0 <TIM_OC2_SetConfig+0x94>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a16      	ldr	r2, [pc, #88]	@ (80071f4 <TIM_OC2_SetConfig+0xe8>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d113      	bne.n	80071c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80071a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80071ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	695b      	ldr	r3, [r3, #20]
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	693a      	ldr	r2, [r7, #16]
 80071b8:	4313      	orrs	r3, r2
 80071ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	699b      	ldr	r3, [r3, #24]
 80071c0:	009b      	lsls	r3, r3, #2
 80071c2:	693a      	ldr	r2, [r7, #16]
 80071c4:	4313      	orrs	r3, r2
 80071c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	693a      	ldr	r2, [r7, #16]
 80071cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	68fa      	ldr	r2, [r7, #12]
 80071d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	685a      	ldr	r2, [r3, #4]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	697a      	ldr	r2, [r7, #20]
 80071e0:	621a      	str	r2, [r3, #32]
}
 80071e2:	bf00      	nop
 80071e4:	371c      	adds	r7, #28
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop
 80071f0:	40010000 	.word	0x40010000
 80071f4:	40010400 	.word	0x40010400

080071f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b087      	sub	sp, #28
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6a1b      	ldr	r3, [r3, #32]
 8007206:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a1b      	ldr	r3, [r3, #32]
 800720c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	69db      	ldr	r3, [r3, #28]
 800721e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007226:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	f023 0303 	bic.w	r3, r3, #3
 800722e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	68fa      	ldr	r2, [r7, #12]
 8007236:	4313      	orrs	r3, r2
 8007238:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007240:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	689b      	ldr	r3, [r3, #8]
 8007246:	021b      	lsls	r3, r3, #8
 8007248:	697a      	ldr	r2, [r7, #20]
 800724a:	4313      	orrs	r3, r2
 800724c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	4a21      	ldr	r2, [pc, #132]	@ (80072d8 <TIM_OC3_SetConfig+0xe0>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d003      	beq.n	800725e <TIM_OC3_SetConfig+0x66>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	4a20      	ldr	r2, [pc, #128]	@ (80072dc <TIM_OC3_SetConfig+0xe4>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d10d      	bne.n	800727a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007264:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	021b      	lsls	r3, r3, #8
 800726c:	697a      	ldr	r2, [r7, #20]
 800726e:	4313      	orrs	r3, r2
 8007270:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007278:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a16      	ldr	r2, [pc, #88]	@ (80072d8 <TIM_OC3_SetConfig+0xe0>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d003      	beq.n	800728a <TIM_OC3_SetConfig+0x92>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a15      	ldr	r2, [pc, #84]	@ (80072dc <TIM_OC3_SetConfig+0xe4>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d113      	bne.n	80072b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007290:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007298:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	695b      	ldr	r3, [r3, #20]
 800729e:	011b      	lsls	r3, r3, #4
 80072a0:	693a      	ldr	r2, [r7, #16]
 80072a2:	4313      	orrs	r3, r2
 80072a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	011b      	lsls	r3, r3, #4
 80072ac:	693a      	ldr	r2, [r7, #16]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	693a      	ldr	r2, [r7, #16]
 80072b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	685a      	ldr	r2, [r3, #4]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	697a      	ldr	r2, [r7, #20]
 80072ca:	621a      	str	r2, [r3, #32]
}
 80072cc:	bf00      	nop
 80072ce:	371c      	adds	r7, #28
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr
 80072d8:	40010000 	.word	0x40010000
 80072dc:	40010400 	.word	0x40010400

080072e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b087      	sub	sp, #28
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6a1b      	ldr	r3, [r3, #32]
 80072ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6a1b      	ldr	r3, [r3, #32]
 80072f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	69db      	ldr	r3, [r3, #28]
 8007306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800730e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007316:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	021b      	lsls	r3, r3, #8
 800731e:	68fa      	ldr	r2, [r7, #12]
 8007320:	4313      	orrs	r3, r2
 8007322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800732a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	031b      	lsls	r3, r3, #12
 8007332:	693a      	ldr	r2, [r7, #16]
 8007334:	4313      	orrs	r3, r2
 8007336:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	4a12      	ldr	r2, [pc, #72]	@ (8007384 <TIM_OC4_SetConfig+0xa4>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d003      	beq.n	8007348 <TIM_OC4_SetConfig+0x68>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a11      	ldr	r2, [pc, #68]	@ (8007388 <TIM_OC4_SetConfig+0xa8>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d109      	bne.n	800735c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800734e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	695b      	ldr	r3, [r3, #20]
 8007354:	019b      	lsls	r3, r3, #6
 8007356:	697a      	ldr	r2, [r7, #20]
 8007358:	4313      	orrs	r3, r2
 800735a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	68fa      	ldr	r2, [r7, #12]
 8007366:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	685a      	ldr	r2, [r3, #4]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	693a      	ldr	r2, [r7, #16]
 8007374:	621a      	str	r2, [r3, #32]
}
 8007376:	bf00      	nop
 8007378:	371c      	adds	r7, #28
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr
 8007382:	bf00      	nop
 8007384:	40010000 	.word	0x40010000
 8007388:	40010400 	.word	0x40010400

0800738c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800738c:	b480      	push	{r7}
 800738e:	b087      	sub	sp, #28
 8007390:	af00      	add	r7, sp, #0
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	60b9      	str	r1, [r7, #8]
 8007396:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6a1b      	ldr	r3, [r3, #32]
 800739c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	f023 0201 	bic.w	r2, r3, #1
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	699b      	ldr	r3, [r3, #24]
 80073ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80073b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	011b      	lsls	r3, r3, #4
 80073bc:	693a      	ldr	r2, [r7, #16]
 80073be:	4313      	orrs	r3, r2
 80073c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	f023 030a 	bic.w	r3, r3, #10
 80073c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073ca:	697a      	ldr	r2, [r7, #20]
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	693a      	ldr	r2, [r7, #16]
 80073d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	697a      	ldr	r2, [r7, #20]
 80073dc:	621a      	str	r2, [r3, #32]
}
 80073de:	bf00      	nop
 80073e0:	371c      	adds	r7, #28
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr

080073ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073ea:	b480      	push	{r7}
 80073ec:	b087      	sub	sp, #28
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	60f8      	str	r0, [r7, #12]
 80073f2:	60b9      	str	r1, [r7, #8]
 80073f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	6a1b      	ldr	r3, [r3, #32]
 80073fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6a1b      	ldr	r3, [r3, #32]
 8007400:	f023 0210 	bic.w	r2, r3, #16
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	699b      	ldr	r3, [r3, #24]
 800740c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007414:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	031b      	lsls	r3, r3, #12
 800741a:	693a      	ldr	r2, [r7, #16]
 800741c:	4313      	orrs	r3, r2
 800741e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007426:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	011b      	lsls	r3, r3, #4
 800742c:	697a      	ldr	r2, [r7, #20]
 800742e:	4313      	orrs	r3, r2
 8007430:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	693a      	ldr	r2, [r7, #16]
 8007436:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	697a      	ldr	r2, [r7, #20]
 800743c:	621a      	str	r2, [r3, #32]
}
 800743e:	bf00      	nop
 8007440:	371c      	adds	r7, #28
 8007442:	46bd      	mov	sp, r7
 8007444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007448:	4770      	bx	lr

0800744a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800744a:	b480      	push	{r7}
 800744c:	b085      	sub	sp, #20
 800744e:	af00      	add	r7, sp, #0
 8007450:	6078      	str	r0, [r7, #4]
 8007452:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	689b      	ldr	r3, [r3, #8]
 8007458:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007460:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007462:	683a      	ldr	r2, [r7, #0]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	4313      	orrs	r3, r2
 8007468:	f043 0307 	orr.w	r3, r3, #7
 800746c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	68fa      	ldr	r2, [r7, #12]
 8007472:	609a      	str	r2, [r3, #8]
}
 8007474:	bf00      	nop
 8007476:	3714      	adds	r7, #20
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007480:	b480      	push	{r7}
 8007482:	b087      	sub	sp, #28
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
 800748c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800749a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	021a      	lsls	r2, r3, #8
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	431a      	orrs	r2, r3
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	4313      	orrs	r3, r2
 80074a8:	697a      	ldr	r2, [r7, #20]
 80074aa:	4313      	orrs	r3, r2
 80074ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	697a      	ldr	r2, [r7, #20]
 80074b2:	609a      	str	r2, [r3, #8]
}
 80074b4:	bf00      	nop
 80074b6:	371c      	adds	r7, #28
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b085      	sub	sp, #20
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
 80074c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d101      	bne.n	80074d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074d4:	2302      	movs	r3, #2
 80074d6:	e05a      	b.n	800758e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2202      	movs	r2, #2
 80074e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	68fa      	ldr	r2, [r7, #12]
 8007506:	4313      	orrs	r3, r2
 8007508:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	68fa      	ldr	r2, [r7, #12]
 8007510:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a21      	ldr	r2, [pc, #132]	@ (800759c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d022      	beq.n	8007562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007524:	d01d      	beq.n	8007562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a1d      	ldr	r2, [pc, #116]	@ (80075a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d018      	beq.n	8007562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a1b      	ldr	r2, [pc, #108]	@ (80075a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d013      	beq.n	8007562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a1a      	ldr	r2, [pc, #104]	@ (80075a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d00e      	beq.n	8007562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a18      	ldr	r2, [pc, #96]	@ (80075ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d009      	beq.n	8007562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a17      	ldr	r2, [pc, #92]	@ (80075b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d004      	beq.n	8007562 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a15      	ldr	r2, [pc, #84]	@ (80075b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d10c      	bne.n	800757c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007568:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	68ba      	ldr	r2, [r7, #8]
 8007570:	4313      	orrs	r3, r2
 8007572:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	68ba      	ldr	r2, [r7, #8]
 800757a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800758c:	2300      	movs	r3, #0
}
 800758e:	4618      	mov	r0, r3
 8007590:	3714      	adds	r7, #20
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr
 800759a:	bf00      	nop
 800759c:	40010000 	.word	0x40010000
 80075a0:	40000400 	.word	0x40000400
 80075a4:	40000800 	.word	0x40000800
 80075a8:	40000c00 	.word	0x40000c00
 80075ac:	40010400 	.word	0x40010400
 80075b0:	40014000 	.word	0x40014000
 80075b4:	40001800 	.word	0x40001800

080075b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d101      	bne.n	80075ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e042      	b.n	8007650 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d106      	bne.n	80075e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2200      	movs	r2, #0
 80075da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f7fa fa30 	bl	8001a44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2224      	movs	r2, #36	@ 0x24
 80075e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	68da      	ldr	r2, [r3, #12]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80075fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f000 ff81 	bl	8008504 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	691a      	ldr	r2, [r3, #16]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007610:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	695a      	ldr	r2, [r3, #20]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007620:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	68da      	ldr	r2, [r3, #12]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007630:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2220      	movs	r2, #32
 800763c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2220      	movs	r2, #32
 8007644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800764e:	2300      	movs	r3, #0
}
 8007650:	4618      	mov	r0, r3
 8007652:	3708      	adds	r7, #8
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}

08007658 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b08c      	sub	sp, #48	@ 0x30
 800765c:	af00      	add	r7, sp, #0
 800765e:	60f8      	str	r0, [r7, #12]
 8007660:	60b9      	str	r1, [r7, #8]
 8007662:	4613      	mov	r3, r2
 8007664:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800766c:	b2db      	uxtb	r3, r3
 800766e:	2b20      	cmp	r3, #32
 8007670:	d14a      	bne.n	8007708 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d002      	beq.n	800767e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007678:	88fb      	ldrh	r3, [r7, #6]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d101      	bne.n	8007682 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	e043      	b.n	800770a <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2201      	movs	r2, #1
 8007686:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2200      	movs	r2, #0
 800768c:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800768e:	88fb      	ldrh	r3, [r7, #6]
 8007690:	461a      	mov	r2, r3
 8007692:	68b9      	ldr	r1, [r7, #8]
 8007694:	68f8      	ldr	r0, [r7, #12]
 8007696:	f000 fcd5 	bl	8008044 <UART_Start_Receive_DMA>
 800769a:	4603      	mov	r3, r0
 800769c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80076a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d12c      	bne.n	8007702 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d125      	bne.n	80076fc <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80076b0:	2300      	movs	r3, #0
 80076b2:	613b      	str	r3, [r7, #16]
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	613b      	str	r3, [r7, #16]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	613b      	str	r3, [r7, #16]
 80076c4:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	330c      	adds	r3, #12
 80076cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	e853 3f00 	ldrex	r3, [r3]
 80076d4:	617b      	str	r3, [r7, #20]
   return(result);
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	f043 0310 	orr.w	r3, r3, #16
 80076dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	330c      	adds	r3, #12
 80076e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80076e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ea:	6a39      	ldr	r1, [r7, #32]
 80076ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076ee:	e841 2300 	strex	r3, r2, [r1]
 80076f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80076f4:	69fb      	ldr	r3, [r7, #28]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d1e5      	bne.n	80076c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 80076fa:	e002      	b.n	8007702 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007702:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007706:	e000      	b.n	800770a <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8007708:	2302      	movs	r3, #2
  }
}
 800770a:	4618      	mov	r0, r3
 800770c:	3730      	adds	r7, #48	@ 0x30
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}

08007712 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8007712:	b580      	push	{r7, lr}
 8007714:	b0a0      	sub	sp, #128	@ 0x80
 8007716:	af00      	add	r7, sp, #0
 8007718:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	330c      	adds	r3, #12
 8007720:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007722:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007724:	e853 3f00 	ldrex	r3, [r3]
 8007728:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800772a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800772c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8007730:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	330c      	adds	r3, #12
 8007738:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800773a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800773c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007740:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007742:	e841 2300 	strex	r3, r2, [r1]
 8007746:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007748:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800774a:	2b00      	cmp	r3, #0
 800774c:	d1e5      	bne.n	800771a <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	3314      	adds	r3, #20
 8007754:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007758:	e853 3f00 	ldrex	r3, [r3]
 800775c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800775e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007760:	f023 0301 	bic.w	r3, r3, #1
 8007764:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	3314      	adds	r3, #20
 800776c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800776e:	657a      	str	r2, [r7, #84]	@ 0x54
 8007770:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007772:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007774:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007776:	e841 2300 	strex	r3, r2, [r1]
 800777a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800777c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800777e:	2b00      	cmp	r3, #0
 8007780:	d1e5      	bne.n	800774e <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007786:	2b01      	cmp	r3, #1
 8007788:	d119      	bne.n	80077be <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	330c      	adds	r3, #12
 8007790:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007794:	e853 3f00 	ldrex	r3, [r3]
 8007798:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800779a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779c:	f023 0310 	bic.w	r3, r3, #16
 80077a0:	677b      	str	r3, [r7, #116]	@ 0x74
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	330c      	adds	r3, #12
 80077a8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80077aa:	643a      	str	r2, [r7, #64]	@ 0x40
 80077ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077b2:	e841 2300 	strex	r3, r2, [r1]
 80077b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d1e5      	bne.n	800778a <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	695b      	ldr	r3, [r3, #20]
 80077c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077c8:	2b80      	cmp	r3, #128	@ 0x80
 80077ca:	d136      	bne.n	800783a <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	3314      	adds	r3, #20
 80077d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d4:	6a3b      	ldr	r3, [r7, #32]
 80077d6:	e853 3f00 	ldrex	r3, [r3]
 80077da:	61fb      	str	r3, [r7, #28]
   return(result);
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	3314      	adds	r3, #20
 80077ea:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80077ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80077ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077f4:	e841 2300 	strex	r3, r2, [r1]
 80077f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d1e5      	bne.n	80077cc <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007804:	2b00      	cmp	r3, #0
 8007806:	d018      	beq.n	800783a <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800780c:	2200      	movs	r2, #0
 800780e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007814:	4618      	mov	r0, r3
 8007816:	f7fa fff1 	bl	80027fc <HAL_DMA_Abort>
 800781a:	4603      	mov	r3, r0
 800781c:	2b00      	cmp	r3, #0
 800781e:	d00c      	beq.n	800783a <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007824:	4618      	mov	r0, r3
 8007826:	f7fb fa13 	bl	8002c50 <HAL_DMA_GetError>
 800782a:	4603      	mov	r3, r0
 800782c:	2b20      	cmp	r3, #32
 800782e:	d104      	bne.n	800783a <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2210      	movs	r2, #16
 8007834:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8007836:	2303      	movs	r3, #3
 8007838:	e052      	b.n	80078e0 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	695b      	ldr	r3, [r3, #20]
 8007840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007844:	2b40      	cmp	r3, #64	@ 0x40
 8007846:	d136      	bne.n	80078b6 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	3314      	adds	r3, #20
 800784e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	e853 3f00 	ldrex	r3, [r3]
 8007856:	60bb      	str	r3, [r7, #8]
   return(result);
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800785e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	3314      	adds	r3, #20
 8007866:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007868:	61ba      	str	r2, [r7, #24]
 800786a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800786c:	6979      	ldr	r1, [r7, #20]
 800786e:	69ba      	ldr	r2, [r7, #24]
 8007870:	e841 2300 	strex	r3, r2, [r1]
 8007874:	613b      	str	r3, [r7, #16]
   return(result);
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1e5      	bne.n	8007848 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007880:	2b00      	cmp	r3, #0
 8007882:	d018      	beq.n	80078b6 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007888:	2200      	movs	r2, #0
 800788a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007890:	4618      	mov	r0, r3
 8007892:	f7fa ffb3 	bl	80027fc <HAL_DMA_Abort>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d00c      	beq.n	80078b6 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7fb f9d5 	bl	8002c50 <HAL_DMA_GetError>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b20      	cmp	r3, #32
 80078aa:	d104      	bne.n	80078b6 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2210      	movs	r2, #16
 80078b0:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 80078b2:	2303      	movs	r3, #3
 80078b4:	e014      	b.n	80078e0 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2200      	movs	r2, #0
 80078c0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2220      	movs	r2, #32
 80078cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2220      	movs	r2, #32
 80078d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2200      	movs	r2, #0
 80078dc:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80078de:	2300      	movs	r3, #0
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3780      	adds	r7, #128	@ 0x80
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b0ba      	sub	sp, #232	@ 0xe8
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	695b      	ldr	r3, [r3, #20]
 800790a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800790e:	2300      	movs	r3, #0
 8007910:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007914:	2300      	movs	r3, #0
 8007916:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800791a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800791e:	f003 030f 	and.w	r3, r3, #15
 8007922:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007926:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800792a:	2b00      	cmp	r3, #0
 800792c:	d10f      	bne.n	800794e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800792e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007932:	f003 0320 	and.w	r3, r3, #32
 8007936:	2b00      	cmp	r3, #0
 8007938:	d009      	beq.n	800794e <HAL_UART_IRQHandler+0x66>
 800793a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800793e:	f003 0320 	and.w	r3, r3, #32
 8007942:	2b00      	cmp	r3, #0
 8007944:	d003      	beq.n	800794e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f000 fd1d 	bl	8008386 <UART_Receive_IT>
      return;
 800794c:	e25b      	b.n	8007e06 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800794e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007952:	2b00      	cmp	r3, #0
 8007954:	f000 80de 	beq.w	8007b14 <HAL_UART_IRQHandler+0x22c>
 8007958:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800795c:	f003 0301 	and.w	r3, r3, #1
 8007960:	2b00      	cmp	r3, #0
 8007962:	d106      	bne.n	8007972 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007968:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800796c:	2b00      	cmp	r3, #0
 800796e:	f000 80d1 	beq.w	8007b14 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007976:	f003 0301 	and.w	r3, r3, #1
 800797a:	2b00      	cmp	r3, #0
 800797c:	d00b      	beq.n	8007996 <HAL_UART_IRQHandler+0xae>
 800797e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007986:	2b00      	cmp	r3, #0
 8007988:	d005      	beq.n	8007996 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800798e:	f043 0201 	orr.w	r2, r3, #1
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800799a:	f003 0304 	and.w	r3, r3, #4
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00b      	beq.n	80079ba <HAL_UART_IRQHandler+0xd2>
 80079a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079a6:	f003 0301 	and.w	r3, r3, #1
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d005      	beq.n	80079ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079b2:	f043 0202 	orr.w	r2, r3, #2
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80079ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079be:	f003 0302 	and.w	r3, r3, #2
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d00b      	beq.n	80079de <HAL_UART_IRQHandler+0xf6>
 80079c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079ca:	f003 0301 	and.w	r3, r3, #1
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d005      	beq.n	80079de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079d6:	f043 0204 	orr.w	r2, r3, #4
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80079de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079e2:	f003 0308 	and.w	r3, r3, #8
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d011      	beq.n	8007a0e <HAL_UART_IRQHandler+0x126>
 80079ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079ee:	f003 0320 	and.w	r3, r3, #32
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d105      	bne.n	8007a02 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80079f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079fa:	f003 0301 	and.w	r3, r3, #1
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d005      	beq.n	8007a0e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a06:	f043 0208 	orr.w	r2, r3, #8
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f000 81f2 	beq.w	8007dfc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a1c:	f003 0320 	and.w	r3, r3, #32
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d008      	beq.n	8007a36 <HAL_UART_IRQHandler+0x14e>
 8007a24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a28:	f003 0320 	and.w	r3, r3, #32
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d002      	beq.n	8007a36 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 fca8 	bl	8008386 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	695b      	ldr	r3, [r3, #20]
 8007a3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a40:	2b40      	cmp	r3, #64	@ 0x40
 8007a42:	bf0c      	ite	eq
 8007a44:	2301      	moveq	r3, #1
 8007a46:	2300      	movne	r3, #0
 8007a48:	b2db      	uxtb	r3, r3
 8007a4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a52:	f003 0308 	and.w	r3, r3, #8
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d103      	bne.n	8007a62 <HAL_UART_IRQHandler+0x17a>
 8007a5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d04f      	beq.n	8007b02 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 fbb0 	bl	80081c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	695b      	ldr	r3, [r3, #20]
 8007a6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a72:	2b40      	cmp	r3, #64	@ 0x40
 8007a74:	d141      	bne.n	8007afa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	3314      	adds	r3, #20
 8007a7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007a84:	e853 3f00 	ldrex	r3, [r3]
 8007a88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007a8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	3314      	adds	r3, #20
 8007a9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007aa2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007aa6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aaa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007aae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007ab2:	e841 2300 	strex	r3, r2, [r1]
 8007ab6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007aba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d1d9      	bne.n	8007a76 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d013      	beq.n	8007af2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ace:	4a7e      	ldr	r2, [pc, #504]	@ (8007cc8 <HAL_UART_IRQHandler+0x3e0>)
 8007ad0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f7fa ff00 	bl	80028dc <HAL_DMA_Abort_IT>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d016      	beq.n	8007b10 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ae6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ae8:	687a      	ldr	r2, [r7, #4]
 8007aea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007aec:	4610      	mov	r0, r2
 8007aee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007af0:	e00e      	b.n	8007b10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f7f9 fade 	bl	80010b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007af8:	e00a      	b.n	8007b10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f7f9 fada 	bl	80010b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b00:	e006      	b.n	8007b10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f7f9 fad6 	bl	80010b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007b0e:	e175      	b.n	8007dfc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b10:	bf00      	nop
    return;
 8007b12:	e173      	b.n	8007dfc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	f040 814f 	bne.w	8007dbc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007b1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b22:	f003 0310 	and.w	r3, r3, #16
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	f000 8148 	beq.w	8007dbc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b30:	f003 0310 	and.w	r3, r3, #16
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f000 8141 	beq.w	8007dbc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	60bb      	str	r3, [r7, #8]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	60bb      	str	r3, [r7, #8]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	60bb      	str	r3, [r7, #8]
 8007b4e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	695b      	ldr	r3, [r3, #20]
 8007b56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b5a:	2b40      	cmp	r3, #64	@ 0x40
 8007b5c:	f040 80b6 	bne.w	8007ccc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007b6c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	f000 8145 	beq.w	8007e00 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b7e:	429a      	cmp	r2, r3
 8007b80:	f080 813e 	bcs.w	8007e00 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b8a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b90:	69db      	ldr	r3, [r3, #28]
 8007b92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b96:	f000 8088 	beq.w	8007caa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	330c      	adds	r3, #12
 8007ba0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007ba8:	e853 3f00 	ldrex	r3, [r3]
 8007bac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007bb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007bb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007bb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	330c      	adds	r3, #12
 8007bc2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007bc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007bca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007bd2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007bd6:	e841 2300 	strex	r3, r2, [r1]
 8007bda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007bde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d1d9      	bne.n	8007b9a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	3314      	adds	r3, #20
 8007bec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007bf0:	e853 3f00 	ldrex	r3, [r3]
 8007bf4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007bf6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007bf8:	f023 0301 	bic.w	r3, r3, #1
 8007bfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	3314      	adds	r3, #20
 8007c06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007c0a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007c0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c10:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007c12:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007c16:	e841 2300 	strex	r3, r2, [r1]
 8007c1a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007c1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1e1      	bne.n	8007be6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	3314      	adds	r3, #20
 8007c28:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c2c:	e853 3f00 	ldrex	r3, [r3]
 8007c30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007c32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	3314      	adds	r3, #20
 8007c42:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007c46:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007c48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007c4c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007c4e:	e841 2300 	strex	r3, r2, [r1]
 8007c52:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007c54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d1e3      	bne.n	8007c22 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2220      	movs	r2, #32
 8007c5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	330c      	adds	r3, #12
 8007c6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c72:	e853 3f00 	ldrex	r3, [r3]
 8007c76:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007c78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c7a:	f023 0310 	bic.w	r3, r3, #16
 8007c7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	330c      	adds	r3, #12
 8007c88:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007c8c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007c8e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007c92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007c94:	e841 2300 	strex	r3, r2, [r1]
 8007c98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007c9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d1e3      	bne.n	8007c68 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f7fa fda9 	bl	80027fc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2202      	movs	r2, #2
 8007cae:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	1ad3      	subs	r3, r2, r3
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	4619      	mov	r1, r3
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f7f9 f9e1 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007cc6:	e09b      	b.n	8007e00 <HAL_UART_IRQHandler+0x518>
 8007cc8:	0800828f 	.word	0x0800828f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	1ad3      	subs	r3, r2, r3
 8007cd8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	f000 808e 	beq.w	8007e04 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007ce8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	f000 8089 	beq.w	8007e04 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	330c      	adds	r3, #12
 8007cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cfc:	e853 3f00 	ldrex	r3, [r3]
 8007d00:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d08:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	330c      	adds	r3, #12
 8007d12:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007d16:	647a      	str	r2, [r7, #68]	@ 0x44
 8007d18:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d1e:	e841 2300 	strex	r3, r2, [r1]
 8007d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1e3      	bne.n	8007cf2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	3314      	adds	r3, #20
 8007d30:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d34:	e853 3f00 	ldrex	r3, [r3]
 8007d38:	623b      	str	r3, [r7, #32]
   return(result);
 8007d3a:	6a3b      	ldr	r3, [r7, #32]
 8007d3c:	f023 0301 	bic.w	r3, r3, #1
 8007d40:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3314      	adds	r3, #20
 8007d4a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007d4e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d56:	e841 2300 	strex	r3, r2, [r1]
 8007d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1e3      	bne.n	8007d2a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2220      	movs	r2, #32
 8007d66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	330c      	adds	r3, #12
 8007d76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	e853 3f00 	ldrex	r3, [r3]
 8007d7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f023 0310 	bic.w	r3, r3, #16
 8007d86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	330c      	adds	r3, #12
 8007d90:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007d94:	61fa      	str	r2, [r7, #28]
 8007d96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d98:	69b9      	ldr	r1, [r7, #24]
 8007d9a:	69fa      	ldr	r2, [r7, #28]
 8007d9c:	e841 2300 	strex	r3, r2, [r1]
 8007da0:	617b      	str	r3, [r7, #20]
   return(result);
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d1e3      	bne.n	8007d70 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2202      	movs	r2, #2
 8007dac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007dae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007db2:	4619      	mov	r1, r3
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f7f9 f967 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007dba:	e023      	b.n	8007e04 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007dbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d009      	beq.n	8007ddc <HAL_UART_IRQHandler+0x4f4>
 8007dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d003      	beq.n	8007ddc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f000 fa6e 	bl	80082b6 <UART_Transmit_IT>
    return;
 8007dda:	e014      	b.n	8007e06 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d00e      	beq.n	8007e06 <HAL_UART_IRQHandler+0x51e>
 8007de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d008      	beq.n	8007e06 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 faae 	bl	8008356 <UART_EndTransmit_IT>
    return;
 8007dfa:	e004      	b.n	8007e06 <HAL_UART_IRQHandler+0x51e>
    return;
 8007dfc:	bf00      	nop
 8007dfe:	e002      	b.n	8007e06 <HAL_UART_IRQHandler+0x51e>
      return;
 8007e00:	bf00      	nop
 8007e02:	e000      	b.n	8007e06 <HAL_UART_IRQHandler+0x51e>
      return;
 8007e04:	bf00      	nop
  }
}
 8007e06:	37e8      	adds	r7, #232	@ 0xe8
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}

08007e0c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b083      	sub	sp, #12
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007e14:	bf00      	nop
 8007e16:	370c      	adds	r7, #12
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007e28:	bf00      	nop
 8007e2a:	370c      	adds	r7, #12
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b083      	sub	sp, #12
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007e3c:	bf00      	nop
 8007e3e:	370c      	adds	r7, #12
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b09c      	sub	sp, #112	@ 0x70
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e54:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d172      	bne.n	8007f4a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007e64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e66:	2200      	movs	r2, #0
 8007e68:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	330c      	adds	r3, #12
 8007e70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e74:	e853 3f00 	ldrex	r3, [r3]
 8007e78:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007e7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	330c      	adds	r3, #12
 8007e88:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007e8a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007e8c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e8e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007e90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e92:	e841 2300 	strex	r3, r2, [r1]
 8007e96:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007e98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d1e5      	bne.n	8007e6a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	3314      	adds	r3, #20
 8007ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ea8:	e853 3f00 	ldrex	r3, [r3]
 8007eac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eb0:	f023 0301 	bic.w	r3, r3, #1
 8007eb4:	667b      	str	r3, [r7, #100]	@ 0x64
 8007eb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	3314      	adds	r3, #20
 8007ebc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007ebe:	647a      	str	r2, [r7, #68]	@ 0x44
 8007ec0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ec4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ec6:	e841 2300 	strex	r3, r2, [r1]
 8007eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d1e5      	bne.n	8007e9e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ed2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	3314      	adds	r3, #20
 8007ed8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007edc:	e853 3f00 	ldrex	r3, [r3]
 8007ee0:	623b      	str	r3, [r7, #32]
   return(result);
 8007ee2:	6a3b      	ldr	r3, [r7, #32]
 8007ee4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ee8:	663b      	str	r3, [r7, #96]	@ 0x60
 8007eea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	3314      	adds	r3, #20
 8007ef0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007ef2:	633a      	str	r2, [r7, #48]	@ 0x30
 8007ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ef8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007efa:	e841 2300 	strex	r3, r2, [r1]
 8007efe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d1e5      	bne.n	8007ed2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007f06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f08:	2220      	movs	r2, #32
 8007f0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d119      	bne.n	8007f4a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	330c      	adds	r3, #12
 8007f1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	e853 3f00 	ldrex	r3, [r3]
 8007f24:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	f023 0310 	bic.w	r3, r3, #16
 8007f2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	330c      	adds	r3, #12
 8007f34:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007f36:	61fa      	str	r2, [r7, #28]
 8007f38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3a:	69b9      	ldr	r1, [r7, #24]
 8007f3c:	69fa      	ldr	r2, [r7, #28]
 8007f3e:	e841 2300 	strex	r3, r2, [r1]
 8007f42:	617b      	str	r3, [r7, #20]
   return(result);
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d1e5      	bne.n	8007f16 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d106      	bne.n	8007f66 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f5a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f5c:	4619      	mov	r1, r3
 8007f5e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007f60:	f7f9 f892 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007f64:	e002      	b.n	8007f6c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007f66:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007f68:	f7ff ff5a 	bl	8007e20 <HAL_UART_RxCpltCallback>
}
 8007f6c:	bf00      	nop
 8007f6e:	3770      	adds	r7, #112	@ 0x70
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b084      	sub	sp, #16
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f80:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2201      	movs	r2, #1
 8007f86:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d108      	bne.n	8007fa2 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f94:	085b      	lsrs	r3, r3, #1
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	4619      	mov	r1, r3
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	f7f9 f874 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007fa0:	e002      	b.n	8007fa8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007fa2:	68f8      	ldr	r0, [r7, #12]
 8007fa4:	f7ff ff46 	bl	8007e34 <HAL_UART_RxHalfCpltCallback>
}
 8007fa8:	bf00      	nop
 8007faa:	3710      	adds	r7, #16
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}

08007fb0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b084      	sub	sp, #16
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fc0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	695b      	ldr	r3, [r3, #20]
 8007fc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fcc:	2b80      	cmp	r3, #128	@ 0x80
 8007fce:	bf0c      	ite	eq
 8007fd0:	2301      	moveq	r3, #1
 8007fd2:	2300      	movne	r3, #0
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	2b21      	cmp	r3, #33	@ 0x21
 8007fe2:	d108      	bne.n	8007ff6 <UART_DMAError+0x46>
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d005      	beq.n	8007ff6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	2200      	movs	r2, #0
 8007fee:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007ff0:	68b8      	ldr	r0, [r7, #8]
 8007ff2:	f000 f8c1 	bl	8008178 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	695b      	ldr	r3, [r3, #20]
 8007ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008000:	2b40      	cmp	r3, #64	@ 0x40
 8008002:	bf0c      	ite	eq
 8008004:	2301      	moveq	r3, #1
 8008006:	2300      	movne	r3, #0
 8008008:	b2db      	uxtb	r3, r3
 800800a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008012:	b2db      	uxtb	r3, r3
 8008014:	2b22      	cmp	r3, #34	@ 0x22
 8008016:	d108      	bne.n	800802a <UART_DMAError+0x7a>
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d005      	beq.n	800802a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	2200      	movs	r2, #0
 8008022:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008024:	68b8      	ldr	r0, [r7, #8]
 8008026:	f000 f8cf 	bl	80081c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800802e:	f043 0210 	orr.w	r2, r3, #16
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008036:	68b8      	ldr	r0, [r7, #8]
 8008038:	f7f9 f83c 	bl	80010b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800803c:	bf00      	nop
 800803e:	3710      	adds	r7, #16
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}

08008044 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b098      	sub	sp, #96	@ 0x60
 8008048:	af00      	add	r7, sp, #0
 800804a:	60f8      	str	r0, [r7, #12]
 800804c:	60b9      	str	r1, [r7, #8]
 800804e:	4613      	mov	r3, r2
 8008050:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008052:	68ba      	ldr	r2, [r7, #8]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	88fa      	ldrh	r2, [r7, #6]
 800805c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2200      	movs	r2, #0
 8008062:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2222      	movs	r2, #34	@ 0x22
 8008068:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008070:	4a3e      	ldr	r2, [pc, #248]	@ (800816c <UART_Start_Receive_DMA+0x128>)
 8008072:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008078:	4a3d      	ldr	r2, [pc, #244]	@ (8008170 <UART_Start_Receive_DMA+0x12c>)
 800807a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008080:	4a3c      	ldr	r2, [pc, #240]	@ (8008174 <UART_Start_Receive_DMA+0x130>)
 8008082:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008088:	2200      	movs	r2, #0
 800808a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800808c:	f107 0308 	add.w	r3, r7, #8
 8008090:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	3304      	adds	r3, #4
 800809c:	4619      	mov	r1, r3
 800809e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	88fb      	ldrh	r3, [r7, #6]
 80080a4:	f7fa fb52 	bl	800274c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80080a8:	2300      	movs	r3, #0
 80080aa:	613b      	str	r3, [r7, #16]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	613b      	str	r3, [r7, #16]
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	613b      	str	r3, [r7, #16]
 80080bc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d019      	beq.n	80080fa <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	330c      	adds	r3, #12
 80080cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080d0:	e853 3f00 	ldrex	r3, [r3]
 80080d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80080d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	330c      	adds	r3, #12
 80080e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80080e6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80080e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ea:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80080ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80080ee:	e841 2300 	strex	r3, r2, [r1]
 80080f2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80080f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d1e5      	bne.n	80080c6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	3314      	adds	r3, #20
 8008100:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008104:	e853 3f00 	ldrex	r3, [r3]
 8008108:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800810a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800810c:	f043 0301 	orr.w	r3, r3, #1
 8008110:	657b      	str	r3, [r7, #84]	@ 0x54
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	3314      	adds	r3, #20
 8008118:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800811a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800811c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008120:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008122:	e841 2300 	strex	r3, r2, [r1]
 8008126:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800812a:	2b00      	cmp	r3, #0
 800812c:	d1e5      	bne.n	80080fa <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	3314      	adds	r3, #20
 8008134:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	e853 3f00 	ldrex	r3, [r3]
 800813c:	617b      	str	r3, [r7, #20]
   return(result);
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008144:	653b      	str	r3, [r7, #80]	@ 0x50
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	3314      	adds	r3, #20
 800814c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800814e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008150:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008152:	6a39      	ldr	r1, [r7, #32]
 8008154:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008156:	e841 2300 	strex	r3, r2, [r1]
 800815a:	61fb      	str	r3, [r7, #28]
   return(result);
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d1e5      	bne.n	800812e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8008162:	2300      	movs	r3, #0
}
 8008164:	4618      	mov	r0, r3
 8008166:	3760      	adds	r7, #96	@ 0x60
 8008168:	46bd      	mov	sp, r7
 800816a:	bd80      	pop	{r7, pc}
 800816c:	08007e49 	.word	0x08007e49
 8008170:	08007f75 	.word	0x08007f75
 8008174:	08007fb1 	.word	0x08007fb1

08008178 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008178:	b480      	push	{r7}
 800817a:	b089      	sub	sp, #36	@ 0x24
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	330c      	adds	r3, #12
 8008186:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	e853 3f00 	ldrex	r3, [r3]
 800818e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008196:	61fb      	str	r3, [r7, #28]
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	330c      	adds	r3, #12
 800819e:	69fa      	ldr	r2, [r7, #28]
 80081a0:	61ba      	str	r2, [r7, #24]
 80081a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a4:	6979      	ldr	r1, [r7, #20]
 80081a6:	69ba      	ldr	r2, [r7, #24]
 80081a8:	e841 2300 	strex	r3, r2, [r1]
 80081ac:	613b      	str	r3, [r7, #16]
   return(result);
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d1e5      	bne.n	8008180 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2220      	movs	r2, #32
 80081b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80081bc:	bf00      	nop
 80081be:	3724      	adds	r7, #36	@ 0x24
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b095      	sub	sp, #84	@ 0x54
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	330c      	adds	r3, #12
 80081d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081da:	e853 3f00 	ldrex	r3, [r3]
 80081de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	330c      	adds	r3, #12
 80081ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80081f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80081f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80081f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80081f8:	e841 2300 	strex	r3, r2, [r1]
 80081fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80081fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008200:	2b00      	cmp	r3, #0
 8008202:	d1e5      	bne.n	80081d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	3314      	adds	r3, #20
 800820a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800820c:	6a3b      	ldr	r3, [r7, #32]
 800820e:	e853 3f00 	ldrex	r3, [r3]
 8008212:	61fb      	str	r3, [r7, #28]
   return(result);
 8008214:	69fb      	ldr	r3, [r7, #28]
 8008216:	f023 0301 	bic.w	r3, r3, #1
 800821a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	3314      	adds	r3, #20
 8008222:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008224:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008226:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008228:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800822a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800822c:	e841 2300 	strex	r3, r2, [r1]
 8008230:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1e5      	bne.n	8008204 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800823c:	2b01      	cmp	r3, #1
 800823e:	d119      	bne.n	8008274 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	330c      	adds	r3, #12
 8008246:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	e853 3f00 	ldrex	r3, [r3]
 800824e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	f023 0310 	bic.w	r3, r3, #16
 8008256:	647b      	str	r3, [r7, #68]	@ 0x44
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	330c      	adds	r3, #12
 800825e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008260:	61ba      	str	r2, [r7, #24]
 8008262:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008264:	6979      	ldr	r1, [r7, #20]
 8008266:	69ba      	ldr	r2, [r7, #24]
 8008268:	e841 2300 	strex	r3, r2, [r1]
 800826c:	613b      	str	r3, [r7, #16]
   return(result);
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d1e5      	bne.n	8008240 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2220      	movs	r2, #32
 8008278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2200      	movs	r2, #0
 8008280:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008282:	bf00      	nop
 8008284:	3754      	adds	r7, #84	@ 0x54
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr

0800828e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b084      	sub	sp, #16
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800829a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2200      	movs	r2, #0
 80082a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2200      	movs	r2, #0
 80082a6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082a8:	68f8      	ldr	r0, [r7, #12]
 80082aa:	f7f8 ff03 	bl	80010b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082ae:	bf00      	nop
 80082b0:	3710      	adds	r7, #16
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}

080082b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80082b6:	b480      	push	{r7}
 80082b8:	b085      	sub	sp, #20
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082c4:	b2db      	uxtb	r3, r3
 80082c6:	2b21      	cmp	r3, #33	@ 0x21
 80082c8:	d13e      	bne.n	8008348 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	689b      	ldr	r3, [r3, #8]
 80082ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082d2:	d114      	bne.n	80082fe <UART_Transmit_IT+0x48>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	691b      	ldr	r3, [r3, #16]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d110      	bne.n	80082fe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6a1b      	ldr	r3, [r3, #32]
 80082e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	881b      	ldrh	r3, [r3, #0]
 80082e6:	461a      	mov	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80082f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a1b      	ldr	r3, [r3, #32]
 80082f6:	1c9a      	adds	r2, r3, #2
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	621a      	str	r2, [r3, #32]
 80082fc:	e008      	b.n	8008310 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6a1b      	ldr	r3, [r3, #32]
 8008302:	1c59      	adds	r1, r3, #1
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	6211      	str	r1, [r2, #32]
 8008308:	781a      	ldrb	r2, [r3, #0]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008314:	b29b      	uxth	r3, r3
 8008316:	3b01      	subs	r3, #1
 8008318:	b29b      	uxth	r3, r3
 800831a:	687a      	ldr	r2, [r7, #4]
 800831c:	4619      	mov	r1, r3
 800831e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008320:	2b00      	cmp	r3, #0
 8008322:	d10f      	bne.n	8008344 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	68da      	ldr	r2, [r3, #12]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008332:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	68da      	ldr	r2, [r3, #12]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008342:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008344:	2300      	movs	r3, #0
 8008346:	e000      	b.n	800834a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008348:	2302      	movs	r3, #2
  }
}
 800834a:	4618      	mov	r0, r3
 800834c:	3714      	adds	r7, #20
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr

08008356 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008356:	b580      	push	{r7, lr}
 8008358:	b082      	sub	sp, #8
 800835a:	af00      	add	r7, sp, #0
 800835c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	68da      	ldr	r2, [r3, #12]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800836c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2220      	movs	r2, #32
 8008372:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f7ff fd48 	bl	8007e0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800837c:	2300      	movs	r3, #0
}
 800837e:	4618      	mov	r0, r3
 8008380:	3708      	adds	r7, #8
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}

08008386 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008386:	b580      	push	{r7, lr}
 8008388:	b08c      	sub	sp, #48	@ 0x30
 800838a:	af00      	add	r7, sp, #0
 800838c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008394:	b2db      	uxtb	r3, r3
 8008396:	2b22      	cmp	r3, #34	@ 0x22
 8008398:	f040 80ae 	bne.w	80084f8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083a4:	d117      	bne.n	80083d6 <UART_Receive_IT+0x50>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	691b      	ldr	r3, [r3, #16]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d113      	bne.n	80083d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80083ae:	2300      	movs	r3, #0
 80083b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	b29b      	uxth	r3, r3
 80083c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083c4:	b29a      	uxth	r2, r3
 80083c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ce:	1c9a      	adds	r2, r3, #2
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80083d4:	e026      	b.n	8008424 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083da:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80083dc:	2300      	movs	r3, #0
 80083de:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083e8:	d007      	beq.n	80083fa <UART_Receive_IT+0x74>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	689b      	ldr	r3, [r3, #8]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d10a      	bne.n	8008408 <UART_Receive_IT+0x82>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	691b      	ldr	r3, [r3, #16]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d106      	bne.n	8008408 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	b2da      	uxtb	r2, r3
 8008402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008404:	701a      	strb	r2, [r3, #0]
 8008406:	e008      	b.n	800841a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	b2db      	uxtb	r3, r3
 8008410:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008414:	b2da      	uxtb	r2, r3
 8008416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008418:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800841e:	1c5a      	adds	r2, r3, #1
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008428:	b29b      	uxth	r3, r3
 800842a:	3b01      	subs	r3, #1
 800842c:	b29b      	uxth	r3, r3
 800842e:	687a      	ldr	r2, [r7, #4]
 8008430:	4619      	mov	r1, r3
 8008432:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008434:	2b00      	cmp	r3, #0
 8008436:	d15d      	bne.n	80084f4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	68da      	ldr	r2, [r3, #12]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f022 0220 	bic.w	r2, r2, #32
 8008446:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	68da      	ldr	r2, [r3, #12]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008456:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	695a      	ldr	r2, [r3, #20]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f022 0201 	bic.w	r2, r2, #1
 8008466:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2220      	movs	r2, #32
 800846c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2200      	movs	r2, #0
 8008474:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800847a:	2b01      	cmp	r3, #1
 800847c:	d135      	bne.n	80084ea <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2200      	movs	r2, #0
 8008482:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	330c      	adds	r3, #12
 800848a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	e853 3f00 	ldrex	r3, [r3]
 8008492:	613b      	str	r3, [r7, #16]
   return(result);
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	f023 0310 	bic.w	r3, r3, #16
 800849a:	627b      	str	r3, [r7, #36]	@ 0x24
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	330c      	adds	r3, #12
 80084a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084a4:	623a      	str	r2, [r7, #32]
 80084a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a8:	69f9      	ldr	r1, [r7, #28]
 80084aa:	6a3a      	ldr	r2, [r7, #32]
 80084ac:	e841 2300 	strex	r3, r2, [r1]
 80084b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80084b2:	69bb      	ldr	r3, [r7, #24]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d1e5      	bne.n	8008484 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f003 0310 	and.w	r3, r3, #16
 80084c2:	2b10      	cmp	r3, #16
 80084c4:	d10a      	bne.n	80084dc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80084c6:	2300      	movs	r3, #0
 80084c8:	60fb      	str	r3, [r7, #12]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	60fb      	str	r3, [r7, #12]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	60fb      	str	r3, [r7, #12]
 80084da:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80084e0:	4619      	mov	r1, r3
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f7f8 fdd0 	bl	8001088 <HAL_UARTEx_RxEventCallback>
 80084e8:	e002      	b.n	80084f0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7ff fc98 	bl	8007e20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80084f0:	2300      	movs	r3, #0
 80084f2:	e002      	b.n	80084fa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80084f4:	2300      	movs	r3, #0
 80084f6:	e000      	b.n	80084fa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80084f8:	2302      	movs	r3, #2
  }
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3730      	adds	r7, #48	@ 0x30
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
	...

08008504 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008504:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008508:	b0c0      	sub	sp, #256	@ 0x100
 800850a:	af00      	add	r7, sp, #0
 800850c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	691b      	ldr	r3, [r3, #16]
 8008518:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800851c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008520:	68d9      	ldr	r1, [r3, #12]
 8008522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	ea40 0301 	orr.w	r3, r0, r1
 800852c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800852e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008532:	689a      	ldr	r2, [r3, #8]
 8008534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008538:	691b      	ldr	r3, [r3, #16]
 800853a:	431a      	orrs	r2, r3
 800853c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008540:	695b      	ldr	r3, [r3, #20]
 8008542:	431a      	orrs	r2, r3
 8008544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008548:	69db      	ldr	r3, [r3, #28]
 800854a:	4313      	orrs	r3, r2
 800854c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800855c:	f021 010c 	bic.w	r1, r1, #12
 8008560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008564:	681a      	ldr	r2, [r3, #0]
 8008566:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800856a:	430b      	orrs	r3, r1
 800856c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800856e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	695b      	ldr	r3, [r3, #20]
 8008576:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800857a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800857e:	6999      	ldr	r1, [r3, #24]
 8008580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	ea40 0301 	orr.w	r3, r0, r1
 800858a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800858c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	4b8f      	ldr	r3, [pc, #572]	@ (80087d0 <UART_SetConfig+0x2cc>)
 8008594:	429a      	cmp	r2, r3
 8008596:	d005      	beq.n	80085a4 <UART_SetConfig+0xa0>
 8008598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	4b8d      	ldr	r3, [pc, #564]	@ (80087d4 <UART_SetConfig+0x2d0>)
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d104      	bne.n	80085ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80085a4:	f7fe f9c6 	bl	8006934 <HAL_RCC_GetPCLK2Freq>
 80085a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80085ac:	e003      	b.n	80085b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80085ae:	f7fe f9ad 	bl	800690c <HAL_RCC_GetPCLK1Freq>
 80085b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085ba:	69db      	ldr	r3, [r3, #28]
 80085bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085c0:	f040 810c 	bne.w	80087dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80085c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085c8:	2200      	movs	r2, #0
 80085ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80085ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80085d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80085d6:	4622      	mov	r2, r4
 80085d8:	462b      	mov	r3, r5
 80085da:	1891      	adds	r1, r2, r2
 80085dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80085de:	415b      	adcs	r3, r3
 80085e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80085e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80085e6:	4621      	mov	r1, r4
 80085e8:	eb12 0801 	adds.w	r8, r2, r1
 80085ec:	4629      	mov	r1, r5
 80085ee:	eb43 0901 	adc.w	r9, r3, r1
 80085f2:	f04f 0200 	mov.w	r2, #0
 80085f6:	f04f 0300 	mov.w	r3, #0
 80085fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80085fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008602:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008606:	4690      	mov	r8, r2
 8008608:	4699      	mov	r9, r3
 800860a:	4623      	mov	r3, r4
 800860c:	eb18 0303 	adds.w	r3, r8, r3
 8008610:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008614:	462b      	mov	r3, r5
 8008616:	eb49 0303 	adc.w	r3, r9, r3
 800861a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800861e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	2200      	movs	r2, #0
 8008626:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800862a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800862e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008632:	460b      	mov	r3, r1
 8008634:	18db      	adds	r3, r3, r3
 8008636:	653b      	str	r3, [r7, #80]	@ 0x50
 8008638:	4613      	mov	r3, r2
 800863a:	eb42 0303 	adc.w	r3, r2, r3
 800863e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008640:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008644:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008648:	f7f8 fb88 	bl	8000d5c <__aeabi_uldivmod>
 800864c:	4602      	mov	r2, r0
 800864e:	460b      	mov	r3, r1
 8008650:	4b61      	ldr	r3, [pc, #388]	@ (80087d8 <UART_SetConfig+0x2d4>)
 8008652:	fba3 2302 	umull	r2, r3, r3, r2
 8008656:	095b      	lsrs	r3, r3, #5
 8008658:	011c      	lsls	r4, r3, #4
 800865a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800865e:	2200      	movs	r2, #0
 8008660:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008664:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008668:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800866c:	4642      	mov	r2, r8
 800866e:	464b      	mov	r3, r9
 8008670:	1891      	adds	r1, r2, r2
 8008672:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008674:	415b      	adcs	r3, r3
 8008676:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008678:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800867c:	4641      	mov	r1, r8
 800867e:	eb12 0a01 	adds.w	sl, r2, r1
 8008682:	4649      	mov	r1, r9
 8008684:	eb43 0b01 	adc.w	fp, r3, r1
 8008688:	f04f 0200 	mov.w	r2, #0
 800868c:	f04f 0300 	mov.w	r3, #0
 8008690:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008694:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008698:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800869c:	4692      	mov	sl, r2
 800869e:	469b      	mov	fp, r3
 80086a0:	4643      	mov	r3, r8
 80086a2:	eb1a 0303 	adds.w	r3, sl, r3
 80086a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80086aa:	464b      	mov	r3, r9
 80086ac:	eb4b 0303 	adc.w	r3, fp, r3
 80086b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80086b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086b8:	685b      	ldr	r3, [r3, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80086c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80086c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80086c8:	460b      	mov	r3, r1
 80086ca:	18db      	adds	r3, r3, r3
 80086cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80086ce:	4613      	mov	r3, r2
 80086d0:	eb42 0303 	adc.w	r3, r2, r3
 80086d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80086d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80086da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80086de:	f7f8 fb3d 	bl	8000d5c <__aeabi_uldivmod>
 80086e2:	4602      	mov	r2, r0
 80086e4:	460b      	mov	r3, r1
 80086e6:	4611      	mov	r1, r2
 80086e8:	4b3b      	ldr	r3, [pc, #236]	@ (80087d8 <UART_SetConfig+0x2d4>)
 80086ea:	fba3 2301 	umull	r2, r3, r3, r1
 80086ee:	095b      	lsrs	r3, r3, #5
 80086f0:	2264      	movs	r2, #100	@ 0x64
 80086f2:	fb02 f303 	mul.w	r3, r2, r3
 80086f6:	1acb      	subs	r3, r1, r3
 80086f8:	00db      	lsls	r3, r3, #3
 80086fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80086fe:	4b36      	ldr	r3, [pc, #216]	@ (80087d8 <UART_SetConfig+0x2d4>)
 8008700:	fba3 2302 	umull	r2, r3, r3, r2
 8008704:	095b      	lsrs	r3, r3, #5
 8008706:	005b      	lsls	r3, r3, #1
 8008708:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800870c:	441c      	add	r4, r3
 800870e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008712:	2200      	movs	r2, #0
 8008714:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008718:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800871c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008720:	4642      	mov	r2, r8
 8008722:	464b      	mov	r3, r9
 8008724:	1891      	adds	r1, r2, r2
 8008726:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008728:	415b      	adcs	r3, r3
 800872a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800872c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008730:	4641      	mov	r1, r8
 8008732:	1851      	adds	r1, r2, r1
 8008734:	6339      	str	r1, [r7, #48]	@ 0x30
 8008736:	4649      	mov	r1, r9
 8008738:	414b      	adcs	r3, r1
 800873a:	637b      	str	r3, [r7, #52]	@ 0x34
 800873c:	f04f 0200 	mov.w	r2, #0
 8008740:	f04f 0300 	mov.w	r3, #0
 8008744:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008748:	4659      	mov	r1, fp
 800874a:	00cb      	lsls	r3, r1, #3
 800874c:	4651      	mov	r1, sl
 800874e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008752:	4651      	mov	r1, sl
 8008754:	00ca      	lsls	r2, r1, #3
 8008756:	4610      	mov	r0, r2
 8008758:	4619      	mov	r1, r3
 800875a:	4603      	mov	r3, r0
 800875c:	4642      	mov	r2, r8
 800875e:	189b      	adds	r3, r3, r2
 8008760:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008764:	464b      	mov	r3, r9
 8008766:	460a      	mov	r2, r1
 8008768:	eb42 0303 	adc.w	r3, r2, r3
 800876c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	2200      	movs	r2, #0
 8008778:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800877c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008780:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008784:	460b      	mov	r3, r1
 8008786:	18db      	adds	r3, r3, r3
 8008788:	62bb      	str	r3, [r7, #40]	@ 0x28
 800878a:	4613      	mov	r3, r2
 800878c:	eb42 0303 	adc.w	r3, r2, r3
 8008790:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008792:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008796:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800879a:	f7f8 fadf 	bl	8000d5c <__aeabi_uldivmod>
 800879e:	4602      	mov	r2, r0
 80087a0:	460b      	mov	r3, r1
 80087a2:	4b0d      	ldr	r3, [pc, #52]	@ (80087d8 <UART_SetConfig+0x2d4>)
 80087a4:	fba3 1302 	umull	r1, r3, r3, r2
 80087a8:	095b      	lsrs	r3, r3, #5
 80087aa:	2164      	movs	r1, #100	@ 0x64
 80087ac:	fb01 f303 	mul.w	r3, r1, r3
 80087b0:	1ad3      	subs	r3, r2, r3
 80087b2:	00db      	lsls	r3, r3, #3
 80087b4:	3332      	adds	r3, #50	@ 0x32
 80087b6:	4a08      	ldr	r2, [pc, #32]	@ (80087d8 <UART_SetConfig+0x2d4>)
 80087b8:	fba2 2303 	umull	r2, r3, r2, r3
 80087bc:	095b      	lsrs	r3, r3, #5
 80087be:	f003 0207 	and.w	r2, r3, #7
 80087c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4422      	add	r2, r4
 80087ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80087cc:	e106      	b.n	80089dc <UART_SetConfig+0x4d8>
 80087ce:	bf00      	nop
 80087d0:	40011000 	.word	0x40011000
 80087d4:	40011400 	.word	0x40011400
 80087d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80087dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087e0:	2200      	movs	r2, #0
 80087e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80087e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80087ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80087ee:	4642      	mov	r2, r8
 80087f0:	464b      	mov	r3, r9
 80087f2:	1891      	adds	r1, r2, r2
 80087f4:	6239      	str	r1, [r7, #32]
 80087f6:	415b      	adcs	r3, r3
 80087f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80087fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80087fe:	4641      	mov	r1, r8
 8008800:	1854      	adds	r4, r2, r1
 8008802:	4649      	mov	r1, r9
 8008804:	eb43 0501 	adc.w	r5, r3, r1
 8008808:	f04f 0200 	mov.w	r2, #0
 800880c:	f04f 0300 	mov.w	r3, #0
 8008810:	00eb      	lsls	r3, r5, #3
 8008812:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008816:	00e2      	lsls	r2, r4, #3
 8008818:	4614      	mov	r4, r2
 800881a:	461d      	mov	r5, r3
 800881c:	4643      	mov	r3, r8
 800881e:	18e3      	adds	r3, r4, r3
 8008820:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008824:	464b      	mov	r3, r9
 8008826:	eb45 0303 	adc.w	r3, r5, r3
 800882a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800882e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800883a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800883e:	f04f 0200 	mov.w	r2, #0
 8008842:	f04f 0300 	mov.w	r3, #0
 8008846:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800884a:	4629      	mov	r1, r5
 800884c:	008b      	lsls	r3, r1, #2
 800884e:	4621      	mov	r1, r4
 8008850:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008854:	4621      	mov	r1, r4
 8008856:	008a      	lsls	r2, r1, #2
 8008858:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800885c:	f7f8 fa7e 	bl	8000d5c <__aeabi_uldivmod>
 8008860:	4602      	mov	r2, r0
 8008862:	460b      	mov	r3, r1
 8008864:	4b60      	ldr	r3, [pc, #384]	@ (80089e8 <UART_SetConfig+0x4e4>)
 8008866:	fba3 2302 	umull	r2, r3, r3, r2
 800886a:	095b      	lsrs	r3, r3, #5
 800886c:	011c      	lsls	r4, r3, #4
 800886e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008872:	2200      	movs	r2, #0
 8008874:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008878:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800887c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008880:	4642      	mov	r2, r8
 8008882:	464b      	mov	r3, r9
 8008884:	1891      	adds	r1, r2, r2
 8008886:	61b9      	str	r1, [r7, #24]
 8008888:	415b      	adcs	r3, r3
 800888a:	61fb      	str	r3, [r7, #28]
 800888c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008890:	4641      	mov	r1, r8
 8008892:	1851      	adds	r1, r2, r1
 8008894:	6139      	str	r1, [r7, #16]
 8008896:	4649      	mov	r1, r9
 8008898:	414b      	adcs	r3, r1
 800889a:	617b      	str	r3, [r7, #20]
 800889c:	f04f 0200 	mov.w	r2, #0
 80088a0:	f04f 0300 	mov.w	r3, #0
 80088a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80088a8:	4659      	mov	r1, fp
 80088aa:	00cb      	lsls	r3, r1, #3
 80088ac:	4651      	mov	r1, sl
 80088ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088b2:	4651      	mov	r1, sl
 80088b4:	00ca      	lsls	r2, r1, #3
 80088b6:	4610      	mov	r0, r2
 80088b8:	4619      	mov	r1, r3
 80088ba:	4603      	mov	r3, r0
 80088bc:	4642      	mov	r2, r8
 80088be:	189b      	adds	r3, r3, r2
 80088c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80088c4:	464b      	mov	r3, r9
 80088c6:	460a      	mov	r2, r1
 80088c8:	eb42 0303 	adc.w	r3, r2, r3
 80088cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80088d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	2200      	movs	r2, #0
 80088d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80088da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80088dc:	f04f 0200 	mov.w	r2, #0
 80088e0:	f04f 0300 	mov.w	r3, #0
 80088e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80088e8:	4649      	mov	r1, r9
 80088ea:	008b      	lsls	r3, r1, #2
 80088ec:	4641      	mov	r1, r8
 80088ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80088f2:	4641      	mov	r1, r8
 80088f4:	008a      	lsls	r2, r1, #2
 80088f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80088fa:	f7f8 fa2f 	bl	8000d5c <__aeabi_uldivmod>
 80088fe:	4602      	mov	r2, r0
 8008900:	460b      	mov	r3, r1
 8008902:	4611      	mov	r1, r2
 8008904:	4b38      	ldr	r3, [pc, #224]	@ (80089e8 <UART_SetConfig+0x4e4>)
 8008906:	fba3 2301 	umull	r2, r3, r3, r1
 800890a:	095b      	lsrs	r3, r3, #5
 800890c:	2264      	movs	r2, #100	@ 0x64
 800890e:	fb02 f303 	mul.w	r3, r2, r3
 8008912:	1acb      	subs	r3, r1, r3
 8008914:	011b      	lsls	r3, r3, #4
 8008916:	3332      	adds	r3, #50	@ 0x32
 8008918:	4a33      	ldr	r2, [pc, #204]	@ (80089e8 <UART_SetConfig+0x4e4>)
 800891a:	fba2 2303 	umull	r2, r3, r2, r3
 800891e:	095b      	lsrs	r3, r3, #5
 8008920:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008924:	441c      	add	r4, r3
 8008926:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800892a:	2200      	movs	r2, #0
 800892c:	673b      	str	r3, [r7, #112]	@ 0x70
 800892e:	677a      	str	r2, [r7, #116]	@ 0x74
 8008930:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008934:	4642      	mov	r2, r8
 8008936:	464b      	mov	r3, r9
 8008938:	1891      	adds	r1, r2, r2
 800893a:	60b9      	str	r1, [r7, #8]
 800893c:	415b      	adcs	r3, r3
 800893e:	60fb      	str	r3, [r7, #12]
 8008940:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008944:	4641      	mov	r1, r8
 8008946:	1851      	adds	r1, r2, r1
 8008948:	6039      	str	r1, [r7, #0]
 800894a:	4649      	mov	r1, r9
 800894c:	414b      	adcs	r3, r1
 800894e:	607b      	str	r3, [r7, #4]
 8008950:	f04f 0200 	mov.w	r2, #0
 8008954:	f04f 0300 	mov.w	r3, #0
 8008958:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800895c:	4659      	mov	r1, fp
 800895e:	00cb      	lsls	r3, r1, #3
 8008960:	4651      	mov	r1, sl
 8008962:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008966:	4651      	mov	r1, sl
 8008968:	00ca      	lsls	r2, r1, #3
 800896a:	4610      	mov	r0, r2
 800896c:	4619      	mov	r1, r3
 800896e:	4603      	mov	r3, r0
 8008970:	4642      	mov	r2, r8
 8008972:	189b      	adds	r3, r3, r2
 8008974:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008976:	464b      	mov	r3, r9
 8008978:	460a      	mov	r2, r1
 800897a:	eb42 0303 	adc.w	r3, r2, r3
 800897e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	2200      	movs	r2, #0
 8008988:	663b      	str	r3, [r7, #96]	@ 0x60
 800898a:	667a      	str	r2, [r7, #100]	@ 0x64
 800898c:	f04f 0200 	mov.w	r2, #0
 8008990:	f04f 0300 	mov.w	r3, #0
 8008994:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008998:	4649      	mov	r1, r9
 800899a:	008b      	lsls	r3, r1, #2
 800899c:	4641      	mov	r1, r8
 800899e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80089a2:	4641      	mov	r1, r8
 80089a4:	008a      	lsls	r2, r1, #2
 80089a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80089aa:	f7f8 f9d7 	bl	8000d5c <__aeabi_uldivmod>
 80089ae:	4602      	mov	r2, r0
 80089b0:	460b      	mov	r3, r1
 80089b2:	4b0d      	ldr	r3, [pc, #52]	@ (80089e8 <UART_SetConfig+0x4e4>)
 80089b4:	fba3 1302 	umull	r1, r3, r3, r2
 80089b8:	095b      	lsrs	r3, r3, #5
 80089ba:	2164      	movs	r1, #100	@ 0x64
 80089bc:	fb01 f303 	mul.w	r3, r1, r3
 80089c0:	1ad3      	subs	r3, r2, r3
 80089c2:	011b      	lsls	r3, r3, #4
 80089c4:	3332      	adds	r3, #50	@ 0x32
 80089c6:	4a08      	ldr	r2, [pc, #32]	@ (80089e8 <UART_SetConfig+0x4e4>)
 80089c8:	fba2 2303 	umull	r2, r3, r2, r3
 80089cc:	095b      	lsrs	r3, r3, #5
 80089ce:	f003 020f 	and.w	r2, r3, #15
 80089d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4422      	add	r2, r4
 80089da:	609a      	str	r2, [r3, #8]
}
 80089dc:	bf00      	nop
 80089de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80089e2:	46bd      	mov	sp, r7
 80089e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80089e8:	51eb851f 	.word	0x51eb851f

080089ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80089ec:	b084      	sub	sp, #16
 80089ee:	b580      	push	{r7, lr}
 80089f0:	b084      	sub	sp, #16
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	6078      	str	r0, [r7, #4]
 80089f6:	f107 001c 	add.w	r0, r7, #28
 80089fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80089fe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d123      	bne.n	8008a4e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a0a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	68db      	ldr	r3, [r3, #12]
 8008a16:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008a1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	68db      	ldr	r3, [r3, #12]
 8008a26:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008a2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d105      	bne.n	8008a42 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	68db      	ldr	r3, [r3, #12]
 8008a3a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f001 fae8 	bl	800a018 <USB_CoreReset>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	73fb      	strb	r3, [r7, #15]
 8008a4c:	e01b      	b.n	8008a86 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	68db      	ldr	r3, [r3, #12]
 8008a52:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f001 fadc 	bl	800a018 <USB_CoreReset>
 8008a60:	4603      	mov	r3, r0
 8008a62:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008a64:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d106      	bne.n	8008a7a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a70:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	639a      	str	r2, [r3, #56]	@ 0x38
 8008a78:	e005      	b.n	8008a86 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a7e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008a86:	7fbb      	ldrb	r3, [r7, #30]
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d10b      	bne.n	8008aa4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	689b      	ldr	r3, [r3, #8]
 8008a90:	f043 0206 	orr.w	r2, r3, #6
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	f043 0220 	orr.w	r2, r3, #32
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3710      	adds	r7, #16
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008ab0:	b004      	add	sp, #16
 8008ab2:	4770      	bx	lr

08008ab4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b087      	sub	sp, #28
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	60b9      	str	r1, [r7, #8]
 8008abe:	4613      	mov	r3, r2
 8008ac0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008ac2:	79fb      	ldrb	r3, [r7, #7]
 8008ac4:	2b02      	cmp	r3, #2
 8008ac6:	d165      	bne.n	8008b94 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	4a41      	ldr	r2, [pc, #260]	@ (8008bd0 <USB_SetTurnaroundTime+0x11c>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d906      	bls.n	8008ade <USB_SetTurnaroundTime+0x2a>
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	4a40      	ldr	r2, [pc, #256]	@ (8008bd4 <USB_SetTurnaroundTime+0x120>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d202      	bcs.n	8008ade <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008ad8:	230f      	movs	r3, #15
 8008ada:	617b      	str	r3, [r7, #20]
 8008adc:	e062      	b.n	8008ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	4a3c      	ldr	r2, [pc, #240]	@ (8008bd4 <USB_SetTurnaroundTime+0x120>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d306      	bcc.n	8008af4 <USB_SetTurnaroundTime+0x40>
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	4a3b      	ldr	r2, [pc, #236]	@ (8008bd8 <USB_SetTurnaroundTime+0x124>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d202      	bcs.n	8008af4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008aee:	230e      	movs	r3, #14
 8008af0:	617b      	str	r3, [r7, #20]
 8008af2:	e057      	b.n	8008ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	4a38      	ldr	r2, [pc, #224]	@ (8008bd8 <USB_SetTurnaroundTime+0x124>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d306      	bcc.n	8008b0a <USB_SetTurnaroundTime+0x56>
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	4a37      	ldr	r2, [pc, #220]	@ (8008bdc <USB_SetTurnaroundTime+0x128>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d202      	bcs.n	8008b0a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008b04:	230d      	movs	r3, #13
 8008b06:	617b      	str	r3, [r7, #20]
 8008b08:	e04c      	b.n	8008ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	4a33      	ldr	r2, [pc, #204]	@ (8008bdc <USB_SetTurnaroundTime+0x128>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d306      	bcc.n	8008b20 <USB_SetTurnaroundTime+0x6c>
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	4a32      	ldr	r2, [pc, #200]	@ (8008be0 <USB_SetTurnaroundTime+0x12c>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d802      	bhi.n	8008b20 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008b1a:	230c      	movs	r3, #12
 8008b1c:	617b      	str	r3, [r7, #20]
 8008b1e:	e041      	b.n	8008ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	4a2f      	ldr	r2, [pc, #188]	@ (8008be0 <USB_SetTurnaroundTime+0x12c>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d906      	bls.n	8008b36 <USB_SetTurnaroundTime+0x82>
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	4a2e      	ldr	r2, [pc, #184]	@ (8008be4 <USB_SetTurnaroundTime+0x130>)
 8008b2c:	4293      	cmp	r3, r2
 8008b2e:	d802      	bhi.n	8008b36 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008b30:	230b      	movs	r3, #11
 8008b32:	617b      	str	r3, [r7, #20]
 8008b34:	e036      	b.n	8008ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	4a2a      	ldr	r2, [pc, #168]	@ (8008be4 <USB_SetTurnaroundTime+0x130>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d906      	bls.n	8008b4c <USB_SetTurnaroundTime+0x98>
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	4a29      	ldr	r2, [pc, #164]	@ (8008be8 <USB_SetTurnaroundTime+0x134>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d802      	bhi.n	8008b4c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008b46:	230a      	movs	r3, #10
 8008b48:	617b      	str	r3, [r7, #20]
 8008b4a:	e02b      	b.n	8008ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	4a26      	ldr	r2, [pc, #152]	@ (8008be8 <USB_SetTurnaroundTime+0x134>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d906      	bls.n	8008b62 <USB_SetTurnaroundTime+0xae>
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	4a25      	ldr	r2, [pc, #148]	@ (8008bec <USB_SetTurnaroundTime+0x138>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d202      	bcs.n	8008b62 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008b5c:	2309      	movs	r3, #9
 8008b5e:	617b      	str	r3, [r7, #20]
 8008b60:	e020      	b.n	8008ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	4a21      	ldr	r2, [pc, #132]	@ (8008bec <USB_SetTurnaroundTime+0x138>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d306      	bcc.n	8008b78 <USB_SetTurnaroundTime+0xc4>
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	4a20      	ldr	r2, [pc, #128]	@ (8008bf0 <USB_SetTurnaroundTime+0x13c>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d802      	bhi.n	8008b78 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008b72:	2308      	movs	r3, #8
 8008b74:	617b      	str	r3, [r7, #20]
 8008b76:	e015      	b.n	8008ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	4a1d      	ldr	r2, [pc, #116]	@ (8008bf0 <USB_SetTurnaroundTime+0x13c>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d906      	bls.n	8008b8e <USB_SetTurnaroundTime+0xda>
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	4a1c      	ldr	r2, [pc, #112]	@ (8008bf4 <USB_SetTurnaroundTime+0x140>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d202      	bcs.n	8008b8e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008b88:	2307      	movs	r3, #7
 8008b8a:	617b      	str	r3, [r7, #20]
 8008b8c:	e00a      	b.n	8008ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008b8e:	2306      	movs	r3, #6
 8008b90:	617b      	str	r3, [r7, #20]
 8008b92:	e007      	b.n	8008ba4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008b94:	79fb      	ldrb	r3, [r7, #7]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d102      	bne.n	8008ba0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008b9a:	2309      	movs	r3, #9
 8008b9c:	617b      	str	r3, [r7, #20]
 8008b9e:	e001      	b.n	8008ba4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008ba0:	2309      	movs	r3, #9
 8008ba2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	68db      	ldr	r3, [r3, #12]
 8008ba8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	68da      	ldr	r2, [r3, #12]
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	029b      	lsls	r3, r3, #10
 8008bb8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008bbc:	431a      	orrs	r2, r3
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008bc2:	2300      	movs	r3, #0
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	371c      	adds	r7, #28
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr
 8008bd0:	00d8acbf 	.word	0x00d8acbf
 8008bd4:	00e4e1c0 	.word	0x00e4e1c0
 8008bd8:	00f42400 	.word	0x00f42400
 8008bdc:	01067380 	.word	0x01067380
 8008be0:	011a499f 	.word	0x011a499f
 8008be4:	01312cff 	.word	0x01312cff
 8008be8:	014ca43f 	.word	0x014ca43f
 8008bec:	016e3600 	.word	0x016e3600
 8008bf0:	01a6ab1f 	.word	0x01a6ab1f
 8008bf4:	01e84800 	.word	0x01e84800

08008bf8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b083      	sub	sp, #12
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	f043 0201 	orr.w	r2, r3, #1
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008c0c:	2300      	movs	r3, #0
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	370c      	adds	r7, #12
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr

08008c1a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c1a:	b480      	push	{r7}
 8008c1c:	b083      	sub	sp, #12
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	f023 0201 	bic.w	r2, r3, #1
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008c2e:	2300      	movs	r3, #0
}
 8008c30:	4618      	mov	r0, r3
 8008c32:	370c      	adds	r7, #12
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr

08008c3c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	460b      	mov	r3, r1
 8008c46:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	68db      	ldr	r3, [r3, #12]
 8008c50:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008c58:	78fb      	ldrb	r3, [r7, #3]
 8008c5a:	2b01      	cmp	r3, #1
 8008c5c:	d115      	bne.n	8008c8a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	68db      	ldr	r3, [r3, #12]
 8008c62:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008c6a:	200a      	movs	r0, #10
 8008c6c:	f7f9 fb3c 	bl	80022e8 <HAL_Delay>
      ms += 10U;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	330a      	adds	r3, #10
 8008c74:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	f001 f93f 	bl	8009efa <USB_GetMode>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	d01e      	beq.n	8008cc0 <USB_SetCurrentMode+0x84>
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2bc7      	cmp	r3, #199	@ 0xc7
 8008c86:	d9f0      	bls.n	8008c6a <USB_SetCurrentMode+0x2e>
 8008c88:	e01a      	b.n	8008cc0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008c8a:	78fb      	ldrb	r3, [r7, #3]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d115      	bne.n	8008cbc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	68db      	ldr	r3, [r3, #12]
 8008c94:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008c9c:	200a      	movs	r0, #10
 8008c9e:	f7f9 fb23 	bl	80022e8 <HAL_Delay>
      ms += 10U;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	330a      	adds	r3, #10
 8008ca6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f001 f926 	bl	8009efa <USB_GetMode>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d005      	beq.n	8008cc0 <USB_SetCurrentMode+0x84>
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2bc7      	cmp	r3, #199	@ 0xc7
 8008cb8:	d9f0      	bls.n	8008c9c <USB_SetCurrentMode+0x60>
 8008cba:	e001      	b.n	8008cc0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	e005      	b.n	8008ccc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2bc8      	cmp	r3, #200	@ 0xc8
 8008cc4:	d101      	bne.n	8008cca <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	e000      	b.n	8008ccc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008cca:	2300      	movs	r3, #0
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3710      	adds	r7, #16
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008cd4:	b084      	sub	sp, #16
 8008cd6:	b580      	push	{r7, lr}
 8008cd8:	b086      	sub	sp, #24
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	6078      	str	r0, [r7, #4]
 8008cde:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008ce2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008cee:	2300      	movs	r3, #0
 8008cf0:	613b      	str	r3, [r7, #16]
 8008cf2:	e009      	b.n	8008d08 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	3340      	adds	r3, #64	@ 0x40
 8008cfa:	009b      	lsls	r3, r3, #2
 8008cfc:	4413      	add	r3, r2
 8008cfe:	2200      	movs	r2, #0
 8008d00:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	3301      	adds	r3, #1
 8008d06:	613b      	str	r3, [r7, #16]
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	2b0e      	cmp	r3, #14
 8008d0c:	d9f2      	bls.n	8008cf4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008d0e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d11c      	bne.n	8008d50 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	68fa      	ldr	r2, [r7, #12]
 8008d20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008d24:	f043 0302 	orr.w	r3, r3, #2
 8008d28:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d2e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d3a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d46:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	639a      	str	r2, [r3, #56]	@ 0x38
 8008d4e:	e00b      	b.n	8008d68 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d54:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d60:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008d6e:	461a      	mov	r2, r3
 8008d70:	2300      	movs	r3, #0
 8008d72:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008d74:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008d78:	2b01      	cmp	r3, #1
 8008d7a:	d10d      	bne.n	8008d98 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008d7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d104      	bne.n	8008d8e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008d84:	2100      	movs	r1, #0
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f000 f968 	bl	800905c <USB_SetDevSpeed>
 8008d8c:	e008      	b.n	8008da0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008d8e:	2101      	movs	r1, #1
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 f963 	bl	800905c <USB_SetDevSpeed>
 8008d96:	e003      	b.n	8008da0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008d98:	2103      	movs	r1, #3
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f000 f95e 	bl	800905c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008da0:	2110      	movs	r1, #16
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 f8fa 	bl	8008f9c <USB_FlushTxFifo>
 8008da8:	4603      	mov	r3, r0
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d001      	beq.n	8008db2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008dae:	2301      	movs	r3, #1
 8008db0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 f924 	bl	8009000 <USB_FlushRxFifo>
 8008db8:	4603      	mov	r3, r0
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d001      	beq.n	8008dc2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dc8:	461a      	mov	r2, r3
 8008dca:	2300      	movs	r3, #0
 8008dcc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dd4:	461a      	mov	r2, r3
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008de0:	461a      	mov	r2, r3
 8008de2:	2300      	movs	r3, #0
 8008de4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008de6:	2300      	movs	r3, #0
 8008de8:	613b      	str	r3, [r7, #16]
 8008dea:	e043      	b.n	8008e74 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	015a      	lsls	r2, r3, #5
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	4413      	add	r3, r2
 8008df4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008dfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e02:	d118      	bne.n	8008e36 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d10a      	bne.n	8008e20 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	015a      	lsls	r2, r3, #5
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	4413      	add	r3, r2
 8008e12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e16:	461a      	mov	r2, r3
 8008e18:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008e1c:	6013      	str	r3, [r2, #0]
 8008e1e:	e013      	b.n	8008e48 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	015a      	lsls	r2, r3, #5
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	4413      	add	r3, r2
 8008e28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008e32:	6013      	str	r3, [r2, #0]
 8008e34:	e008      	b.n	8008e48 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	015a      	lsls	r2, r3, #5
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	4413      	add	r3, r2
 8008e3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e42:	461a      	mov	r2, r3
 8008e44:	2300      	movs	r3, #0
 8008e46:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008e48:	693b      	ldr	r3, [r7, #16]
 8008e4a:	015a      	lsls	r2, r3, #5
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	4413      	add	r3, r2
 8008e50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e54:	461a      	mov	r2, r3
 8008e56:	2300      	movs	r3, #0
 8008e58:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008e5a:	693b      	ldr	r3, [r7, #16]
 8008e5c:	015a      	lsls	r2, r3, #5
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	4413      	add	r3, r2
 8008e62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e66:	461a      	mov	r2, r3
 8008e68:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008e6c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e6e:	693b      	ldr	r3, [r7, #16]
 8008e70:	3301      	adds	r3, #1
 8008e72:	613b      	str	r3, [r7, #16]
 8008e74:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008e78:	461a      	mov	r2, r3
 8008e7a:	693b      	ldr	r3, [r7, #16]
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d3b5      	bcc.n	8008dec <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e80:	2300      	movs	r3, #0
 8008e82:	613b      	str	r3, [r7, #16]
 8008e84:	e043      	b.n	8008f0e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	015a      	lsls	r2, r3, #5
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	4413      	add	r3, r2
 8008e8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e9c:	d118      	bne.n	8008ed0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d10a      	bne.n	8008eba <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	015a      	lsls	r2, r3, #5
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	4413      	add	r3, r2
 8008eac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008eb0:	461a      	mov	r2, r3
 8008eb2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008eb6:	6013      	str	r3, [r2, #0]
 8008eb8:	e013      	b.n	8008ee2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	015a      	lsls	r2, r3, #5
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	4413      	add	r3, r2
 8008ec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ec6:	461a      	mov	r2, r3
 8008ec8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008ecc:	6013      	str	r3, [r2, #0]
 8008ece:	e008      	b.n	8008ee2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	015a      	lsls	r2, r3, #5
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	4413      	add	r3, r2
 8008ed8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008edc:	461a      	mov	r2, r3
 8008ede:	2300      	movs	r3, #0
 8008ee0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	015a      	lsls	r2, r3, #5
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	4413      	add	r3, r2
 8008eea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008eee:	461a      	mov	r2, r3
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	015a      	lsls	r2, r3, #5
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	4413      	add	r3, r2
 8008efc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f00:	461a      	mov	r2, r3
 8008f02:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008f06:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	3301      	adds	r3, #1
 8008f0c:	613b      	str	r3, [r7, #16]
 8008f0e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008f12:	461a      	mov	r2, r3
 8008f14:	693b      	ldr	r3, [r7, #16]
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d3b5      	bcc.n	8008e86 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f20:	691b      	ldr	r3, [r3, #16]
 8008f22:	68fa      	ldr	r2, [r7, #12]
 8008f24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008f28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f2c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2200      	movs	r2, #0
 8008f32:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008f3a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008f3c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d105      	bne.n	8008f50 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	699b      	ldr	r3, [r3, #24]
 8008f48:	f043 0210 	orr.w	r2, r3, #16
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	699a      	ldr	r2, [r3, #24]
 8008f54:	4b10      	ldr	r3, [pc, #64]	@ (8008f98 <USB_DevInit+0x2c4>)
 8008f56:	4313      	orrs	r3, r2
 8008f58:	687a      	ldr	r2, [r7, #4]
 8008f5a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008f5c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d005      	beq.n	8008f70 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	699b      	ldr	r3, [r3, #24]
 8008f68:	f043 0208 	orr.w	r2, r3, #8
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008f70:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d107      	bne.n	8008f88 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	699b      	ldr	r3, [r3, #24]
 8008f7c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f80:	f043 0304 	orr.w	r3, r3, #4
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008f88:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3718      	adds	r7, #24
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008f94:	b004      	add	sp, #16
 8008f96:	4770      	bx	lr
 8008f98:	803c3800 	.word	0x803c3800

08008f9c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b085      	sub	sp, #20
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	3301      	adds	r3, #1
 8008fae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008fb6:	d901      	bls.n	8008fbc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008fb8:	2303      	movs	r3, #3
 8008fba:	e01b      	b.n	8008ff4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	691b      	ldr	r3, [r3, #16]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	daf2      	bge.n	8008faa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	019b      	lsls	r3, r3, #6
 8008fcc:	f043 0220 	orr.w	r2, r3, #32
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	3301      	adds	r3, #1
 8008fd8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008fe0:	d901      	bls.n	8008fe6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008fe2:	2303      	movs	r3, #3
 8008fe4:	e006      	b.n	8008ff4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	691b      	ldr	r3, [r3, #16]
 8008fea:	f003 0320 	and.w	r3, r3, #32
 8008fee:	2b20      	cmp	r3, #32
 8008ff0:	d0f0      	beq.n	8008fd4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008ff2:	2300      	movs	r3, #0
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3714      	adds	r7, #20
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr

08009000 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009000:	b480      	push	{r7}
 8009002:	b085      	sub	sp, #20
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009008:	2300      	movs	r3, #0
 800900a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	3301      	adds	r3, #1
 8009010:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009018:	d901      	bls.n	800901e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800901a:	2303      	movs	r3, #3
 800901c:	e018      	b.n	8009050 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	691b      	ldr	r3, [r3, #16]
 8009022:	2b00      	cmp	r3, #0
 8009024:	daf2      	bge.n	800900c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009026:	2300      	movs	r3, #0
 8009028:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2210      	movs	r2, #16
 800902e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	3301      	adds	r3, #1
 8009034:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800903c:	d901      	bls.n	8009042 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800903e:	2303      	movs	r3, #3
 8009040:	e006      	b.n	8009050 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	691b      	ldr	r3, [r3, #16]
 8009046:	f003 0310 	and.w	r3, r3, #16
 800904a:	2b10      	cmp	r3, #16
 800904c:	d0f0      	beq.n	8009030 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800904e:	2300      	movs	r3, #0
}
 8009050:	4618      	mov	r0, r3
 8009052:	3714      	adds	r7, #20
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr

0800905c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800905c:	b480      	push	{r7}
 800905e:	b085      	sub	sp, #20
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
 8009064:	460b      	mov	r3, r1
 8009066:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	78fb      	ldrb	r3, [r7, #3]
 8009076:	68f9      	ldr	r1, [r7, #12]
 8009078:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800907c:	4313      	orrs	r3, r2
 800907e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009080:	2300      	movs	r3, #0
}
 8009082:	4618      	mov	r0, r3
 8009084:	3714      	adds	r7, #20
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr

0800908e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800908e:	b480      	push	{r7}
 8009090:	b087      	sub	sp, #28
 8009092:	af00      	add	r7, sp, #0
 8009094:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800909a:	693b      	ldr	r3, [r7, #16]
 800909c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090a0:	689b      	ldr	r3, [r3, #8]
 80090a2:	f003 0306 	and.w	r3, r3, #6
 80090a6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d102      	bne.n	80090b4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80090ae:	2300      	movs	r3, #0
 80090b0:	75fb      	strb	r3, [r7, #23]
 80090b2:	e00a      	b.n	80090ca <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2b02      	cmp	r3, #2
 80090b8:	d002      	beq.n	80090c0 <USB_GetDevSpeed+0x32>
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2b06      	cmp	r3, #6
 80090be:	d102      	bne.n	80090c6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80090c0:	2302      	movs	r3, #2
 80090c2:	75fb      	strb	r3, [r7, #23]
 80090c4:	e001      	b.n	80090ca <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80090c6:	230f      	movs	r3, #15
 80090c8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80090ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	371c      	adds	r7, #28
 80090d0:	46bd      	mov	sp, r7
 80090d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d6:	4770      	bx	lr

080090d8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80090d8:	b480      	push	{r7}
 80090da:	b085      	sub	sp, #20
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
 80090e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	781b      	ldrb	r3, [r3, #0]
 80090ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	785b      	ldrb	r3, [r3, #1]
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d13a      	bne.n	800916a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090fa:	69da      	ldr	r2, [r3, #28]
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	f003 030f 	and.w	r3, r3, #15
 8009104:	2101      	movs	r1, #1
 8009106:	fa01 f303 	lsl.w	r3, r1, r3
 800910a:	b29b      	uxth	r3, r3
 800910c:	68f9      	ldr	r1, [r7, #12]
 800910e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009112:	4313      	orrs	r3, r2
 8009114:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	015a      	lsls	r2, r3, #5
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	4413      	add	r3, r2
 800911e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009128:	2b00      	cmp	r3, #0
 800912a:	d155      	bne.n	80091d8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	015a      	lsls	r2, r3, #5
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	4413      	add	r3, r2
 8009134:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009138:	681a      	ldr	r2, [r3, #0]
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	689b      	ldr	r3, [r3, #8]
 800913e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	791b      	ldrb	r3, [r3, #4]
 8009146:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009148:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	059b      	lsls	r3, r3, #22
 800914e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009150:	4313      	orrs	r3, r2
 8009152:	68ba      	ldr	r2, [r7, #8]
 8009154:	0151      	lsls	r1, r2, #5
 8009156:	68fa      	ldr	r2, [r7, #12]
 8009158:	440a      	add	r2, r1
 800915a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800915e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009162:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009166:	6013      	str	r3, [r2, #0]
 8009168:	e036      	b.n	80091d8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009170:	69da      	ldr	r2, [r3, #28]
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	f003 030f 	and.w	r3, r3, #15
 800917a:	2101      	movs	r1, #1
 800917c:	fa01 f303 	lsl.w	r3, r1, r3
 8009180:	041b      	lsls	r3, r3, #16
 8009182:	68f9      	ldr	r1, [r7, #12]
 8009184:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009188:	4313      	orrs	r3, r2
 800918a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	015a      	lsls	r2, r3, #5
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	4413      	add	r3, r2
 8009194:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d11a      	bne.n	80091d8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	015a      	lsls	r2, r3, #5
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	4413      	add	r3, r2
 80091aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	689b      	ldr	r3, [r3, #8]
 80091b4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	791b      	ldrb	r3, [r3, #4]
 80091bc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80091be:	430b      	orrs	r3, r1
 80091c0:	4313      	orrs	r3, r2
 80091c2:	68ba      	ldr	r2, [r7, #8]
 80091c4:	0151      	lsls	r1, r2, #5
 80091c6:	68fa      	ldr	r2, [r7, #12]
 80091c8:	440a      	add	r2, r1
 80091ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091d6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80091d8:	2300      	movs	r3, #0
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3714      	adds	r7, #20
 80091de:	46bd      	mov	sp, r7
 80091e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e4:	4770      	bx	lr
	...

080091e8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b085      	sub	sp, #20
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	785b      	ldrb	r3, [r3, #1]
 8009200:	2b01      	cmp	r3, #1
 8009202:	d161      	bne.n	80092c8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	015a      	lsls	r2, r3, #5
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	4413      	add	r3, r2
 800920c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009216:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800921a:	d11f      	bne.n	800925c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	015a      	lsls	r2, r3, #5
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	4413      	add	r3, r2
 8009224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	68ba      	ldr	r2, [r7, #8]
 800922c:	0151      	lsls	r1, r2, #5
 800922e:	68fa      	ldr	r2, [r7, #12]
 8009230:	440a      	add	r2, r1
 8009232:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009236:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800923a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	015a      	lsls	r2, r3, #5
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	4413      	add	r3, r2
 8009244:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	68ba      	ldr	r2, [r7, #8]
 800924c:	0151      	lsls	r1, r2, #5
 800924e:	68fa      	ldr	r2, [r7, #12]
 8009250:	440a      	add	r2, r1
 8009252:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009256:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800925a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009262:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	781b      	ldrb	r3, [r3, #0]
 8009268:	f003 030f 	and.w	r3, r3, #15
 800926c:	2101      	movs	r1, #1
 800926e:	fa01 f303 	lsl.w	r3, r1, r3
 8009272:	b29b      	uxth	r3, r3
 8009274:	43db      	mvns	r3, r3
 8009276:	68f9      	ldr	r1, [r7, #12]
 8009278:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800927c:	4013      	ands	r3, r2
 800927e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009286:	69da      	ldr	r2, [r3, #28]
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	f003 030f 	and.w	r3, r3, #15
 8009290:	2101      	movs	r1, #1
 8009292:	fa01 f303 	lsl.w	r3, r1, r3
 8009296:	b29b      	uxth	r3, r3
 8009298:	43db      	mvns	r3, r3
 800929a:	68f9      	ldr	r1, [r7, #12]
 800929c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80092a0:	4013      	ands	r3, r2
 80092a2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	015a      	lsls	r2, r3, #5
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	4413      	add	r3, r2
 80092ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092b0:	681a      	ldr	r2, [r3, #0]
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	0159      	lsls	r1, r3, #5
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	440b      	add	r3, r1
 80092ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092be:	4619      	mov	r1, r3
 80092c0:	4b35      	ldr	r3, [pc, #212]	@ (8009398 <USB_DeactivateEndpoint+0x1b0>)
 80092c2:	4013      	ands	r3, r2
 80092c4:	600b      	str	r3, [r1, #0]
 80092c6:	e060      	b.n	800938a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	015a      	lsls	r2, r3, #5
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	4413      	add	r3, r2
 80092d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80092da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80092de:	d11f      	bne.n	8009320 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	015a      	lsls	r2, r3, #5
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	4413      	add	r3, r2
 80092e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	68ba      	ldr	r2, [r7, #8]
 80092f0:	0151      	lsls	r1, r2, #5
 80092f2:	68fa      	ldr	r2, [r7, #12]
 80092f4:	440a      	add	r2, r1
 80092f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80092fe:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	015a      	lsls	r2, r3, #5
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	4413      	add	r3, r2
 8009308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	68ba      	ldr	r2, [r7, #8]
 8009310:	0151      	lsls	r1, r2, #5
 8009312:	68fa      	ldr	r2, [r7, #12]
 8009314:	440a      	add	r2, r1
 8009316:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800931a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800931e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009326:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	781b      	ldrb	r3, [r3, #0]
 800932c:	f003 030f 	and.w	r3, r3, #15
 8009330:	2101      	movs	r1, #1
 8009332:	fa01 f303 	lsl.w	r3, r1, r3
 8009336:	041b      	lsls	r3, r3, #16
 8009338:	43db      	mvns	r3, r3
 800933a:	68f9      	ldr	r1, [r7, #12]
 800933c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009340:	4013      	ands	r3, r2
 8009342:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800934a:	69da      	ldr	r2, [r3, #28]
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	781b      	ldrb	r3, [r3, #0]
 8009350:	f003 030f 	and.w	r3, r3, #15
 8009354:	2101      	movs	r1, #1
 8009356:	fa01 f303 	lsl.w	r3, r1, r3
 800935a:	041b      	lsls	r3, r3, #16
 800935c:	43db      	mvns	r3, r3
 800935e:	68f9      	ldr	r1, [r7, #12]
 8009360:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009364:	4013      	ands	r3, r2
 8009366:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	015a      	lsls	r2, r3, #5
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	4413      	add	r3, r2
 8009370:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009374:	681a      	ldr	r2, [r3, #0]
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	0159      	lsls	r1, r3, #5
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	440b      	add	r3, r1
 800937e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009382:	4619      	mov	r1, r3
 8009384:	4b05      	ldr	r3, [pc, #20]	@ (800939c <USB_DeactivateEndpoint+0x1b4>)
 8009386:	4013      	ands	r3, r2
 8009388:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800938a:	2300      	movs	r3, #0
}
 800938c:	4618      	mov	r0, r3
 800938e:	3714      	adds	r7, #20
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr
 8009398:	ec337800 	.word	0xec337800
 800939c:	eff37800 	.word	0xeff37800

080093a0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b08a      	sub	sp, #40	@ 0x28
 80093a4:	af02      	add	r7, sp, #8
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	4613      	mov	r3, r2
 80093ac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	781b      	ldrb	r3, [r3, #0]
 80093b6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	785b      	ldrb	r3, [r3, #1]
 80093bc:	2b01      	cmp	r3, #1
 80093be:	f040 817f 	bne.w	80096c0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d132      	bne.n	8009430 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80093ca:	69bb      	ldr	r3, [r7, #24]
 80093cc:	015a      	lsls	r2, r3, #5
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	4413      	add	r3, r2
 80093d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093d6:	691b      	ldr	r3, [r3, #16]
 80093d8:	69ba      	ldr	r2, [r7, #24]
 80093da:	0151      	lsls	r1, r2, #5
 80093dc:	69fa      	ldr	r2, [r7, #28]
 80093de:	440a      	add	r2, r1
 80093e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093e4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80093e8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80093ec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80093ee:	69bb      	ldr	r3, [r7, #24]
 80093f0:	015a      	lsls	r2, r3, #5
 80093f2:	69fb      	ldr	r3, [r7, #28]
 80093f4:	4413      	add	r3, r2
 80093f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093fa:	691b      	ldr	r3, [r3, #16]
 80093fc:	69ba      	ldr	r2, [r7, #24]
 80093fe:	0151      	lsls	r1, r2, #5
 8009400:	69fa      	ldr	r2, [r7, #28]
 8009402:	440a      	add	r2, r1
 8009404:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009408:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800940c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800940e:	69bb      	ldr	r3, [r7, #24]
 8009410:	015a      	lsls	r2, r3, #5
 8009412:	69fb      	ldr	r3, [r7, #28]
 8009414:	4413      	add	r3, r2
 8009416:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800941a:	691b      	ldr	r3, [r3, #16]
 800941c:	69ba      	ldr	r2, [r7, #24]
 800941e:	0151      	lsls	r1, r2, #5
 8009420:	69fa      	ldr	r2, [r7, #28]
 8009422:	440a      	add	r2, r1
 8009424:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009428:	0cdb      	lsrs	r3, r3, #19
 800942a:	04db      	lsls	r3, r3, #19
 800942c:	6113      	str	r3, [r2, #16]
 800942e:	e097      	b.n	8009560 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009430:	69bb      	ldr	r3, [r7, #24]
 8009432:	015a      	lsls	r2, r3, #5
 8009434:	69fb      	ldr	r3, [r7, #28]
 8009436:	4413      	add	r3, r2
 8009438:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800943c:	691b      	ldr	r3, [r3, #16]
 800943e:	69ba      	ldr	r2, [r7, #24]
 8009440:	0151      	lsls	r1, r2, #5
 8009442:	69fa      	ldr	r2, [r7, #28]
 8009444:	440a      	add	r2, r1
 8009446:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800944a:	0cdb      	lsrs	r3, r3, #19
 800944c:	04db      	lsls	r3, r3, #19
 800944e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009450:	69bb      	ldr	r3, [r7, #24]
 8009452:	015a      	lsls	r2, r3, #5
 8009454:	69fb      	ldr	r3, [r7, #28]
 8009456:	4413      	add	r3, r2
 8009458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800945c:	691b      	ldr	r3, [r3, #16]
 800945e:	69ba      	ldr	r2, [r7, #24]
 8009460:	0151      	lsls	r1, r2, #5
 8009462:	69fa      	ldr	r2, [r7, #28]
 8009464:	440a      	add	r2, r1
 8009466:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800946a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800946e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009472:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009474:	69bb      	ldr	r3, [r7, #24]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d11a      	bne.n	80094b0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	691a      	ldr	r2, [r3, #16]
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	689b      	ldr	r3, [r3, #8]
 8009482:	429a      	cmp	r2, r3
 8009484:	d903      	bls.n	800948e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009486:	68bb      	ldr	r3, [r7, #8]
 8009488:	689a      	ldr	r2, [r3, #8]
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800948e:	69bb      	ldr	r3, [r7, #24]
 8009490:	015a      	lsls	r2, r3, #5
 8009492:	69fb      	ldr	r3, [r7, #28]
 8009494:	4413      	add	r3, r2
 8009496:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800949a:	691b      	ldr	r3, [r3, #16]
 800949c:	69ba      	ldr	r2, [r7, #24]
 800949e:	0151      	lsls	r1, r2, #5
 80094a0:	69fa      	ldr	r2, [r7, #28]
 80094a2:	440a      	add	r2, r1
 80094a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094a8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80094ac:	6113      	str	r3, [r2, #16]
 80094ae:	e044      	b.n	800953a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	691a      	ldr	r2, [r3, #16]
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	4413      	add	r3, r2
 80094ba:	1e5a      	subs	r2, r3, #1
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	689b      	ldr	r3, [r3, #8]
 80094c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80094c4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 80094c6:	69bb      	ldr	r3, [r7, #24]
 80094c8:	015a      	lsls	r2, r3, #5
 80094ca:	69fb      	ldr	r3, [r7, #28]
 80094cc:	4413      	add	r3, r2
 80094ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094d2:	691a      	ldr	r2, [r3, #16]
 80094d4:	8afb      	ldrh	r3, [r7, #22]
 80094d6:	04d9      	lsls	r1, r3, #19
 80094d8:	4ba4      	ldr	r3, [pc, #656]	@ (800976c <USB_EPStartXfer+0x3cc>)
 80094da:	400b      	ands	r3, r1
 80094dc:	69b9      	ldr	r1, [r7, #24]
 80094de:	0148      	lsls	r0, r1, #5
 80094e0:	69f9      	ldr	r1, [r7, #28]
 80094e2:	4401      	add	r1, r0
 80094e4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80094e8:	4313      	orrs	r3, r2
 80094ea:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	791b      	ldrb	r3, [r3, #4]
 80094f0:	2b01      	cmp	r3, #1
 80094f2:	d122      	bne.n	800953a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80094f4:	69bb      	ldr	r3, [r7, #24]
 80094f6:	015a      	lsls	r2, r3, #5
 80094f8:	69fb      	ldr	r3, [r7, #28]
 80094fa:	4413      	add	r3, r2
 80094fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009500:	691b      	ldr	r3, [r3, #16]
 8009502:	69ba      	ldr	r2, [r7, #24]
 8009504:	0151      	lsls	r1, r2, #5
 8009506:	69fa      	ldr	r2, [r7, #28]
 8009508:	440a      	add	r2, r1
 800950a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800950e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009512:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8009514:	69bb      	ldr	r3, [r7, #24]
 8009516:	015a      	lsls	r2, r3, #5
 8009518:	69fb      	ldr	r3, [r7, #28]
 800951a:	4413      	add	r3, r2
 800951c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009520:	691a      	ldr	r2, [r3, #16]
 8009522:	8afb      	ldrh	r3, [r7, #22]
 8009524:	075b      	lsls	r3, r3, #29
 8009526:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800952a:	69b9      	ldr	r1, [r7, #24]
 800952c:	0148      	lsls	r0, r1, #5
 800952e:	69f9      	ldr	r1, [r7, #28]
 8009530:	4401      	add	r1, r0
 8009532:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009536:	4313      	orrs	r3, r2
 8009538:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800953a:	69bb      	ldr	r3, [r7, #24]
 800953c:	015a      	lsls	r2, r3, #5
 800953e:	69fb      	ldr	r3, [r7, #28]
 8009540:	4413      	add	r3, r2
 8009542:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009546:	691a      	ldr	r2, [r3, #16]
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	691b      	ldr	r3, [r3, #16]
 800954c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009550:	69b9      	ldr	r1, [r7, #24]
 8009552:	0148      	lsls	r0, r1, #5
 8009554:	69f9      	ldr	r1, [r7, #28]
 8009556:	4401      	add	r1, r0
 8009558:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800955c:	4313      	orrs	r3, r2
 800955e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009560:	79fb      	ldrb	r3, [r7, #7]
 8009562:	2b01      	cmp	r3, #1
 8009564:	d14b      	bne.n	80095fe <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	69db      	ldr	r3, [r3, #28]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d009      	beq.n	8009582 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800956e:	69bb      	ldr	r3, [r7, #24]
 8009570:	015a      	lsls	r2, r3, #5
 8009572:	69fb      	ldr	r3, [r7, #28]
 8009574:	4413      	add	r3, r2
 8009576:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800957a:	461a      	mov	r2, r3
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	69db      	ldr	r3, [r3, #28]
 8009580:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	791b      	ldrb	r3, [r3, #4]
 8009586:	2b01      	cmp	r3, #1
 8009588:	d128      	bne.n	80095dc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800958a:	69fb      	ldr	r3, [r7, #28]
 800958c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009596:	2b00      	cmp	r3, #0
 8009598:	d110      	bne.n	80095bc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800959a:	69bb      	ldr	r3, [r7, #24]
 800959c:	015a      	lsls	r2, r3, #5
 800959e:	69fb      	ldr	r3, [r7, #28]
 80095a0:	4413      	add	r3, r2
 80095a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	69ba      	ldr	r2, [r7, #24]
 80095aa:	0151      	lsls	r1, r2, #5
 80095ac:	69fa      	ldr	r2, [r7, #28]
 80095ae:	440a      	add	r2, r1
 80095b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095b4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80095b8:	6013      	str	r3, [r2, #0]
 80095ba:	e00f      	b.n	80095dc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80095bc:	69bb      	ldr	r3, [r7, #24]
 80095be:	015a      	lsls	r2, r3, #5
 80095c0:	69fb      	ldr	r3, [r7, #28]
 80095c2:	4413      	add	r3, r2
 80095c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	69ba      	ldr	r2, [r7, #24]
 80095cc:	0151      	lsls	r1, r2, #5
 80095ce:	69fa      	ldr	r2, [r7, #28]
 80095d0:	440a      	add	r2, r1
 80095d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80095da:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80095dc:	69bb      	ldr	r3, [r7, #24]
 80095de:	015a      	lsls	r2, r3, #5
 80095e0:	69fb      	ldr	r3, [r7, #28]
 80095e2:	4413      	add	r3, r2
 80095e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	69ba      	ldr	r2, [r7, #24]
 80095ec:	0151      	lsls	r1, r2, #5
 80095ee:	69fa      	ldr	r2, [r7, #28]
 80095f0:	440a      	add	r2, r1
 80095f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095f6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80095fa:	6013      	str	r3, [r2, #0]
 80095fc:	e166      	b.n	80098cc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80095fe:	69bb      	ldr	r3, [r7, #24]
 8009600:	015a      	lsls	r2, r3, #5
 8009602:	69fb      	ldr	r3, [r7, #28]
 8009604:	4413      	add	r3, r2
 8009606:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	69ba      	ldr	r2, [r7, #24]
 800960e:	0151      	lsls	r1, r2, #5
 8009610:	69fa      	ldr	r2, [r7, #28]
 8009612:	440a      	add	r2, r1
 8009614:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009618:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800961c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	791b      	ldrb	r3, [r3, #4]
 8009622:	2b01      	cmp	r3, #1
 8009624:	d015      	beq.n	8009652 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	691b      	ldr	r3, [r3, #16]
 800962a:	2b00      	cmp	r3, #0
 800962c:	f000 814e 	beq.w	80098cc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009630:	69fb      	ldr	r3, [r7, #28]
 8009632:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009636:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	781b      	ldrb	r3, [r3, #0]
 800963c:	f003 030f 	and.w	r3, r3, #15
 8009640:	2101      	movs	r1, #1
 8009642:	fa01 f303 	lsl.w	r3, r1, r3
 8009646:	69f9      	ldr	r1, [r7, #28]
 8009648:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800964c:	4313      	orrs	r3, r2
 800964e:	634b      	str	r3, [r1, #52]	@ 0x34
 8009650:	e13c      	b.n	80098cc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009652:	69fb      	ldr	r3, [r7, #28]
 8009654:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009658:	689b      	ldr	r3, [r3, #8]
 800965a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800965e:	2b00      	cmp	r3, #0
 8009660:	d110      	bne.n	8009684 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009662:	69bb      	ldr	r3, [r7, #24]
 8009664:	015a      	lsls	r2, r3, #5
 8009666:	69fb      	ldr	r3, [r7, #28]
 8009668:	4413      	add	r3, r2
 800966a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	69ba      	ldr	r2, [r7, #24]
 8009672:	0151      	lsls	r1, r2, #5
 8009674:	69fa      	ldr	r2, [r7, #28]
 8009676:	440a      	add	r2, r1
 8009678:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800967c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009680:	6013      	str	r3, [r2, #0]
 8009682:	e00f      	b.n	80096a4 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	015a      	lsls	r2, r3, #5
 8009688:	69fb      	ldr	r3, [r7, #28]
 800968a:	4413      	add	r3, r2
 800968c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	69ba      	ldr	r2, [r7, #24]
 8009694:	0151      	lsls	r1, r2, #5
 8009696:	69fa      	ldr	r2, [r7, #28]
 8009698:	440a      	add	r2, r1
 800969a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800969e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80096a2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	68d9      	ldr	r1, [r3, #12]
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	781a      	ldrb	r2, [r3, #0]
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	691b      	ldr	r3, [r3, #16]
 80096b0:	b298      	uxth	r0, r3
 80096b2:	79fb      	ldrb	r3, [r7, #7]
 80096b4:	9300      	str	r3, [sp, #0]
 80096b6:	4603      	mov	r3, r0
 80096b8:	68f8      	ldr	r0, [r7, #12]
 80096ba:	f000 f9b9 	bl	8009a30 <USB_WritePacket>
 80096be:	e105      	b.n	80098cc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80096c0:	69bb      	ldr	r3, [r7, #24]
 80096c2:	015a      	lsls	r2, r3, #5
 80096c4:	69fb      	ldr	r3, [r7, #28]
 80096c6:	4413      	add	r3, r2
 80096c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096cc:	691b      	ldr	r3, [r3, #16]
 80096ce:	69ba      	ldr	r2, [r7, #24]
 80096d0:	0151      	lsls	r1, r2, #5
 80096d2:	69fa      	ldr	r2, [r7, #28]
 80096d4:	440a      	add	r2, r1
 80096d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096da:	0cdb      	lsrs	r3, r3, #19
 80096dc:	04db      	lsls	r3, r3, #19
 80096de:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80096e0:	69bb      	ldr	r3, [r7, #24]
 80096e2:	015a      	lsls	r2, r3, #5
 80096e4:	69fb      	ldr	r3, [r7, #28]
 80096e6:	4413      	add	r3, r2
 80096e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096ec:	691b      	ldr	r3, [r3, #16]
 80096ee:	69ba      	ldr	r2, [r7, #24]
 80096f0:	0151      	lsls	r1, r2, #5
 80096f2:	69fa      	ldr	r2, [r7, #28]
 80096f4:	440a      	add	r2, r1
 80096f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096fa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80096fe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009702:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009704:	69bb      	ldr	r3, [r7, #24]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d132      	bne.n	8009770 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	691b      	ldr	r3, [r3, #16]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d003      	beq.n	800971a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	689a      	ldr	r2, [r3, #8]
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	689a      	ldr	r2, [r3, #8]
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009722:	69bb      	ldr	r3, [r7, #24]
 8009724:	015a      	lsls	r2, r3, #5
 8009726:	69fb      	ldr	r3, [r7, #28]
 8009728:	4413      	add	r3, r2
 800972a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800972e:	691a      	ldr	r2, [r3, #16]
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	6a1b      	ldr	r3, [r3, #32]
 8009734:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009738:	69b9      	ldr	r1, [r7, #24]
 800973a:	0148      	lsls	r0, r1, #5
 800973c:	69f9      	ldr	r1, [r7, #28]
 800973e:	4401      	add	r1, r0
 8009740:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009744:	4313      	orrs	r3, r2
 8009746:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009748:	69bb      	ldr	r3, [r7, #24]
 800974a:	015a      	lsls	r2, r3, #5
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	4413      	add	r3, r2
 8009750:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009754:	691b      	ldr	r3, [r3, #16]
 8009756:	69ba      	ldr	r2, [r7, #24]
 8009758:	0151      	lsls	r1, r2, #5
 800975a:	69fa      	ldr	r2, [r7, #28]
 800975c:	440a      	add	r2, r1
 800975e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009762:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009766:	6113      	str	r3, [r2, #16]
 8009768:	e062      	b.n	8009830 <USB_EPStartXfer+0x490>
 800976a:	bf00      	nop
 800976c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	691b      	ldr	r3, [r3, #16]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d123      	bne.n	80097c0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009778:	69bb      	ldr	r3, [r7, #24]
 800977a:	015a      	lsls	r2, r3, #5
 800977c:	69fb      	ldr	r3, [r7, #28]
 800977e:	4413      	add	r3, r2
 8009780:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009784:	691a      	ldr	r2, [r3, #16]
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	689b      	ldr	r3, [r3, #8]
 800978a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800978e:	69b9      	ldr	r1, [r7, #24]
 8009790:	0148      	lsls	r0, r1, #5
 8009792:	69f9      	ldr	r1, [r7, #28]
 8009794:	4401      	add	r1, r0
 8009796:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800979a:	4313      	orrs	r3, r2
 800979c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800979e:	69bb      	ldr	r3, [r7, #24]
 80097a0:	015a      	lsls	r2, r3, #5
 80097a2:	69fb      	ldr	r3, [r7, #28]
 80097a4:	4413      	add	r3, r2
 80097a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097aa:	691b      	ldr	r3, [r3, #16]
 80097ac:	69ba      	ldr	r2, [r7, #24]
 80097ae:	0151      	lsls	r1, r2, #5
 80097b0:	69fa      	ldr	r2, [r7, #28]
 80097b2:	440a      	add	r2, r1
 80097b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80097bc:	6113      	str	r3, [r2, #16]
 80097be:	e037      	b.n	8009830 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	691a      	ldr	r2, [r3, #16]
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	689b      	ldr	r3, [r3, #8]
 80097c8:	4413      	add	r3, r2
 80097ca:	1e5a      	subs	r2, r3, #1
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	689b      	ldr	r3, [r3, #8]
 80097d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80097d4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	8afa      	ldrh	r2, [r7, #22]
 80097dc:	fb03 f202 	mul.w	r2, r3, r2
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80097e4:	69bb      	ldr	r3, [r7, #24]
 80097e6:	015a      	lsls	r2, r3, #5
 80097e8:	69fb      	ldr	r3, [r7, #28]
 80097ea:	4413      	add	r3, r2
 80097ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097f0:	691a      	ldr	r2, [r3, #16]
 80097f2:	8afb      	ldrh	r3, [r7, #22]
 80097f4:	04d9      	lsls	r1, r3, #19
 80097f6:	4b38      	ldr	r3, [pc, #224]	@ (80098d8 <USB_EPStartXfer+0x538>)
 80097f8:	400b      	ands	r3, r1
 80097fa:	69b9      	ldr	r1, [r7, #24]
 80097fc:	0148      	lsls	r0, r1, #5
 80097fe:	69f9      	ldr	r1, [r7, #28]
 8009800:	4401      	add	r1, r0
 8009802:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009806:	4313      	orrs	r3, r2
 8009808:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800980a:	69bb      	ldr	r3, [r7, #24]
 800980c:	015a      	lsls	r2, r3, #5
 800980e:	69fb      	ldr	r3, [r7, #28]
 8009810:	4413      	add	r3, r2
 8009812:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009816:	691a      	ldr	r2, [r3, #16]
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	6a1b      	ldr	r3, [r3, #32]
 800981c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009820:	69b9      	ldr	r1, [r7, #24]
 8009822:	0148      	lsls	r0, r1, #5
 8009824:	69f9      	ldr	r1, [r7, #28]
 8009826:	4401      	add	r1, r0
 8009828:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800982c:	4313      	orrs	r3, r2
 800982e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009830:	79fb      	ldrb	r3, [r7, #7]
 8009832:	2b01      	cmp	r3, #1
 8009834:	d10d      	bne.n	8009852 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	68db      	ldr	r3, [r3, #12]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d009      	beq.n	8009852 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	68d9      	ldr	r1, [r3, #12]
 8009842:	69bb      	ldr	r3, [r7, #24]
 8009844:	015a      	lsls	r2, r3, #5
 8009846:	69fb      	ldr	r3, [r7, #28]
 8009848:	4413      	add	r3, r2
 800984a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800984e:	460a      	mov	r2, r1
 8009850:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	791b      	ldrb	r3, [r3, #4]
 8009856:	2b01      	cmp	r3, #1
 8009858:	d128      	bne.n	80098ac <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800985a:	69fb      	ldr	r3, [r7, #28]
 800985c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009860:	689b      	ldr	r3, [r3, #8]
 8009862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009866:	2b00      	cmp	r3, #0
 8009868:	d110      	bne.n	800988c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800986a:	69bb      	ldr	r3, [r7, #24]
 800986c:	015a      	lsls	r2, r3, #5
 800986e:	69fb      	ldr	r3, [r7, #28]
 8009870:	4413      	add	r3, r2
 8009872:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	69ba      	ldr	r2, [r7, #24]
 800987a:	0151      	lsls	r1, r2, #5
 800987c:	69fa      	ldr	r2, [r7, #28]
 800987e:	440a      	add	r2, r1
 8009880:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009884:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009888:	6013      	str	r3, [r2, #0]
 800988a:	e00f      	b.n	80098ac <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800988c:	69bb      	ldr	r3, [r7, #24]
 800988e:	015a      	lsls	r2, r3, #5
 8009890:	69fb      	ldr	r3, [r7, #28]
 8009892:	4413      	add	r3, r2
 8009894:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	69ba      	ldr	r2, [r7, #24]
 800989c:	0151      	lsls	r1, r2, #5
 800989e:	69fa      	ldr	r2, [r7, #28]
 80098a0:	440a      	add	r2, r1
 80098a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098aa:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80098ac:	69bb      	ldr	r3, [r7, #24]
 80098ae:	015a      	lsls	r2, r3, #5
 80098b0:	69fb      	ldr	r3, [r7, #28]
 80098b2:	4413      	add	r3, r2
 80098b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	69ba      	ldr	r2, [r7, #24]
 80098bc:	0151      	lsls	r1, r2, #5
 80098be:	69fa      	ldr	r2, [r7, #28]
 80098c0:	440a      	add	r2, r1
 80098c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098c6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80098ca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80098cc:	2300      	movs	r3, #0
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3720      	adds	r7, #32
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	bf00      	nop
 80098d8:	1ff80000 	.word	0x1ff80000

080098dc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80098dc:	b480      	push	{r7}
 80098de:	b087      	sub	sp, #28
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80098e6:	2300      	movs	r3, #0
 80098e8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80098ea:	2300      	movs	r3, #0
 80098ec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	785b      	ldrb	r3, [r3, #1]
 80098f6:	2b01      	cmp	r3, #1
 80098f8:	d14a      	bne.n	8009990 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	781b      	ldrb	r3, [r3, #0]
 80098fe:	015a      	lsls	r2, r3, #5
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	4413      	add	r3, r2
 8009904:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800990e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009912:	f040 8086 	bne.w	8009a22 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	781b      	ldrb	r3, [r3, #0]
 800991a:	015a      	lsls	r2, r3, #5
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	4413      	add	r3, r2
 8009920:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	683a      	ldr	r2, [r7, #0]
 8009928:	7812      	ldrb	r2, [r2, #0]
 800992a:	0151      	lsls	r1, r2, #5
 800992c:	693a      	ldr	r2, [r7, #16]
 800992e:	440a      	add	r2, r1
 8009930:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009934:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009938:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	781b      	ldrb	r3, [r3, #0]
 800993e:	015a      	lsls	r2, r3, #5
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	4413      	add	r3, r2
 8009944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	683a      	ldr	r2, [r7, #0]
 800994c:	7812      	ldrb	r2, [r2, #0]
 800994e:	0151      	lsls	r1, r2, #5
 8009950:	693a      	ldr	r2, [r7, #16]
 8009952:	440a      	add	r2, r1
 8009954:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009958:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800995c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	3301      	adds	r3, #1
 8009962:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	f242 7210 	movw	r2, #10000	@ 0x2710
 800996a:	4293      	cmp	r3, r2
 800996c:	d902      	bls.n	8009974 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800996e:	2301      	movs	r3, #1
 8009970:	75fb      	strb	r3, [r7, #23]
          break;
 8009972:	e056      	b.n	8009a22 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	781b      	ldrb	r3, [r3, #0]
 8009978:	015a      	lsls	r2, r3, #5
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	4413      	add	r3, r2
 800997e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009988:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800998c:	d0e7      	beq.n	800995e <USB_EPStopXfer+0x82>
 800998e:	e048      	b.n	8009a22 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	781b      	ldrb	r3, [r3, #0]
 8009994:	015a      	lsls	r2, r3, #5
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	4413      	add	r3, r2
 800999a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80099a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80099a8:	d13b      	bne.n	8009a22 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	781b      	ldrb	r3, [r3, #0]
 80099ae:	015a      	lsls	r2, r3, #5
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	4413      	add	r3, r2
 80099b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	683a      	ldr	r2, [r7, #0]
 80099bc:	7812      	ldrb	r2, [r2, #0]
 80099be:	0151      	lsls	r1, r2, #5
 80099c0:	693a      	ldr	r2, [r7, #16]
 80099c2:	440a      	add	r2, r1
 80099c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099c8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80099cc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	781b      	ldrb	r3, [r3, #0]
 80099d2:	015a      	lsls	r2, r3, #5
 80099d4:	693b      	ldr	r3, [r7, #16]
 80099d6:	4413      	add	r3, r2
 80099d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	683a      	ldr	r2, [r7, #0]
 80099e0:	7812      	ldrb	r2, [r2, #0]
 80099e2:	0151      	lsls	r1, r2, #5
 80099e4:	693a      	ldr	r2, [r7, #16]
 80099e6:	440a      	add	r2, r1
 80099e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80099f0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	3301      	adds	r3, #1
 80099f6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f242 7210 	movw	r2, #10000	@ 0x2710
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d902      	bls.n	8009a08 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009a02:	2301      	movs	r3, #1
 8009a04:	75fb      	strb	r3, [r7, #23]
          break;
 8009a06:	e00c      	b.n	8009a22 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	781b      	ldrb	r3, [r3, #0]
 8009a0c:	015a      	lsls	r2, r3, #5
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	4413      	add	r3, r2
 8009a12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a20:	d0e7      	beq.n	80099f2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009a22:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	371c      	adds	r7, #28
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2e:	4770      	bx	lr

08009a30 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b089      	sub	sp, #36	@ 0x24
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	60f8      	str	r0, [r7, #12]
 8009a38:	60b9      	str	r1, [r7, #8]
 8009a3a:	4611      	mov	r1, r2
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	460b      	mov	r3, r1
 8009a40:	71fb      	strb	r3, [r7, #7]
 8009a42:	4613      	mov	r3, r2
 8009a44:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009a4e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d123      	bne.n	8009a9e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009a56:	88bb      	ldrh	r3, [r7, #4]
 8009a58:	3303      	adds	r3, #3
 8009a5a:	089b      	lsrs	r3, r3, #2
 8009a5c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009a5e:	2300      	movs	r3, #0
 8009a60:	61bb      	str	r3, [r7, #24]
 8009a62:	e018      	b.n	8009a96 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009a64:	79fb      	ldrb	r3, [r7, #7]
 8009a66:	031a      	lsls	r2, r3, #12
 8009a68:	697b      	ldr	r3, [r7, #20]
 8009a6a:	4413      	add	r3, r2
 8009a6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a70:	461a      	mov	r2, r3
 8009a72:	69fb      	ldr	r3, [r7, #28]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009a78:	69fb      	ldr	r3, [r7, #28]
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009a7e:	69fb      	ldr	r3, [r7, #28]
 8009a80:	3301      	adds	r3, #1
 8009a82:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009a84:	69fb      	ldr	r3, [r7, #28]
 8009a86:	3301      	adds	r3, #1
 8009a88:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009a8a:	69fb      	ldr	r3, [r7, #28]
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009a90:	69bb      	ldr	r3, [r7, #24]
 8009a92:	3301      	adds	r3, #1
 8009a94:	61bb      	str	r3, [r7, #24]
 8009a96:	69ba      	ldr	r2, [r7, #24]
 8009a98:	693b      	ldr	r3, [r7, #16]
 8009a9a:	429a      	cmp	r2, r3
 8009a9c:	d3e2      	bcc.n	8009a64 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009a9e:	2300      	movs	r3, #0
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3724      	adds	r7, #36	@ 0x24
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr

08009aac <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009aac:	b480      	push	{r7}
 8009aae:	b08b      	sub	sp, #44	@ 0x2c
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	60f8      	str	r0, [r7, #12]
 8009ab4:	60b9      	str	r1, [r7, #8]
 8009ab6:	4613      	mov	r3, r2
 8009ab8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009ac2:	88fb      	ldrh	r3, [r7, #6]
 8009ac4:	089b      	lsrs	r3, r3, #2
 8009ac6:	b29b      	uxth	r3, r3
 8009ac8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009aca:	88fb      	ldrh	r3, [r7, #6]
 8009acc:	f003 0303 	and.w	r3, r3, #3
 8009ad0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	623b      	str	r3, [r7, #32]
 8009ad6:	e014      	b.n	8009b02 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009ad8:	69bb      	ldr	r3, [r7, #24]
 8009ada:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ade:	681a      	ldr	r2, [r3, #0]
 8009ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ae2:	601a      	str	r2, [r3, #0]
    pDest++;
 8009ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ae6:	3301      	adds	r3, #1
 8009ae8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aec:	3301      	adds	r3, #1
 8009aee:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009af2:	3301      	adds	r3, #1
 8009af4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009af8:	3301      	adds	r3, #1
 8009afa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009afc:	6a3b      	ldr	r3, [r7, #32]
 8009afe:	3301      	adds	r3, #1
 8009b00:	623b      	str	r3, [r7, #32]
 8009b02:	6a3a      	ldr	r2, [r7, #32]
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	429a      	cmp	r2, r3
 8009b08:	d3e6      	bcc.n	8009ad8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009b0a:	8bfb      	ldrh	r3, [r7, #30]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d01e      	beq.n	8009b4e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009b10:	2300      	movs	r3, #0
 8009b12:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009b14:	69bb      	ldr	r3, [r7, #24]
 8009b16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	f107 0310 	add.w	r3, r7, #16
 8009b20:	6812      	ldr	r2, [r2, #0]
 8009b22:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009b24:	693a      	ldr	r2, [r7, #16]
 8009b26:	6a3b      	ldr	r3, [r7, #32]
 8009b28:	b2db      	uxtb	r3, r3
 8009b2a:	00db      	lsls	r3, r3, #3
 8009b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8009b30:	b2da      	uxtb	r2, r3
 8009b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b34:	701a      	strb	r2, [r3, #0]
      i++;
 8009b36:	6a3b      	ldr	r3, [r7, #32]
 8009b38:	3301      	adds	r3, #1
 8009b3a:	623b      	str	r3, [r7, #32]
      pDest++;
 8009b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b3e:	3301      	adds	r3, #1
 8009b40:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009b42:	8bfb      	ldrh	r3, [r7, #30]
 8009b44:	3b01      	subs	r3, #1
 8009b46:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009b48:	8bfb      	ldrh	r3, [r7, #30]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d1ea      	bne.n	8009b24 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	372c      	adds	r7, #44	@ 0x2c
 8009b54:	46bd      	mov	sp, r7
 8009b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5a:	4770      	bx	lr

08009b5c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b085      	sub	sp, #20
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	785b      	ldrb	r3, [r3, #1]
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d12c      	bne.n	8009bd2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	015a      	lsls	r2, r3, #5
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	4413      	add	r3, r2
 8009b80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	db12      	blt.n	8009bb0 <USB_EPSetStall+0x54>
 8009b8a:	68bb      	ldr	r3, [r7, #8]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d00f      	beq.n	8009bb0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	015a      	lsls	r2, r3, #5
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	4413      	add	r3, r2
 8009b98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	68ba      	ldr	r2, [r7, #8]
 8009ba0:	0151      	lsls	r1, r2, #5
 8009ba2:	68fa      	ldr	r2, [r7, #12]
 8009ba4:	440a      	add	r2, r1
 8009ba6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009baa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009bae:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	015a      	lsls	r2, r3, #5
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	4413      	add	r3, r2
 8009bb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	68ba      	ldr	r2, [r7, #8]
 8009bc0:	0151      	lsls	r1, r2, #5
 8009bc2:	68fa      	ldr	r2, [r7, #12]
 8009bc4:	440a      	add	r2, r1
 8009bc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009bca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009bce:	6013      	str	r3, [r2, #0]
 8009bd0:	e02b      	b.n	8009c2a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	015a      	lsls	r2, r3, #5
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	4413      	add	r3, r2
 8009bda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	db12      	blt.n	8009c0a <USB_EPSetStall+0xae>
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d00f      	beq.n	8009c0a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	015a      	lsls	r2, r3, #5
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	4413      	add	r3, r2
 8009bf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	68ba      	ldr	r2, [r7, #8]
 8009bfa:	0151      	lsls	r1, r2, #5
 8009bfc:	68fa      	ldr	r2, [r7, #12]
 8009bfe:	440a      	add	r2, r1
 8009c00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009c04:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009c08:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	015a      	lsls	r2, r3, #5
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	4413      	add	r3, r2
 8009c12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	68ba      	ldr	r2, [r7, #8]
 8009c1a:	0151      	lsls	r1, r2, #5
 8009c1c:	68fa      	ldr	r2, [r7, #12]
 8009c1e:	440a      	add	r2, r1
 8009c20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009c24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009c28:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009c2a:	2300      	movs	r3, #0
}
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	3714      	adds	r7, #20
 8009c30:	46bd      	mov	sp, r7
 8009c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c36:	4770      	bx	lr

08009c38 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
 8009c40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	781b      	ldrb	r3, [r3, #0]
 8009c4a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	785b      	ldrb	r3, [r3, #1]
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	d128      	bne.n	8009ca6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	015a      	lsls	r2, r3, #5
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	4413      	add	r3, r2
 8009c5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	68ba      	ldr	r2, [r7, #8]
 8009c64:	0151      	lsls	r1, r2, #5
 8009c66:	68fa      	ldr	r2, [r7, #12]
 8009c68:	440a      	add	r2, r1
 8009c6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c6e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009c72:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	791b      	ldrb	r3, [r3, #4]
 8009c78:	2b03      	cmp	r3, #3
 8009c7a:	d003      	beq.n	8009c84 <USB_EPClearStall+0x4c>
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	791b      	ldrb	r3, [r3, #4]
 8009c80:	2b02      	cmp	r3, #2
 8009c82:	d138      	bne.n	8009cf6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	015a      	lsls	r2, r3, #5
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	4413      	add	r3, r2
 8009c8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	68ba      	ldr	r2, [r7, #8]
 8009c94:	0151      	lsls	r1, r2, #5
 8009c96:	68fa      	ldr	r2, [r7, #12]
 8009c98:	440a      	add	r2, r1
 8009c9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ca2:	6013      	str	r3, [r2, #0]
 8009ca4:	e027      	b.n	8009cf6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	015a      	lsls	r2, r3, #5
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	4413      	add	r3, r2
 8009cae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	68ba      	ldr	r2, [r7, #8]
 8009cb6:	0151      	lsls	r1, r2, #5
 8009cb8:	68fa      	ldr	r2, [r7, #12]
 8009cba:	440a      	add	r2, r1
 8009cbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cc0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009cc4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	791b      	ldrb	r3, [r3, #4]
 8009cca:	2b03      	cmp	r3, #3
 8009ccc:	d003      	beq.n	8009cd6 <USB_EPClearStall+0x9e>
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	791b      	ldrb	r3, [r3, #4]
 8009cd2:	2b02      	cmp	r3, #2
 8009cd4:	d10f      	bne.n	8009cf6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	015a      	lsls	r2, r3, #5
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	4413      	add	r3, r2
 8009cde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	68ba      	ldr	r2, [r7, #8]
 8009ce6:	0151      	lsls	r1, r2, #5
 8009ce8:	68fa      	ldr	r2, [r7, #12]
 8009cea:	440a      	add	r2, r1
 8009cec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009cf4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009cf6:	2300      	movs	r3, #0
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3714      	adds	r7, #20
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009d04:	b480      	push	{r7}
 8009d06:	b085      	sub	sp, #20
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	68fa      	ldr	r2, [r7, #12]
 8009d1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d22:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009d26:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	78fb      	ldrb	r3, [r7, #3]
 8009d32:	011b      	lsls	r3, r3, #4
 8009d34:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009d38:	68f9      	ldr	r1, [r7, #12]
 8009d3a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009d42:	2300      	movs	r3, #0
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	3714      	adds	r7, #20
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr

08009d50 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b085      	sub	sp, #20
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	68fa      	ldr	r2, [r7, #12]
 8009d66:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009d6a:	f023 0303 	bic.w	r3, r3, #3
 8009d6e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d76:	685b      	ldr	r3, [r3, #4]
 8009d78:	68fa      	ldr	r2, [r7, #12]
 8009d7a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d7e:	f023 0302 	bic.w	r3, r3, #2
 8009d82:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009d84:	2300      	movs	r3, #0
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3714      	adds	r7, #20
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d90:	4770      	bx	lr

08009d92 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009d92:	b480      	push	{r7}
 8009d94:	b085      	sub	sp, #20
 8009d96:	af00      	add	r7, sp, #0
 8009d98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	68fa      	ldr	r2, [r7, #12]
 8009da8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009dac:	f023 0303 	bic.w	r3, r3, #3
 8009db0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009db8:	685b      	ldr	r3, [r3, #4]
 8009dba:	68fa      	ldr	r2, [r7, #12]
 8009dbc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009dc0:	f043 0302 	orr.w	r3, r3, #2
 8009dc4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009dc6:	2300      	movs	r3, #0
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3714      	adds	r7, #20
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr

08009dd4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009dd4:	b480      	push	{r7}
 8009dd6:	b085      	sub	sp, #20
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	695b      	ldr	r3, [r3, #20]
 8009de0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	699b      	ldr	r3, [r3, #24]
 8009de6:	68fa      	ldr	r2, [r7, #12]
 8009de8:	4013      	ands	r3, r2
 8009dea:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009dec:	68fb      	ldr	r3, [r7, #12]
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	3714      	adds	r7, #20
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr

08009dfa <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009dfa:	b480      	push	{r7}
 8009dfc:	b085      	sub	sp, #20
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e0c:	699b      	ldr	r3, [r3, #24]
 8009e0e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e16:	69db      	ldr	r3, [r3, #28]
 8009e18:	68ba      	ldr	r2, [r7, #8]
 8009e1a:	4013      	ands	r3, r2
 8009e1c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	0c1b      	lsrs	r3, r3, #16
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3714      	adds	r7, #20
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr

08009e2e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009e2e:	b480      	push	{r7}
 8009e30:	b085      	sub	sp, #20
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e40:	699b      	ldr	r3, [r3, #24]
 8009e42:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e4a:	69db      	ldr	r3, [r3, #28]
 8009e4c:	68ba      	ldr	r2, [r7, #8]
 8009e4e:	4013      	ands	r3, r2
 8009e50:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	b29b      	uxth	r3, r3
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3714      	adds	r7, #20
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e60:	4770      	bx	lr

08009e62 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009e62:	b480      	push	{r7}
 8009e64:	b085      	sub	sp, #20
 8009e66:	af00      	add	r7, sp, #0
 8009e68:	6078      	str	r0, [r7, #4]
 8009e6a:	460b      	mov	r3, r1
 8009e6c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009e72:	78fb      	ldrb	r3, [r7, #3]
 8009e74:	015a      	lsls	r2, r3, #5
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	4413      	add	r3, r2
 8009e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e7e:	689b      	ldr	r3, [r3, #8]
 8009e80:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e88:	695b      	ldr	r3, [r3, #20]
 8009e8a:	68ba      	ldr	r2, [r7, #8]
 8009e8c:	4013      	ands	r3, r2
 8009e8e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009e90:	68bb      	ldr	r3, [r7, #8]
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3714      	adds	r7, #20
 8009e96:	46bd      	mov	sp, r7
 8009e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9c:	4770      	bx	lr

08009e9e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009e9e:	b480      	push	{r7}
 8009ea0:	b087      	sub	sp, #28
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009eb4:	691b      	ldr	r3, [r3, #16]
 8009eb6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009eb8:	697b      	ldr	r3, [r7, #20]
 8009eba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ebe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ec0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009ec2:	78fb      	ldrb	r3, [r7, #3]
 8009ec4:	f003 030f 	and.w	r3, r3, #15
 8009ec8:	68fa      	ldr	r2, [r7, #12]
 8009eca:	fa22 f303 	lsr.w	r3, r2, r3
 8009ece:	01db      	lsls	r3, r3, #7
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	693a      	ldr	r2, [r7, #16]
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009ed8:	78fb      	ldrb	r3, [r7, #3]
 8009eda:	015a      	lsls	r2, r3, #5
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	4413      	add	r3, r2
 8009ee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ee4:	689b      	ldr	r3, [r3, #8]
 8009ee6:	693a      	ldr	r2, [r7, #16]
 8009ee8:	4013      	ands	r3, r2
 8009eea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009eec:	68bb      	ldr	r3, [r7, #8]
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	371c      	adds	r7, #28
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef8:	4770      	bx	lr

08009efa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009efa:	b480      	push	{r7}
 8009efc:	b083      	sub	sp, #12
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	695b      	ldr	r3, [r3, #20]
 8009f06:	f003 0301 	and.w	r3, r3, #1
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	370c      	adds	r7, #12
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f14:	4770      	bx	lr

08009f16 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009f16:	b480      	push	{r7}
 8009f18:	b085      	sub	sp, #20
 8009f1a:	af00      	add	r7, sp, #0
 8009f1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	68fa      	ldr	r2, [r7, #12]
 8009f2c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f30:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009f34:	f023 0307 	bic.w	r3, r3, #7
 8009f38:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f40:	685b      	ldr	r3, [r3, #4]
 8009f42:	68fa      	ldr	r2, [r7, #12]
 8009f44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f4c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009f4e:	2300      	movs	r3, #0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3714      	adds	r7, #20
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b087      	sub	sp, #28
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	60f8      	str	r0, [r7, #12]
 8009f64:	460b      	mov	r3, r1
 8009f66:	607a      	str	r2, [r7, #4]
 8009f68:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	333c      	adds	r3, #60	@ 0x3c
 8009f72:	3304      	adds	r3, #4
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	4a26      	ldr	r2, [pc, #152]	@ (800a014 <USB_EP0_OutStart+0xb8>)
 8009f7c:	4293      	cmp	r3, r2
 8009f7e:	d90a      	bls.n	8009f96 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f90:	d101      	bne.n	8009f96 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009f92:	2300      	movs	r3, #0
 8009f94:	e037      	b.n	800a006 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009f96:	697b      	ldr	r3, [r7, #20]
 8009f98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f9c:	461a      	mov	r2, r3
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fa8:	691b      	ldr	r3, [r3, #16]
 8009faa:	697a      	ldr	r2, [r7, #20]
 8009fac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009fb0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009fb4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009fb6:	697b      	ldr	r3, [r7, #20]
 8009fb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fbc:	691b      	ldr	r3, [r3, #16]
 8009fbe:	697a      	ldr	r2, [r7, #20]
 8009fc0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009fc4:	f043 0318 	orr.w	r3, r3, #24
 8009fc8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009fca:	697b      	ldr	r3, [r7, #20]
 8009fcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fd0:	691b      	ldr	r3, [r3, #16]
 8009fd2:	697a      	ldr	r2, [r7, #20]
 8009fd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009fd8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009fdc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009fde:	7afb      	ldrb	r3, [r7, #11]
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d10f      	bne.n	800a004 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fea:	461a      	mov	r2, r3
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009ff0:	697b      	ldr	r3, [r7, #20]
 8009ff2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	697a      	ldr	r2, [r7, #20]
 8009ffa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ffe:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a002:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a004:	2300      	movs	r3, #0
}
 800a006:	4618      	mov	r0, r3
 800a008:	371c      	adds	r7, #28
 800a00a:	46bd      	mov	sp, r7
 800a00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a010:	4770      	bx	lr
 800a012:	bf00      	nop
 800a014:	4f54300a 	.word	0x4f54300a

0800a018 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a018:	b480      	push	{r7}
 800a01a:	b085      	sub	sp, #20
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a020:	2300      	movs	r3, #0
 800a022:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	3301      	adds	r3, #1
 800a028:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a030:	d901      	bls.n	800a036 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a032:	2303      	movs	r3, #3
 800a034:	e01b      	b.n	800a06e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	691b      	ldr	r3, [r3, #16]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	daf2      	bge.n	800a024 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a03e:	2300      	movs	r3, #0
 800a040:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	691b      	ldr	r3, [r3, #16]
 800a046:	f043 0201 	orr.w	r2, r3, #1
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	3301      	adds	r3, #1
 800a052:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a05a:	d901      	bls.n	800a060 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a05c:	2303      	movs	r3, #3
 800a05e:	e006      	b.n	800a06e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	691b      	ldr	r3, [r3, #16]
 800a064:	f003 0301 	and.w	r3, r3, #1
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d0f0      	beq.n	800a04e <USB_CoreReset+0x36>

  return HAL_OK;
 800a06c:	2300      	movs	r3, #0
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3714      	adds	r7, #20
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr
	...

0800a07c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a080:	4904      	ldr	r1, [pc, #16]	@ (800a094 <MX_FATFS_Init+0x18>)
 800a082:	4805      	ldr	r0, [pc, #20]	@ (800a098 <MX_FATFS_Init+0x1c>)
 800a084:	f002 f882 	bl	800c18c <FATFS_LinkDriver>
 800a088:	4603      	mov	r3, r0
 800a08a:	461a      	mov	r2, r3
 800a08c:	4b03      	ldr	r3, [pc, #12]	@ (800a09c <MX_FATFS_Init+0x20>)
 800a08e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a090:	bf00      	nop
 800a092:	bd80      	pop	{r7, pc}
 800a094:	20004c80 	.word	0x20004c80
 800a098:	20000014 	.word	0x20000014
 800a09c:	20004c7c 	.word	0x20004c7c

0800a0a0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b083      	sub	sp, #12
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800a0aa:	4b06      	ldr	r3, [pc, #24]	@ (800a0c4 <USER_initialize+0x24>)
 800a0ac:	2201      	movs	r2, #1
 800a0ae:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a0b0:	4b04      	ldr	r3, [pc, #16]	@ (800a0c4 <USER_initialize+0x24>)
 800a0b2:	781b      	ldrb	r3, [r3, #0]
 800a0b4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	370c      	adds	r7, #12
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c0:	4770      	bx	lr
 800a0c2:	bf00      	nop
 800a0c4:	20000011 	.word	0x20000011

0800a0c8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b083      	sub	sp, #12
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800a0d2:	4b06      	ldr	r3, [pc, #24]	@ (800a0ec <USER_status+0x24>)
 800a0d4:	2201      	movs	r2, #1
 800a0d6:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a0d8:	4b04      	ldr	r3, [pc, #16]	@ (800a0ec <USER_status+0x24>)
 800a0da:	781b      	ldrb	r3, [r3, #0]
 800a0dc:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	370c      	adds	r7, #12
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e8:	4770      	bx	lr
 800a0ea:	bf00      	nop
 800a0ec:	20000011 	.word	0x20000011

0800a0f0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b085      	sub	sp, #20
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	60b9      	str	r1, [r7, #8]
 800a0f8:	607a      	str	r2, [r7, #4]
 800a0fa:	603b      	str	r3, [r7, #0]
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800a100:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800a102:	4618      	mov	r0, r3
 800a104:	3714      	adds	r7, #20
 800a106:	46bd      	mov	sp, r7
 800a108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10c:	4770      	bx	lr

0800a10e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a10e:	b480      	push	{r7}
 800a110:	b085      	sub	sp, #20
 800a112:	af00      	add	r7, sp, #0
 800a114:	60b9      	str	r1, [r7, #8]
 800a116:	607a      	str	r2, [r7, #4]
 800a118:	603b      	str	r3, [r7, #0]
 800a11a:	4603      	mov	r3, r0
 800a11c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800a11e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800a120:	4618      	mov	r0, r3
 800a122:	3714      	adds	r7, #20
 800a124:	46bd      	mov	sp, r7
 800a126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12a:	4770      	bx	lr

0800a12c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b085      	sub	sp, #20
 800a130:	af00      	add	r7, sp, #0
 800a132:	4603      	mov	r3, r0
 800a134:	603a      	str	r2, [r7, #0]
 800a136:	71fb      	strb	r3, [r7, #7]
 800a138:	460b      	mov	r3, r1
 800a13a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800a13c:	2301      	movs	r3, #1
 800a13e:	73fb      	strb	r3, [r7, #15]
    return res;
 800a140:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800a142:	4618      	mov	r0, r3
 800a144:	3714      	adds	r7, #20
 800a146:	46bd      	mov	sp, r7
 800a148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14c:	4770      	bx	lr
	...

0800a150 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b084      	sub	sp, #16
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	460b      	mov	r3, r1
 800a15a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a15c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a160:	f002 fcfa 	bl	800cb58 <USBD_static_malloc>
 800a164:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d109      	bne.n	800a180 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	32b0      	adds	r2, #176	@ 0xb0
 800a176:	2100      	movs	r1, #0
 800a178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a17c:	2302      	movs	r3, #2
 800a17e:	e0d4      	b.n	800a32a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a180:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a184:	2100      	movs	r1, #0
 800a186:	68f8      	ldr	r0, [r7, #12]
 800a188:	f009 fa88 	bl	801369c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	32b0      	adds	r2, #176	@ 0xb0
 800a196:	68f9      	ldr	r1, [r7, #12]
 800a198:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	32b0      	adds	r2, #176	@ 0xb0
 800a1a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	7c1b      	ldrb	r3, [r3, #16]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d138      	bne.n	800a22a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a1b8:	4b5e      	ldr	r3, [pc, #376]	@ (800a334 <USBD_CDC_Init+0x1e4>)
 800a1ba:	7819      	ldrb	r1, [r3, #0]
 800a1bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1c0:	2202      	movs	r2, #2
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f002 fba5 	bl	800c912 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a1c8:	4b5a      	ldr	r3, [pc, #360]	@ (800a334 <USBD_CDC_Init+0x1e4>)
 800a1ca:	781b      	ldrb	r3, [r3, #0]
 800a1cc:	f003 020f 	and.w	r2, r3, #15
 800a1d0:	6879      	ldr	r1, [r7, #4]
 800a1d2:	4613      	mov	r3, r2
 800a1d4:	009b      	lsls	r3, r3, #2
 800a1d6:	4413      	add	r3, r2
 800a1d8:	009b      	lsls	r3, r3, #2
 800a1da:	440b      	add	r3, r1
 800a1dc:	3324      	adds	r3, #36	@ 0x24
 800a1de:	2201      	movs	r2, #1
 800a1e0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a1e2:	4b55      	ldr	r3, [pc, #340]	@ (800a338 <USBD_CDC_Init+0x1e8>)
 800a1e4:	7819      	ldrb	r1, [r3, #0]
 800a1e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1ea:	2202      	movs	r2, #2
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f002 fb90 	bl	800c912 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a1f2:	4b51      	ldr	r3, [pc, #324]	@ (800a338 <USBD_CDC_Init+0x1e8>)
 800a1f4:	781b      	ldrb	r3, [r3, #0]
 800a1f6:	f003 020f 	and.w	r2, r3, #15
 800a1fa:	6879      	ldr	r1, [r7, #4]
 800a1fc:	4613      	mov	r3, r2
 800a1fe:	009b      	lsls	r3, r3, #2
 800a200:	4413      	add	r3, r2
 800a202:	009b      	lsls	r3, r3, #2
 800a204:	440b      	add	r3, r1
 800a206:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a20a:	2201      	movs	r2, #1
 800a20c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a20e:	4b4b      	ldr	r3, [pc, #300]	@ (800a33c <USBD_CDC_Init+0x1ec>)
 800a210:	781b      	ldrb	r3, [r3, #0]
 800a212:	f003 020f 	and.w	r2, r3, #15
 800a216:	6879      	ldr	r1, [r7, #4]
 800a218:	4613      	mov	r3, r2
 800a21a:	009b      	lsls	r3, r3, #2
 800a21c:	4413      	add	r3, r2
 800a21e:	009b      	lsls	r3, r3, #2
 800a220:	440b      	add	r3, r1
 800a222:	3326      	adds	r3, #38	@ 0x26
 800a224:	2210      	movs	r2, #16
 800a226:	801a      	strh	r2, [r3, #0]
 800a228:	e035      	b.n	800a296 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a22a:	4b42      	ldr	r3, [pc, #264]	@ (800a334 <USBD_CDC_Init+0x1e4>)
 800a22c:	7819      	ldrb	r1, [r3, #0]
 800a22e:	2340      	movs	r3, #64	@ 0x40
 800a230:	2202      	movs	r2, #2
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f002 fb6d 	bl	800c912 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a238:	4b3e      	ldr	r3, [pc, #248]	@ (800a334 <USBD_CDC_Init+0x1e4>)
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	f003 020f 	and.w	r2, r3, #15
 800a240:	6879      	ldr	r1, [r7, #4]
 800a242:	4613      	mov	r3, r2
 800a244:	009b      	lsls	r3, r3, #2
 800a246:	4413      	add	r3, r2
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	440b      	add	r3, r1
 800a24c:	3324      	adds	r3, #36	@ 0x24
 800a24e:	2201      	movs	r2, #1
 800a250:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a252:	4b39      	ldr	r3, [pc, #228]	@ (800a338 <USBD_CDC_Init+0x1e8>)
 800a254:	7819      	ldrb	r1, [r3, #0]
 800a256:	2340      	movs	r3, #64	@ 0x40
 800a258:	2202      	movs	r2, #2
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f002 fb59 	bl	800c912 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a260:	4b35      	ldr	r3, [pc, #212]	@ (800a338 <USBD_CDC_Init+0x1e8>)
 800a262:	781b      	ldrb	r3, [r3, #0]
 800a264:	f003 020f 	and.w	r2, r3, #15
 800a268:	6879      	ldr	r1, [r7, #4]
 800a26a:	4613      	mov	r3, r2
 800a26c:	009b      	lsls	r3, r3, #2
 800a26e:	4413      	add	r3, r2
 800a270:	009b      	lsls	r3, r3, #2
 800a272:	440b      	add	r3, r1
 800a274:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a278:	2201      	movs	r2, #1
 800a27a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a27c:	4b2f      	ldr	r3, [pc, #188]	@ (800a33c <USBD_CDC_Init+0x1ec>)
 800a27e:	781b      	ldrb	r3, [r3, #0]
 800a280:	f003 020f 	and.w	r2, r3, #15
 800a284:	6879      	ldr	r1, [r7, #4]
 800a286:	4613      	mov	r3, r2
 800a288:	009b      	lsls	r3, r3, #2
 800a28a:	4413      	add	r3, r2
 800a28c:	009b      	lsls	r3, r3, #2
 800a28e:	440b      	add	r3, r1
 800a290:	3326      	adds	r3, #38	@ 0x26
 800a292:	2210      	movs	r2, #16
 800a294:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a296:	4b29      	ldr	r3, [pc, #164]	@ (800a33c <USBD_CDC_Init+0x1ec>)
 800a298:	7819      	ldrb	r1, [r3, #0]
 800a29a:	2308      	movs	r3, #8
 800a29c:	2203      	movs	r2, #3
 800a29e:	6878      	ldr	r0, [r7, #4]
 800a2a0:	f002 fb37 	bl	800c912 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a2a4:	4b25      	ldr	r3, [pc, #148]	@ (800a33c <USBD_CDC_Init+0x1ec>)
 800a2a6:	781b      	ldrb	r3, [r3, #0]
 800a2a8:	f003 020f 	and.w	r2, r3, #15
 800a2ac:	6879      	ldr	r1, [r7, #4]
 800a2ae:	4613      	mov	r3, r2
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	4413      	add	r3, r2
 800a2b4:	009b      	lsls	r3, r3, #2
 800a2b6:	440b      	add	r3, r1
 800a2b8:	3324      	adds	r3, #36	@ 0x24
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a2cc:	687a      	ldr	r2, [r7, #4]
 800a2ce:	33b0      	adds	r3, #176	@ 0xb0
 800a2d0:	009b      	lsls	r3, r3, #2
 800a2d2:	4413      	add	r3, r2
 800a2d4:	685b      	ldr	r3, [r3, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	2200      	movs	r2, #0
 800a2de:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d101      	bne.n	800a2f8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a2f4:	2302      	movs	r3, #2
 800a2f6:	e018      	b.n	800a32a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	7c1b      	ldrb	r3, [r3, #16]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d10a      	bne.n	800a316 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a300:	4b0d      	ldr	r3, [pc, #52]	@ (800a338 <USBD_CDC_Init+0x1e8>)
 800a302:	7819      	ldrb	r1, [r3, #0]
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a30a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f002 fbee 	bl	800caf0 <USBD_LL_PrepareReceive>
 800a314:	e008      	b.n	800a328 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a316:	4b08      	ldr	r3, [pc, #32]	@ (800a338 <USBD_CDC_Init+0x1e8>)
 800a318:	7819      	ldrb	r1, [r3, #0]
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a320:	2340      	movs	r3, #64	@ 0x40
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f002 fbe4 	bl	800caf0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a328:	2300      	movs	r3, #0
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3710      	adds	r7, #16
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}
 800a332:	bf00      	nop
 800a334:	200000af 	.word	0x200000af
 800a338:	200000b0 	.word	0x200000b0
 800a33c:	200000b1 	.word	0x200000b1

0800a340 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b082      	sub	sp, #8
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
 800a348:	460b      	mov	r3, r1
 800a34a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a34c:	4b3a      	ldr	r3, [pc, #232]	@ (800a438 <USBD_CDC_DeInit+0xf8>)
 800a34e:	781b      	ldrb	r3, [r3, #0]
 800a350:	4619      	mov	r1, r3
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f002 fb03 	bl	800c95e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a358:	4b37      	ldr	r3, [pc, #220]	@ (800a438 <USBD_CDC_DeInit+0xf8>)
 800a35a:	781b      	ldrb	r3, [r3, #0]
 800a35c:	f003 020f 	and.w	r2, r3, #15
 800a360:	6879      	ldr	r1, [r7, #4]
 800a362:	4613      	mov	r3, r2
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	4413      	add	r3, r2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	440b      	add	r3, r1
 800a36c:	3324      	adds	r3, #36	@ 0x24
 800a36e:	2200      	movs	r2, #0
 800a370:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a372:	4b32      	ldr	r3, [pc, #200]	@ (800a43c <USBD_CDC_DeInit+0xfc>)
 800a374:	781b      	ldrb	r3, [r3, #0]
 800a376:	4619      	mov	r1, r3
 800a378:	6878      	ldr	r0, [r7, #4]
 800a37a:	f002 faf0 	bl	800c95e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a37e:	4b2f      	ldr	r3, [pc, #188]	@ (800a43c <USBD_CDC_DeInit+0xfc>)
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	f003 020f 	and.w	r2, r3, #15
 800a386:	6879      	ldr	r1, [r7, #4]
 800a388:	4613      	mov	r3, r2
 800a38a:	009b      	lsls	r3, r3, #2
 800a38c:	4413      	add	r3, r2
 800a38e:	009b      	lsls	r3, r3, #2
 800a390:	440b      	add	r3, r1
 800a392:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a396:	2200      	movs	r2, #0
 800a398:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a39a:	4b29      	ldr	r3, [pc, #164]	@ (800a440 <USBD_CDC_DeInit+0x100>)
 800a39c:	781b      	ldrb	r3, [r3, #0]
 800a39e:	4619      	mov	r1, r3
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f002 fadc 	bl	800c95e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a3a6:	4b26      	ldr	r3, [pc, #152]	@ (800a440 <USBD_CDC_DeInit+0x100>)
 800a3a8:	781b      	ldrb	r3, [r3, #0]
 800a3aa:	f003 020f 	and.w	r2, r3, #15
 800a3ae:	6879      	ldr	r1, [r7, #4]
 800a3b0:	4613      	mov	r3, r2
 800a3b2:	009b      	lsls	r3, r3, #2
 800a3b4:	4413      	add	r3, r2
 800a3b6:	009b      	lsls	r3, r3, #2
 800a3b8:	440b      	add	r3, r1
 800a3ba:	3324      	adds	r3, #36	@ 0x24
 800a3bc:	2200      	movs	r2, #0
 800a3be:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a3c0:	4b1f      	ldr	r3, [pc, #124]	@ (800a440 <USBD_CDC_DeInit+0x100>)
 800a3c2:	781b      	ldrb	r3, [r3, #0]
 800a3c4:	f003 020f 	and.w	r2, r3, #15
 800a3c8:	6879      	ldr	r1, [r7, #4]
 800a3ca:	4613      	mov	r3, r2
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	4413      	add	r3, r2
 800a3d0:	009b      	lsls	r3, r3, #2
 800a3d2:	440b      	add	r3, r1
 800a3d4:	3326      	adds	r3, #38	@ 0x26
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	32b0      	adds	r2, #176	@ 0xb0
 800a3e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d01f      	beq.n	800a42c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a3f2:	687a      	ldr	r2, [r7, #4]
 800a3f4:	33b0      	adds	r3, #176	@ 0xb0
 800a3f6:	009b      	lsls	r3, r3, #2
 800a3f8:	4413      	add	r3, r2
 800a3fa:	685b      	ldr	r3, [r3, #4]
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	32b0      	adds	r2, #176	@ 0xb0
 800a40a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a40e:	4618      	mov	r0, r3
 800a410:	f002 fbb0 	bl	800cb74 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	32b0      	adds	r2, #176	@ 0xb0
 800a41e:	2100      	movs	r1, #0
 800a420:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2200      	movs	r2, #0
 800a428:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a42c:	2300      	movs	r3, #0
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3708      	adds	r7, #8
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}
 800a436:	bf00      	nop
 800a438:	200000af 	.word	0x200000af
 800a43c:	200000b0 	.word	0x200000b0
 800a440:	200000b1 	.word	0x200000b1

0800a444 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b086      	sub	sp, #24
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
 800a44c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	32b0      	adds	r2, #176	@ 0xb0
 800a458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a45c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a45e:	2300      	movs	r3, #0
 800a460:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a462:	2300      	movs	r3, #0
 800a464:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a466:	2300      	movs	r3, #0
 800a468:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d101      	bne.n	800a474 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a470:	2303      	movs	r3, #3
 800a472:	e0bf      	b.n	800a5f4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	781b      	ldrb	r3, [r3, #0]
 800a478:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d050      	beq.n	800a522 <USBD_CDC_Setup+0xde>
 800a480:	2b20      	cmp	r3, #32
 800a482:	f040 80af 	bne.w	800a5e4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	88db      	ldrh	r3, [r3, #6]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d03a      	beq.n	800a504 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	781b      	ldrb	r3, [r3, #0]
 800a492:	b25b      	sxtb	r3, r3
 800a494:	2b00      	cmp	r3, #0
 800a496:	da1b      	bge.n	800a4d0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a49e:	687a      	ldr	r2, [r7, #4]
 800a4a0:	33b0      	adds	r3, #176	@ 0xb0
 800a4a2:	009b      	lsls	r3, r3, #2
 800a4a4:	4413      	add	r3, r2
 800a4a6:	685b      	ldr	r3, [r3, #4]
 800a4a8:	689b      	ldr	r3, [r3, #8]
 800a4aa:	683a      	ldr	r2, [r7, #0]
 800a4ac:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a4ae:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a4b0:	683a      	ldr	r2, [r7, #0]
 800a4b2:	88d2      	ldrh	r2, [r2, #6]
 800a4b4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	88db      	ldrh	r3, [r3, #6]
 800a4ba:	2b07      	cmp	r3, #7
 800a4bc:	bf28      	it	cs
 800a4be:	2307      	movcs	r3, #7
 800a4c0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	89fa      	ldrh	r2, [r7, #14]
 800a4c6:	4619      	mov	r1, r3
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f001 fd93 	bl	800bff4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a4ce:	e090      	b.n	800a5f2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	785a      	ldrb	r2, [r3, #1]
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	88db      	ldrh	r3, [r3, #6]
 800a4de:	2b3f      	cmp	r3, #63	@ 0x3f
 800a4e0:	d803      	bhi.n	800a4ea <USBD_CDC_Setup+0xa6>
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	88db      	ldrh	r3, [r3, #6]
 800a4e6:	b2da      	uxtb	r2, r3
 800a4e8:	e000      	b.n	800a4ec <USBD_CDC_Setup+0xa8>
 800a4ea:	2240      	movs	r2, #64	@ 0x40
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a4f2:	6939      	ldr	r1, [r7, #16]
 800a4f4:	693b      	ldr	r3, [r7, #16]
 800a4f6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a4fa:	461a      	mov	r2, r3
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f001 fda5 	bl	800c04c <USBD_CtlPrepareRx>
      break;
 800a502:	e076      	b.n	800a5f2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a50a:	687a      	ldr	r2, [r7, #4]
 800a50c:	33b0      	adds	r3, #176	@ 0xb0
 800a50e:	009b      	lsls	r3, r3, #2
 800a510:	4413      	add	r3, r2
 800a512:	685b      	ldr	r3, [r3, #4]
 800a514:	689b      	ldr	r3, [r3, #8]
 800a516:	683a      	ldr	r2, [r7, #0]
 800a518:	7850      	ldrb	r0, [r2, #1]
 800a51a:	2200      	movs	r2, #0
 800a51c:	6839      	ldr	r1, [r7, #0]
 800a51e:	4798      	blx	r3
      break;
 800a520:	e067      	b.n	800a5f2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	785b      	ldrb	r3, [r3, #1]
 800a526:	2b0b      	cmp	r3, #11
 800a528:	d851      	bhi.n	800a5ce <USBD_CDC_Setup+0x18a>
 800a52a:	a201      	add	r2, pc, #4	@ (adr r2, 800a530 <USBD_CDC_Setup+0xec>)
 800a52c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a530:	0800a561 	.word	0x0800a561
 800a534:	0800a5dd 	.word	0x0800a5dd
 800a538:	0800a5cf 	.word	0x0800a5cf
 800a53c:	0800a5cf 	.word	0x0800a5cf
 800a540:	0800a5cf 	.word	0x0800a5cf
 800a544:	0800a5cf 	.word	0x0800a5cf
 800a548:	0800a5cf 	.word	0x0800a5cf
 800a54c:	0800a5cf 	.word	0x0800a5cf
 800a550:	0800a5cf 	.word	0x0800a5cf
 800a554:	0800a5cf 	.word	0x0800a5cf
 800a558:	0800a58b 	.word	0x0800a58b
 800a55c:	0800a5b5 	.word	0x0800a5b5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a566:	b2db      	uxtb	r3, r3
 800a568:	2b03      	cmp	r3, #3
 800a56a:	d107      	bne.n	800a57c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a56c:	f107 030a 	add.w	r3, r7, #10
 800a570:	2202      	movs	r2, #2
 800a572:	4619      	mov	r1, r3
 800a574:	6878      	ldr	r0, [r7, #4]
 800a576:	f001 fd3d 	bl	800bff4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a57a:	e032      	b.n	800a5e2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a57c:	6839      	ldr	r1, [r7, #0]
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f001 fcbb 	bl	800befa <USBD_CtlError>
            ret = USBD_FAIL;
 800a584:	2303      	movs	r3, #3
 800a586:	75fb      	strb	r3, [r7, #23]
          break;
 800a588:	e02b      	b.n	800a5e2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a590:	b2db      	uxtb	r3, r3
 800a592:	2b03      	cmp	r3, #3
 800a594:	d107      	bne.n	800a5a6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a596:	f107 030d 	add.w	r3, r7, #13
 800a59a:	2201      	movs	r2, #1
 800a59c:	4619      	mov	r1, r3
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	f001 fd28 	bl	800bff4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a5a4:	e01d      	b.n	800a5e2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a5a6:	6839      	ldr	r1, [r7, #0]
 800a5a8:	6878      	ldr	r0, [r7, #4]
 800a5aa:	f001 fca6 	bl	800befa <USBD_CtlError>
            ret = USBD_FAIL;
 800a5ae:	2303      	movs	r3, #3
 800a5b0:	75fb      	strb	r3, [r7, #23]
          break;
 800a5b2:	e016      	b.n	800a5e2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	2b03      	cmp	r3, #3
 800a5be:	d00f      	beq.n	800a5e0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a5c0:	6839      	ldr	r1, [r7, #0]
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f001 fc99 	bl	800befa <USBD_CtlError>
            ret = USBD_FAIL;
 800a5c8:	2303      	movs	r3, #3
 800a5ca:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a5cc:	e008      	b.n	800a5e0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a5ce:	6839      	ldr	r1, [r7, #0]
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f001 fc92 	bl	800befa <USBD_CtlError>
          ret = USBD_FAIL;
 800a5d6:	2303      	movs	r3, #3
 800a5d8:	75fb      	strb	r3, [r7, #23]
          break;
 800a5da:	e002      	b.n	800a5e2 <USBD_CDC_Setup+0x19e>
          break;
 800a5dc:	bf00      	nop
 800a5de:	e008      	b.n	800a5f2 <USBD_CDC_Setup+0x1ae>
          break;
 800a5e0:	bf00      	nop
      }
      break;
 800a5e2:	e006      	b.n	800a5f2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a5e4:	6839      	ldr	r1, [r7, #0]
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f001 fc87 	bl	800befa <USBD_CtlError>
      ret = USBD_FAIL;
 800a5ec:	2303      	movs	r3, #3
 800a5ee:	75fb      	strb	r3, [r7, #23]
      break;
 800a5f0:	bf00      	nop
  }

  return (uint8_t)ret;
 800a5f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3718      	adds	r7, #24
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b084      	sub	sp, #16
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	460b      	mov	r3, r1
 800a606:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a60e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	32b0      	adds	r2, #176	@ 0xb0
 800a61a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d101      	bne.n	800a626 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a622:	2303      	movs	r3, #3
 800a624:	e065      	b.n	800a6f2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	32b0      	adds	r2, #176	@ 0xb0
 800a630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a634:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a636:	78fb      	ldrb	r3, [r7, #3]
 800a638:	f003 020f 	and.w	r2, r3, #15
 800a63c:	6879      	ldr	r1, [r7, #4]
 800a63e:	4613      	mov	r3, r2
 800a640:	009b      	lsls	r3, r3, #2
 800a642:	4413      	add	r3, r2
 800a644:	009b      	lsls	r3, r3, #2
 800a646:	440b      	add	r3, r1
 800a648:	3318      	adds	r3, #24
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d02f      	beq.n	800a6b0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a650:	78fb      	ldrb	r3, [r7, #3]
 800a652:	f003 020f 	and.w	r2, r3, #15
 800a656:	6879      	ldr	r1, [r7, #4]
 800a658:	4613      	mov	r3, r2
 800a65a:	009b      	lsls	r3, r3, #2
 800a65c:	4413      	add	r3, r2
 800a65e:	009b      	lsls	r3, r3, #2
 800a660:	440b      	add	r3, r1
 800a662:	3318      	adds	r3, #24
 800a664:	681a      	ldr	r2, [r3, #0]
 800a666:	78fb      	ldrb	r3, [r7, #3]
 800a668:	f003 010f 	and.w	r1, r3, #15
 800a66c:	68f8      	ldr	r0, [r7, #12]
 800a66e:	460b      	mov	r3, r1
 800a670:	00db      	lsls	r3, r3, #3
 800a672:	440b      	add	r3, r1
 800a674:	009b      	lsls	r3, r3, #2
 800a676:	4403      	add	r3, r0
 800a678:	331c      	adds	r3, #28
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	fbb2 f1f3 	udiv	r1, r2, r3
 800a680:	fb01 f303 	mul.w	r3, r1, r3
 800a684:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a686:	2b00      	cmp	r3, #0
 800a688:	d112      	bne.n	800a6b0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a68a:	78fb      	ldrb	r3, [r7, #3]
 800a68c:	f003 020f 	and.w	r2, r3, #15
 800a690:	6879      	ldr	r1, [r7, #4]
 800a692:	4613      	mov	r3, r2
 800a694:	009b      	lsls	r3, r3, #2
 800a696:	4413      	add	r3, r2
 800a698:	009b      	lsls	r3, r3, #2
 800a69a:	440b      	add	r3, r1
 800a69c:	3318      	adds	r3, #24
 800a69e:	2200      	movs	r2, #0
 800a6a0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a6a2:	78f9      	ldrb	r1, [r7, #3]
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	6878      	ldr	r0, [r7, #4]
 800a6aa:	f002 fa00 	bl	800caae <USBD_LL_Transmit>
 800a6ae:	e01f      	b.n	800a6f0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a6be:	687a      	ldr	r2, [r7, #4]
 800a6c0:	33b0      	adds	r3, #176	@ 0xb0
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	4413      	add	r3, r2
 800a6c6:	685b      	ldr	r3, [r3, #4]
 800a6c8:	691b      	ldr	r3, [r3, #16]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d010      	beq.n	800a6f0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a6d4:	687a      	ldr	r2, [r7, #4]
 800a6d6:	33b0      	adds	r3, #176	@ 0xb0
 800a6d8:	009b      	lsls	r3, r3, #2
 800a6da:	4413      	add	r3, r2
 800a6dc:	685b      	ldr	r3, [r3, #4]
 800a6de:	691b      	ldr	r3, [r3, #16]
 800a6e0:	68ba      	ldr	r2, [r7, #8]
 800a6e2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a6e6:	68ba      	ldr	r2, [r7, #8]
 800a6e8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a6ec:	78fa      	ldrb	r2, [r7, #3]
 800a6ee:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a6f0:	2300      	movs	r3, #0
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3710      	adds	r7, #16
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}

0800a6fa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a6fa:	b580      	push	{r7, lr}
 800a6fc:	b084      	sub	sp, #16
 800a6fe:	af00      	add	r7, sp, #0
 800a700:	6078      	str	r0, [r7, #4]
 800a702:	460b      	mov	r3, r1
 800a704:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	32b0      	adds	r2, #176	@ 0xb0
 800a710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a714:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	32b0      	adds	r2, #176	@ 0xb0
 800a720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d101      	bne.n	800a72c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a728:	2303      	movs	r3, #3
 800a72a:	e01a      	b.n	800a762 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a72c:	78fb      	ldrb	r3, [r7, #3]
 800a72e:	4619      	mov	r1, r3
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f002 f9fe 	bl	800cb32 <USBD_LL_GetRxDataSize>
 800a736:	4602      	mov	r2, r0
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a744:	687a      	ldr	r2, [r7, #4]
 800a746:	33b0      	adds	r3, #176	@ 0xb0
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	4413      	add	r3, r2
 800a74c:	685b      	ldr	r3, [r3, #4]
 800a74e:	68db      	ldr	r3, [r3, #12]
 800a750:	68fa      	ldr	r2, [r7, #12]
 800a752:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a756:	68fa      	ldr	r2, [r7, #12]
 800a758:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a75c:	4611      	mov	r1, r2
 800a75e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a760:	2300      	movs	r3, #0
}
 800a762:	4618      	mov	r0, r3
 800a764:	3710      	adds	r7, #16
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}

0800a76a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a76a:	b580      	push	{r7, lr}
 800a76c:	b084      	sub	sp, #16
 800a76e:	af00      	add	r7, sp, #0
 800a770:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	32b0      	adds	r2, #176	@ 0xb0
 800a77c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a780:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d101      	bne.n	800a78c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a788:	2303      	movs	r3, #3
 800a78a:	e024      	b.n	800a7d6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	33b0      	adds	r3, #176	@ 0xb0
 800a796:	009b      	lsls	r3, r3, #2
 800a798:	4413      	add	r3, r2
 800a79a:	685b      	ldr	r3, [r3, #4]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d019      	beq.n	800a7d4 <USBD_CDC_EP0_RxReady+0x6a>
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a7a6:	2bff      	cmp	r3, #255	@ 0xff
 800a7a8:	d014      	beq.n	800a7d4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a7b0:	687a      	ldr	r2, [r7, #4]
 800a7b2:	33b0      	adds	r3, #176	@ 0xb0
 800a7b4:	009b      	lsls	r3, r3, #2
 800a7b6:	4413      	add	r3, r2
 800a7b8:	685b      	ldr	r3, [r3, #4]
 800a7ba:	689b      	ldr	r3, [r3, #8]
 800a7bc:	68fa      	ldr	r2, [r7, #12]
 800a7be:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a7c2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a7c4:	68fa      	ldr	r2, [r7, #12]
 800a7c6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a7ca:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	22ff      	movs	r2, #255	@ 0xff
 800a7d0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a7d4:	2300      	movs	r3, #0
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	3710      	adds	r7, #16
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	bd80      	pop	{r7, pc}
	...

0800a7e0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b086      	sub	sp, #24
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a7e8:	2182      	movs	r1, #130	@ 0x82
 800a7ea:	4818      	ldr	r0, [pc, #96]	@ (800a84c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a7ec:	f000 fd4f 	bl	800b28e <USBD_GetEpDesc>
 800a7f0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a7f2:	2101      	movs	r1, #1
 800a7f4:	4815      	ldr	r0, [pc, #84]	@ (800a84c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a7f6:	f000 fd4a 	bl	800b28e <USBD_GetEpDesc>
 800a7fa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a7fc:	2181      	movs	r1, #129	@ 0x81
 800a7fe:	4813      	ldr	r0, [pc, #76]	@ (800a84c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a800:	f000 fd45 	bl	800b28e <USBD_GetEpDesc>
 800a804:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a806:	697b      	ldr	r3, [r7, #20]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d002      	beq.n	800a812 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a80c:	697b      	ldr	r3, [r7, #20]
 800a80e:	2210      	movs	r2, #16
 800a810:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d006      	beq.n	800a826 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a818:	693b      	ldr	r3, [r7, #16]
 800a81a:	2200      	movs	r2, #0
 800a81c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a820:	711a      	strb	r2, [r3, #4]
 800a822:	2200      	movs	r2, #0
 800a824:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d006      	beq.n	800a83a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	2200      	movs	r2, #0
 800a830:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a834:	711a      	strb	r2, [r3, #4]
 800a836:	2200      	movs	r2, #0
 800a838:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2243      	movs	r2, #67	@ 0x43
 800a83e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a840:	4b02      	ldr	r3, [pc, #8]	@ (800a84c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a842:	4618      	mov	r0, r3
 800a844:	3718      	adds	r7, #24
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
 800a84a:	bf00      	nop
 800a84c:	2000006c 	.word	0x2000006c

0800a850 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b086      	sub	sp, #24
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a858:	2182      	movs	r1, #130	@ 0x82
 800a85a:	4818      	ldr	r0, [pc, #96]	@ (800a8bc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a85c:	f000 fd17 	bl	800b28e <USBD_GetEpDesc>
 800a860:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a862:	2101      	movs	r1, #1
 800a864:	4815      	ldr	r0, [pc, #84]	@ (800a8bc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a866:	f000 fd12 	bl	800b28e <USBD_GetEpDesc>
 800a86a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a86c:	2181      	movs	r1, #129	@ 0x81
 800a86e:	4813      	ldr	r0, [pc, #76]	@ (800a8bc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a870:	f000 fd0d 	bl	800b28e <USBD_GetEpDesc>
 800a874:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d002      	beq.n	800a882 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a87c:	697b      	ldr	r3, [r7, #20]
 800a87e:	2210      	movs	r2, #16
 800a880:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a882:	693b      	ldr	r3, [r7, #16]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d006      	beq.n	800a896 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a888:	693b      	ldr	r3, [r7, #16]
 800a88a:	2200      	movs	r2, #0
 800a88c:	711a      	strb	r2, [r3, #4]
 800a88e:	2200      	movs	r2, #0
 800a890:	f042 0202 	orr.w	r2, r2, #2
 800a894:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d006      	beq.n	800a8aa <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	2200      	movs	r2, #0
 800a8a0:	711a      	strb	r2, [r3, #4]
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	f042 0202 	orr.w	r2, r2, #2
 800a8a8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2243      	movs	r2, #67	@ 0x43
 800a8ae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a8b0:	4b02      	ldr	r3, [pc, #8]	@ (800a8bc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	3718      	adds	r7, #24
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bd80      	pop	{r7, pc}
 800a8ba:	bf00      	nop
 800a8bc:	2000006c 	.word	0x2000006c

0800a8c0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b086      	sub	sp, #24
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a8c8:	2182      	movs	r1, #130	@ 0x82
 800a8ca:	4818      	ldr	r0, [pc, #96]	@ (800a92c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a8cc:	f000 fcdf 	bl	800b28e <USBD_GetEpDesc>
 800a8d0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a8d2:	2101      	movs	r1, #1
 800a8d4:	4815      	ldr	r0, [pc, #84]	@ (800a92c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a8d6:	f000 fcda 	bl	800b28e <USBD_GetEpDesc>
 800a8da:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a8dc:	2181      	movs	r1, #129	@ 0x81
 800a8de:	4813      	ldr	r0, [pc, #76]	@ (800a92c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a8e0:	f000 fcd5 	bl	800b28e <USBD_GetEpDesc>
 800a8e4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d002      	beq.n	800a8f2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a8ec:	697b      	ldr	r3, [r7, #20]
 800a8ee:	2210      	movs	r2, #16
 800a8f0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a8f2:	693b      	ldr	r3, [r7, #16]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d006      	beq.n	800a906 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a8f8:	693b      	ldr	r3, [r7, #16]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a900:	711a      	strb	r2, [r3, #4]
 800a902:	2200      	movs	r2, #0
 800a904:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d006      	beq.n	800a91a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	2200      	movs	r2, #0
 800a910:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a914:	711a      	strb	r2, [r3, #4]
 800a916:	2200      	movs	r2, #0
 800a918:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2243      	movs	r2, #67	@ 0x43
 800a91e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a920:	4b02      	ldr	r3, [pc, #8]	@ (800a92c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a922:	4618      	mov	r0, r3
 800a924:	3718      	adds	r7, #24
 800a926:	46bd      	mov	sp, r7
 800a928:	bd80      	pop	{r7, pc}
 800a92a:	bf00      	nop
 800a92c:	2000006c 	.word	0x2000006c

0800a930 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a930:	b480      	push	{r7}
 800a932:	b083      	sub	sp, #12
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	220a      	movs	r2, #10
 800a93c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a93e:	4b03      	ldr	r3, [pc, #12]	@ (800a94c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a940:	4618      	mov	r0, r3
 800a942:	370c      	adds	r7, #12
 800a944:	46bd      	mov	sp, r7
 800a946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94a:	4770      	bx	lr
 800a94c:	20000028 	.word	0x20000028

0800a950 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a950:	b480      	push	{r7}
 800a952:	b083      	sub	sp, #12
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d101      	bne.n	800a964 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a960:	2303      	movs	r3, #3
 800a962:	e009      	b.n	800a978 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a96a:	687a      	ldr	r2, [r7, #4]
 800a96c:	33b0      	adds	r3, #176	@ 0xb0
 800a96e:	009b      	lsls	r3, r3, #2
 800a970:	4413      	add	r3, r2
 800a972:	683a      	ldr	r2, [r7, #0]
 800a974:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a976:	2300      	movs	r3, #0
}
 800a978:	4618      	mov	r0, r3
 800a97a:	370c      	adds	r7, #12
 800a97c:	46bd      	mov	sp, r7
 800a97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a982:	4770      	bx	lr

0800a984 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a984:	b480      	push	{r7}
 800a986:	b087      	sub	sp, #28
 800a988:	af00      	add	r7, sp, #0
 800a98a:	60f8      	str	r0, [r7, #12]
 800a98c:	60b9      	str	r1, [r7, #8]
 800a98e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	32b0      	adds	r2, #176	@ 0xb0
 800a99a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a99e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a9a0:	697b      	ldr	r3, [r7, #20]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d101      	bne.n	800a9aa <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a9a6:	2303      	movs	r3, #3
 800a9a8:	e008      	b.n	800a9bc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	68ba      	ldr	r2, [r7, #8]
 800a9ae:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a9b2:	697b      	ldr	r3, [r7, #20]
 800a9b4:	687a      	ldr	r2, [r7, #4]
 800a9b6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a9ba:	2300      	movs	r3, #0
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	371c      	adds	r7, #28
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr

0800a9c8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a9c8:	b480      	push	{r7}
 800a9ca:	b085      	sub	sp, #20
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	32b0      	adds	r2, #176	@ 0xb0
 800a9dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9e0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d101      	bne.n	800a9ec <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a9e8:	2303      	movs	r3, #3
 800a9ea:	e004      	b.n	800a9f6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	683a      	ldr	r2, [r7, #0]
 800a9f0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a9f4:	2300      	movs	r3, #0
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3714      	adds	r7, #20
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa00:	4770      	bx	lr
	...

0800aa04 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b084      	sub	sp, #16
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	32b0      	adds	r2, #176	@ 0xb0
 800aa16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa1a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d101      	bne.n	800aa2a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800aa26:	2303      	movs	r3, #3
 800aa28:	e025      	b.n	800aa76 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d11f      	bne.n	800aa74 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	2201      	movs	r2, #1
 800aa38:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800aa3c:	4b10      	ldr	r3, [pc, #64]	@ (800aa80 <USBD_CDC_TransmitPacket+0x7c>)
 800aa3e:	781b      	ldrb	r3, [r3, #0]
 800aa40:	f003 020f 	and.w	r2, r3, #15
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	4613      	mov	r3, r2
 800aa4e:	009b      	lsls	r3, r3, #2
 800aa50:	4413      	add	r3, r2
 800aa52:	009b      	lsls	r3, r3, #2
 800aa54:	4403      	add	r3, r0
 800aa56:	3318      	adds	r3, #24
 800aa58:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800aa5a:	4b09      	ldr	r3, [pc, #36]	@ (800aa80 <USBD_CDC_TransmitPacket+0x7c>)
 800aa5c:	7819      	ldrb	r1, [r3, #0]
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f002 f81f 	bl	800caae <USBD_LL_Transmit>

    ret = USBD_OK;
 800aa70:	2300      	movs	r3, #0
 800aa72:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800aa74:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa76:	4618      	mov	r0, r3
 800aa78:	3710      	adds	r7, #16
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bd80      	pop	{r7, pc}
 800aa7e:	bf00      	nop
 800aa80:	200000af 	.word	0x200000af

0800aa84 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b084      	sub	sp, #16
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	32b0      	adds	r2, #176	@ 0xb0
 800aa96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa9a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	32b0      	adds	r2, #176	@ 0xb0
 800aaa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d101      	bne.n	800aab2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800aaae:	2303      	movs	r3, #3
 800aab0:	e018      	b.n	800aae4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	7c1b      	ldrb	r3, [r3, #16]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d10a      	bne.n	800aad0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800aaba:	4b0c      	ldr	r3, [pc, #48]	@ (800aaec <USBD_CDC_ReceivePacket+0x68>)
 800aabc:	7819      	ldrb	r1, [r3, #0]
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800aac4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aac8:	6878      	ldr	r0, [r7, #4]
 800aaca:	f002 f811 	bl	800caf0 <USBD_LL_PrepareReceive>
 800aace:	e008      	b.n	800aae2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800aad0:	4b06      	ldr	r3, [pc, #24]	@ (800aaec <USBD_CDC_ReceivePacket+0x68>)
 800aad2:	7819      	ldrb	r1, [r3, #0]
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800aada:	2340      	movs	r3, #64	@ 0x40
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	f002 f807 	bl	800caf0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800aae2:	2300      	movs	r3, #0
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3710      	adds	r7, #16
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}
 800aaec:	200000b0 	.word	0x200000b0

0800aaf0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b086      	sub	sp, #24
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	60f8      	str	r0, [r7, #12]
 800aaf8:	60b9      	str	r1, [r7, #8]
 800aafa:	4613      	mov	r3, r2
 800aafc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d101      	bne.n	800ab08 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ab04:	2303      	movs	r3, #3
 800ab06:	e01f      	b.n	800ab48 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	2200      	movs	r2, #0
 800ab14:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ab20:	68bb      	ldr	r3, [r7, #8]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d003      	beq.n	800ab2e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	68ba      	ldr	r2, [r7, #8]
 800ab2a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	2201      	movs	r2, #1
 800ab32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	79fa      	ldrb	r2, [r7, #7]
 800ab3a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ab3c:	68f8      	ldr	r0, [r7, #12]
 800ab3e:	f001 fe81 	bl	800c844 <USBD_LL_Init>
 800ab42:	4603      	mov	r3, r0
 800ab44:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ab46:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	3718      	adds	r7, #24
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	bd80      	pop	{r7, pc}

0800ab50 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b084      	sub	sp, #16
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
 800ab58:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d101      	bne.n	800ab68 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ab64:	2303      	movs	r3, #3
 800ab66:	e025      	b.n	800abb4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	683a      	ldr	r2, [r7, #0]
 800ab6c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	32ae      	adds	r2, #174	@ 0xae
 800ab7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d00f      	beq.n	800aba4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	32ae      	adds	r2, #174	@ 0xae
 800ab8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab94:	f107 020e 	add.w	r2, r7, #14
 800ab98:	4610      	mov	r0, r2
 800ab9a:	4798      	blx	r3
 800ab9c:	4602      	mov	r2, r0
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800abaa:	1c5a      	adds	r2, r3, #1
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800abb2:	2300      	movs	r3, #0
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	3710      	adds	r7, #16
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}

0800abbc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b082      	sub	sp, #8
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	f001 fe89 	bl	800c8dc <USBD_LL_Start>
 800abca:	4603      	mov	r3, r0
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3708      	adds	r7, #8
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b083      	sub	sp, #12
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800abdc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800abde:	4618      	mov	r0, r3
 800abe0:	370c      	adds	r7, #12
 800abe2:	46bd      	mov	sp, r7
 800abe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe8:	4770      	bx	lr

0800abea <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800abea:	b580      	push	{r7, lr}
 800abec:	b084      	sub	sp, #16
 800abee:	af00      	add	r7, sp, #0
 800abf0:	6078      	str	r0, [r7, #4]
 800abf2:	460b      	mov	r3, r1
 800abf4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800abf6:	2300      	movs	r3, #0
 800abf8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d009      	beq.n	800ac18 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	78fa      	ldrb	r2, [r7, #3]
 800ac0e:	4611      	mov	r1, r2
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	4798      	blx	r3
 800ac14:	4603      	mov	r3, r0
 800ac16:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ac18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	3710      	adds	r7, #16
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}

0800ac22 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac22:	b580      	push	{r7, lr}
 800ac24:	b084      	sub	sp, #16
 800ac26:	af00      	add	r7, sp, #0
 800ac28:	6078      	str	r0, [r7, #4]
 800ac2a:	460b      	mov	r3, r1
 800ac2c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac2e:	2300      	movs	r3, #0
 800ac30:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac38:	685b      	ldr	r3, [r3, #4]
 800ac3a:	78fa      	ldrb	r2, [r7, #3]
 800ac3c:	4611      	mov	r1, r2
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	4798      	blx	r3
 800ac42:	4603      	mov	r3, r0
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d001      	beq.n	800ac4c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ac48:	2303      	movs	r3, #3
 800ac4a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ac4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac4e:	4618      	mov	r0, r3
 800ac50:	3710      	adds	r7, #16
 800ac52:	46bd      	mov	sp, r7
 800ac54:	bd80      	pop	{r7, pc}

0800ac56 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ac56:	b580      	push	{r7, lr}
 800ac58:	b084      	sub	sp, #16
 800ac5a:	af00      	add	r7, sp, #0
 800ac5c:	6078      	str	r0, [r7, #4]
 800ac5e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ac66:	6839      	ldr	r1, [r7, #0]
 800ac68:	4618      	mov	r0, r3
 800ac6a:	f001 f90c 	bl	800be86 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	2201      	movs	r2, #1
 800ac72:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ac7c:	461a      	mov	r2, r3
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ac8a:	f003 031f 	and.w	r3, r3, #31
 800ac8e:	2b02      	cmp	r3, #2
 800ac90:	d01a      	beq.n	800acc8 <USBD_LL_SetupStage+0x72>
 800ac92:	2b02      	cmp	r3, #2
 800ac94:	d822      	bhi.n	800acdc <USBD_LL_SetupStage+0x86>
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d002      	beq.n	800aca0 <USBD_LL_SetupStage+0x4a>
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	d00a      	beq.n	800acb4 <USBD_LL_SetupStage+0x5e>
 800ac9e:	e01d      	b.n	800acdc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aca6:	4619      	mov	r1, r3
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f000 fb63 	bl	800b374 <USBD_StdDevReq>
 800acae:	4603      	mov	r3, r0
 800acb0:	73fb      	strb	r3, [r7, #15]
      break;
 800acb2:	e020      	b.n	800acf6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800acba:	4619      	mov	r1, r3
 800acbc:	6878      	ldr	r0, [r7, #4]
 800acbe:	f000 fbcb 	bl	800b458 <USBD_StdItfReq>
 800acc2:	4603      	mov	r3, r0
 800acc4:	73fb      	strb	r3, [r7, #15]
      break;
 800acc6:	e016      	b.n	800acf6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800acce:	4619      	mov	r1, r3
 800acd0:	6878      	ldr	r0, [r7, #4]
 800acd2:	f000 fc2d 	bl	800b530 <USBD_StdEPReq>
 800acd6:	4603      	mov	r3, r0
 800acd8:	73fb      	strb	r3, [r7, #15]
      break;
 800acda:	e00c      	b.n	800acf6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ace2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ace6:	b2db      	uxtb	r3, r3
 800ace8:	4619      	mov	r1, r3
 800acea:	6878      	ldr	r0, [r7, #4]
 800acec:	f001 fe56 	bl	800c99c <USBD_LL_StallEP>
 800acf0:	4603      	mov	r3, r0
 800acf2:	73fb      	strb	r3, [r7, #15]
      break;
 800acf4:	bf00      	nop
  }

  return ret;
 800acf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3710      	adds	r7, #16
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}

0800ad00 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b086      	sub	sp, #24
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	60f8      	str	r0, [r7, #12]
 800ad08:	460b      	mov	r3, r1
 800ad0a:	607a      	str	r2, [r7, #4]
 800ad0c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800ad12:	7afb      	ldrb	r3, [r7, #11]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d16e      	bne.n	800adf6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ad1e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ad26:	2b03      	cmp	r3, #3
 800ad28:	f040 8098 	bne.w	800ae5c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	689a      	ldr	r2, [r3, #8]
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	68db      	ldr	r3, [r3, #12]
 800ad34:	429a      	cmp	r2, r3
 800ad36:	d913      	bls.n	800ad60 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800ad38:	693b      	ldr	r3, [r7, #16]
 800ad3a:	689a      	ldr	r2, [r3, #8]
 800ad3c:	693b      	ldr	r3, [r7, #16]
 800ad3e:	68db      	ldr	r3, [r3, #12]
 800ad40:	1ad2      	subs	r2, r2, r3
 800ad42:	693b      	ldr	r3, [r7, #16]
 800ad44:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ad46:	693b      	ldr	r3, [r7, #16]
 800ad48:	68da      	ldr	r2, [r3, #12]
 800ad4a:	693b      	ldr	r3, [r7, #16]
 800ad4c:	689b      	ldr	r3, [r3, #8]
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	bf28      	it	cs
 800ad52:	4613      	movcs	r3, r2
 800ad54:	461a      	mov	r2, r3
 800ad56:	6879      	ldr	r1, [r7, #4]
 800ad58:	68f8      	ldr	r0, [r7, #12]
 800ad5a:	f001 f994 	bl	800c086 <USBD_CtlContinueRx>
 800ad5e:	e07d      	b.n	800ae5c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ad66:	f003 031f 	and.w	r3, r3, #31
 800ad6a:	2b02      	cmp	r3, #2
 800ad6c:	d014      	beq.n	800ad98 <USBD_LL_DataOutStage+0x98>
 800ad6e:	2b02      	cmp	r3, #2
 800ad70:	d81d      	bhi.n	800adae <USBD_LL_DataOutStage+0xae>
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d002      	beq.n	800ad7c <USBD_LL_DataOutStage+0x7c>
 800ad76:	2b01      	cmp	r3, #1
 800ad78:	d003      	beq.n	800ad82 <USBD_LL_DataOutStage+0x82>
 800ad7a:	e018      	b.n	800adae <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	75bb      	strb	r3, [r7, #22]
            break;
 800ad80:	e018      	b.n	800adb4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ad88:	b2db      	uxtb	r3, r3
 800ad8a:	4619      	mov	r1, r3
 800ad8c:	68f8      	ldr	r0, [r7, #12]
 800ad8e:	f000 fa64 	bl	800b25a <USBD_CoreFindIF>
 800ad92:	4603      	mov	r3, r0
 800ad94:	75bb      	strb	r3, [r7, #22]
            break;
 800ad96:	e00d      	b.n	800adb4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ad9e:	b2db      	uxtb	r3, r3
 800ada0:	4619      	mov	r1, r3
 800ada2:	68f8      	ldr	r0, [r7, #12]
 800ada4:	f000 fa66 	bl	800b274 <USBD_CoreFindEP>
 800ada8:	4603      	mov	r3, r0
 800adaa:	75bb      	strb	r3, [r7, #22]
            break;
 800adac:	e002      	b.n	800adb4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800adae:	2300      	movs	r3, #0
 800adb0:	75bb      	strb	r3, [r7, #22]
            break;
 800adb2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800adb4:	7dbb      	ldrb	r3, [r7, #22]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d119      	bne.n	800adee <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adc0:	b2db      	uxtb	r3, r3
 800adc2:	2b03      	cmp	r3, #3
 800adc4:	d113      	bne.n	800adee <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800adc6:	7dba      	ldrb	r2, [r7, #22]
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	32ae      	adds	r2, #174	@ 0xae
 800adcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800add0:	691b      	ldr	r3, [r3, #16]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d00b      	beq.n	800adee <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800add6:	7dba      	ldrb	r2, [r7, #22]
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800adde:	7dba      	ldrb	r2, [r7, #22]
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	32ae      	adds	r2, #174	@ 0xae
 800ade4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ade8:	691b      	ldr	r3, [r3, #16]
 800adea:	68f8      	ldr	r0, [r7, #12]
 800adec:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800adee:	68f8      	ldr	r0, [r7, #12]
 800adf0:	f001 f95a 	bl	800c0a8 <USBD_CtlSendStatus>
 800adf4:	e032      	b.n	800ae5c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800adf6:	7afb      	ldrb	r3, [r7, #11]
 800adf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adfc:	b2db      	uxtb	r3, r3
 800adfe:	4619      	mov	r1, r3
 800ae00:	68f8      	ldr	r0, [r7, #12]
 800ae02:	f000 fa37 	bl	800b274 <USBD_CoreFindEP>
 800ae06:	4603      	mov	r3, r0
 800ae08:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ae0a:	7dbb      	ldrb	r3, [r7, #22]
 800ae0c:	2bff      	cmp	r3, #255	@ 0xff
 800ae0e:	d025      	beq.n	800ae5c <USBD_LL_DataOutStage+0x15c>
 800ae10:	7dbb      	ldrb	r3, [r7, #22]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d122      	bne.n	800ae5c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae1c:	b2db      	uxtb	r3, r3
 800ae1e:	2b03      	cmp	r3, #3
 800ae20:	d117      	bne.n	800ae52 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ae22:	7dba      	ldrb	r2, [r7, #22]
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	32ae      	adds	r2, #174	@ 0xae
 800ae28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae2c:	699b      	ldr	r3, [r3, #24]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d00f      	beq.n	800ae52 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800ae32:	7dba      	ldrb	r2, [r7, #22]
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ae3a:	7dba      	ldrb	r2, [r7, #22]
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	32ae      	adds	r2, #174	@ 0xae
 800ae40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae44:	699b      	ldr	r3, [r3, #24]
 800ae46:	7afa      	ldrb	r2, [r7, #11]
 800ae48:	4611      	mov	r1, r2
 800ae4a:	68f8      	ldr	r0, [r7, #12]
 800ae4c:	4798      	blx	r3
 800ae4e:	4603      	mov	r3, r0
 800ae50:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ae52:	7dfb      	ldrb	r3, [r7, #23]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d001      	beq.n	800ae5c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800ae58:	7dfb      	ldrb	r3, [r7, #23]
 800ae5a:	e000      	b.n	800ae5e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800ae5c:	2300      	movs	r3, #0
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	3718      	adds	r7, #24
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}

0800ae66 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ae66:	b580      	push	{r7, lr}
 800ae68:	b086      	sub	sp, #24
 800ae6a:	af00      	add	r7, sp, #0
 800ae6c:	60f8      	str	r0, [r7, #12]
 800ae6e:	460b      	mov	r3, r1
 800ae70:	607a      	str	r2, [r7, #4]
 800ae72:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800ae74:	7afb      	ldrb	r3, [r7, #11]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d16f      	bne.n	800af5a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	3314      	adds	r3, #20
 800ae7e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ae86:	2b02      	cmp	r3, #2
 800ae88:	d15a      	bne.n	800af40 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	689a      	ldr	r2, [r3, #8]
 800ae8e:	693b      	ldr	r3, [r7, #16]
 800ae90:	68db      	ldr	r3, [r3, #12]
 800ae92:	429a      	cmp	r2, r3
 800ae94:	d914      	bls.n	800aec0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ae96:	693b      	ldr	r3, [r7, #16]
 800ae98:	689a      	ldr	r2, [r3, #8]
 800ae9a:	693b      	ldr	r3, [r7, #16]
 800ae9c:	68db      	ldr	r3, [r3, #12]
 800ae9e:	1ad2      	subs	r2, r2, r3
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	689b      	ldr	r3, [r3, #8]
 800aea8:	461a      	mov	r2, r3
 800aeaa:	6879      	ldr	r1, [r7, #4]
 800aeac:	68f8      	ldr	r0, [r7, #12]
 800aeae:	f001 f8bc 	bl	800c02a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	2100      	movs	r1, #0
 800aeb8:	68f8      	ldr	r0, [r7, #12]
 800aeba:	f001 fe19 	bl	800caf0 <USBD_LL_PrepareReceive>
 800aebe:	e03f      	b.n	800af40 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800aec0:	693b      	ldr	r3, [r7, #16]
 800aec2:	68da      	ldr	r2, [r3, #12]
 800aec4:	693b      	ldr	r3, [r7, #16]
 800aec6:	689b      	ldr	r3, [r3, #8]
 800aec8:	429a      	cmp	r2, r3
 800aeca:	d11c      	bne.n	800af06 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800aecc:	693b      	ldr	r3, [r7, #16]
 800aece:	685a      	ldr	r2, [r3, #4]
 800aed0:	693b      	ldr	r3, [r7, #16]
 800aed2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800aed4:	429a      	cmp	r2, r3
 800aed6:	d316      	bcc.n	800af06 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	685a      	ldr	r2, [r3, #4]
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800aee2:	429a      	cmp	r2, r3
 800aee4:	d20f      	bcs.n	800af06 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800aee6:	2200      	movs	r2, #0
 800aee8:	2100      	movs	r1, #0
 800aeea:	68f8      	ldr	r0, [r7, #12]
 800aeec:	f001 f89d 	bl	800c02a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	2200      	movs	r2, #0
 800aef4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aef8:	2300      	movs	r3, #0
 800aefa:	2200      	movs	r2, #0
 800aefc:	2100      	movs	r1, #0
 800aefe:	68f8      	ldr	r0, [r7, #12]
 800af00:	f001 fdf6 	bl	800caf0 <USBD_LL_PrepareReceive>
 800af04:	e01c      	b.n	800af40 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af0c:	b2db      	uxtb	r3, r3
 800af0e:	2b03      	cmp	r3, #3
 800af10:	d10f      	bne.n	800af32 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af18:	68db      	ldr	r3, [r3, #12]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d009      	beq.n	800af32 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	2200      	movs	r2, #0
 800af22:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af2c:	68db      	ldr	r3, [r3, #12]
 800af2e:	68f8      	ldr	r0, [r7, #12]
 800af30:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800af32:	2180      	movs	r1, #128	@ 0x80
 800af34:	68f8      	ldr	r0, [r7, #12]
 800af36:	f001 fd31 	bl	800c99c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800af3a:	68f8      	ldr	r0, [r7, #12]
 800af3c:	f001 f8c7 	bl	800c0ce <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800af46:	2b00      	cmp	r3, #0
 800af48:	d03a      	beq.n	800afc0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800af4a:	68f8      	ldr	r0, [r7, #12]
 800af4c:	f7ff fe42 	bl	800abd4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	2200      	movs	r2, #0
 800af54:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800af58:	e032      	b.n	800afc0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800af5a:	7afb      	ldrb	r3, [r7, #11]
 800af5c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800af60:	b2db      	uxtb	r3, r3
 800af62:	4619      	mov	r1, r3
 800af64:	68f8      	ldr	r0, [r7, #12]
 800af66:	f000 f985 	bl	800b274 <USBD_CoreFindEP>
 800af6a:	4603      	mov	r3, r0
 800af6c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800af6e:	7dfb      	ldrb	r3, [r7, #23]
 800af70:	2bff      	cmp	r3, #255	@ 0xff
 800af72:	d025      	beq.n	800afc0 <USBD_LL_DataInStage+0x15a>
 800af74:	7dfb      	ldrb	r3, [r7, #23]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d122      	bne.n	800afc0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af80:	b2db      	uxtb	r3, r3
 800af82:	2b03      	cmp	r3, #3
 800af84:	d11c      	bne.n	800afc0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800af86:	7dfa      	ldrb	r2, [r7, #23]
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	32ae      	adds	r2, #174	@ 0xae
 800af8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af90:	695b      	ldr	r3, [r3, #20]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d014      	beq.n	800afc0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800af96:	7dfa      	ldrb	r2, [r7, #23]
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800af9e:	7dfa      	ldrb	r2, [r7, #23]
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	32ae      	adds	r2, #174	@ 0xae
 800afa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afa8:	695b      	ldr	r3, [r3, #20]
 800afaa:	7afa      	ldrb	r2, [r7, #11]
 800afac:	4611      	mov	r1, r2
 800afae:	68f8      	ldr	r0, [r7, #12]
 800afb0:	4798      	blx	r3
 800afb2:	4603      	mov	r3, r0
 800afb4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800afb6:	7dbb      	ldrb	r3, [r7, #22]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d001      	beq.n	800afc0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800afbc:	7dbb      	ldrb	r3, [r7, #22]
 800afbe:	e000      	b.n	800afc2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800afc0:	2300      	movs	r3, #0
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	3718      	adds	r7, #24
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}

0800afca <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800afca:	b580      	push	{r7, lr}
 800afcc:	b084      	sub	sp, #16
 800afce:	af00      	add	r7, sp, #0
 800afd0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800afd2:	2300      	movs	r3, #0
 800afd4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2201      	movs	r2, #1
 800afda:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2200      	movs	r2, #0
 800afe2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	2200      	movs	r2, #0
 800afea:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2200      	movs	r2, #0
 800aff0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2200      	movs	r2, #0
 800aff8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b002:	2b00      	cmp	r3, #0
 800b004:	d014      	beq.n	800b030 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b00c:	685b      	ldr	r3, [r3, #4]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d00e      	beq.n	800b030 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b018:	685b      	ldr	r3, [r3, #4]
 800b01a:	687a      	ldr	r2, [r7, #4]
 800b01c:	6852      	ldr	r2, [r2, #4]
 800b01e:	b2d2      	uxtb	r2, r2
 800b020:	4611      	mov	r1, r2
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	4798      	blx	r3
 800b026:	4603      	mov	r3, r0
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d001      	beq.n	800b030 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b02c:	2303      	movs	r3, #3
 800b02e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b030:	2340      	movs	r3, #64	@ 0x40
 800b032:	2200      	movs	r2, #0
 800b034:	2100      	movs	r1, #0
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f001 fc6b 	bl	800c912 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2201      	movs	r2, #1
 800b040:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2240      	movs	r2, #64	@ 0x40
 800b048:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b04c:	2340      	movs	r3, #64	@ 0x40
 800b04e:	2200      	movs	r2, #0
 800b050:	2180      	movs	r1, #128	@ 0x80
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f001 fc5d 	bl	800c912 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2201      	movs	r2, #1
 800b05c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	2240      	movs	r2, #64	@ 0x40
 800b062:	621a      	str	r2, [r3, #32]

  return ret;
 800b064:	7bfb      	ldrb	r3, [r7, #15]
}
 800b066:	4618      	mov	r0, r3
 800b068:	3710      	adds	r7, #16
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}

0800b06e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b06e:	b480      	push	{r7}
 800b070:	b083      	sub	sp, #12
 800b072:	af00      	add	r7, sp, #0
 800b074:	6078      	str	r0, [r7, #4]
 800b076:	460b      	mov	r3, r1
 800b078:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	78fa      	ldrb	r2, [r7, #3]
 800b07e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b080:	2300      	movs	r3, #0
}
 800b082:	4618      	mov	r0, r3
 800b084:	370c      	adds	r7, #12
 800b086:	46bd      	mov	sp, r7
 800b088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08c:	4770      	bx	lr

0800b08e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b08e:	b480      	push	{r7}
 800b090:	b083      	sub	sp, #12
 800b092:	af00      	add	r7, sp, #0
 800b094:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b09c:	b2db      	uxtb	r3, r3
 800b09e:	2b04      	cmp	r3, #4
 800b0a0:	d006      	beq.n	800b0b0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0a8:	b2da      	uxtb	r2, r3
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2204      	movs	r2, #4
 800b0b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b0b8:	2300      	movs	r3, #0
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	370c      	adds	r7, #12
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c4:	4770      	bx	lr

0800b0c6 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b0c6:	b480      	push	{r7}
 800b0c8:	b083      	sub	sp, #12
 800b0ca:	af00      	add	r7, sp, #0
 800b0cc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0d4:	b2db      	uxtb	r3, r3
 800b0d6:	2b04      	cmp	r3, #4
 800b0d8:	d106      	bne.n	800b0e8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b0e0:	b2da      	uxtb	r2, r3
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b0e8:	2300      	movs	r3, #0
}
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	370c      	adds	r7, #12
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f4:	4770      	bx	lr

0800b0f6 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b0f6:	b580      	push	{r7, lr}
 800b0f8:	b082      	sub	sp, #8
 800b0fa:	af00      	add	r7, sp, #0
 800b0fc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b104:	b2db      	uxtb	r3, r3
 800b106:	2b03      	cmp	r3, #3
 800b108:	d110      	bne.n	800b12c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b110:	2b00      	cmp	r3, #0
 800b112:	d00b      	beq.n	800b12c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b11a:	69db      	ldr	r3, [r3, #28]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d005      	beq.n	800b12c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b126:	69db      	ldr	r3, [r3, #28]
 800b128:	6878      	ldr	r0, [r7, #4]
 800b12a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b12c:	2300      	movs	r3, #0
}
 800b12e:	4618      	mov	r0, r3
 800b130:	3708      	adds	r7, #8
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}

0800b136 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b136:	b580      	push	{r7, lr}
 800b138:	b082      	sub	sp, #8
 800b13a:	af00      	add	r7, sp, #0
 800b13c:	6078      	str	r0, [r7, #4]
 800b13e:	460b      	mov	r3, r1
 800b140:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	32ae      	adds	r2, #174	@ 0xae
 800b14c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d101      	bne.n	800b158 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b154:	2303      	movs	r3, #3
 800b156:	e01c      	b.n	800b192 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b15e:	b2db      	uxtb	r3, r3
 800b160:	2b03      	cmp	r3, #3
 800b162:	d115      	bne.n	800b190 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	32ae      	adds	r2, #174	@ 0xae
 800b16e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b172:	6a1b      	ldr	r3, [r3, #32]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d00b      	beq.n	800b190 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	32ae      	adds	r2, #174	@ 0xae
 800b182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b186:	6a1b      	ldr	r3, [r3, #32]
 800b188:	78fa      	ldrb	r2, [r7, #3]
 800b18a:	4611      	mov	r1, r2
 800b18c:	6878      	ldr	r0, [r7, #4]
 800b18e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b190:	2300      	movs	r3, #0
}
 800b192:	4618      	mov	r0, r3
 800b194:	3708      	adds	r7, #8
 800b196:	46bd      	mov	sp, r7
 800b198:	bd80      	pop	{r7, pc}

0800b19a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b19a:	b580      	push	{r7, lr}
 800b19c:	b082      	sub	sp, #8
 800b19e:	af00      	add	r7, sp, #0
 800b1a0:	6078      	str	r0, [r7, #4]
 800b1a2:	460b      	mov	r3, r1
 800b1a4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	32ae      	adds	r2, #174	@ 0xae
 800b1b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d101      	bne.n	800b1bc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b1b8:	2303      	movs	r3, #3
 800b1ba:	e01c      	b.n	800b1f6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1c2:	b2db      	uxtb	r3, r3
 800b1c4:	2b03      	cmp	r3, #3
 800b1c6:	d115      	bne.n	800b1f4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	32ae      	adds	r2, #174	@ 0xae
 800b1d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d00b      	beq.n	800b1f4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	32ae      	adds	r2, #174	@ 0xae
 800b1e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1ec:	78fa      	ldrb	r2, [r7, #3]
 800b1ee:	4611      	mov	r1, r2
 800b1f0:	6878      	ldr	r0, [r7, #4]
 800b1f2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b1f4:	2300      	movs	r3, #0
}
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	3708      	adds	r7, #8
 800b1fa:	46bd      	mov	sp, r7
 800b1fc:	bd80      	pop	{r7, pc}

0800b1fe <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b1fe:	b480      	push	{r7}
 800b200:	b083      	sub	sp, #12
 800b202:	af00      	add	r7, sp, #0
 800b204:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b206:	2300      	movs	r3, #0
}
 800b208:	4618      	mov	r0, r3
 800b20a:	370c      	adds	r7, #12
 800b20c:	46bd      	mov	sp, r7
 800b20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b212:	4770      	bx	lr

0800b214 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b084      	sub	sp, #16
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b21c:	2300      	movs	r3, #0
 800b21e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2201      	movs	r2, #1
 800b224:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d00e      	beq.n	800b250 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b238:	685b      	ldr	r3, [r3, #4]
 800b23a:	687a      	ldr	r2, [r7, #4]
 800b23c:	6852      	ldr	r2, [r2, #4]
 800b23e:	b2d2      	uxtb	r2, r2
 800b240:	4611      	mov	r1, r2
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	4798      	blx	r3
 800b246:	4603      	mov	r3, r0
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d001      	beq.n	800b250 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b24c:	2303      	movs	r3, #3
 800b24e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b250:	7bfb      	ldrb	r3, [r7, #15]
}
 800b252:	4618      	mov	r0, r3
 800b254:	3710      	adds	r7, #16
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}

0800b25a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b25a:	b480      	push	{r7}
 800b25c:	b083      	sub	sp, #12
 800b25e:	af00      	add	r7, sp, #0
 800b260:	6078      	str	r0, [r7, #4]
 800b262:	460b      	mov	r3, r1
 800b264:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b266:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b268:	4618      	mov	r0, r3
 800b26a:	370c      	adds	r7, #12
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr

0800b274 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b274:	b480      	push	{r7}
 800b276:	b083      	sub	sp, #12
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
 800b27c:	460b      	mov	r3, r1
 800b27e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b280:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b282:	4618      	mov	r0, r3
 800b284:	370c      	adds	r7, #12
 800b286:	46bd      	mov	sp, r7
 800b288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28c:	4770      	bx	lr

0800b28e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b28e:	b580      	push	{r7, lr}
 800b290:	b086      	sub	sp, #24
 800b292:	af00      	add	r7, sp, #0
 800b294:	6078      	str	r0, [r7, #4]
 800b296:	460b      	mov	r3, r1
 800b298:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	885b      	ldrh	r3, [r3, #2]
 800b2aa:	b29b      	uxth	r3, r3
 800b2ac:	68fa      	ldr	r2, [r7, #12]
 800b2ae:	7812      	ldrb	r2, [r2, #0]
 800b2b0:	4293      	cmp	r3, r2
 800b2b2:	d91f      	bls.n	800b2f4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b2ba:	e013      	b.n	800b2e4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b2bc:	f107 030a 	add.w	r3, r7, #10
 800b2c0:	4619      	mov	r1, r3
 800b2c2:	6978      	ldr	r0, [r7, #20]
 800b2c4:	f000 f81b 	bl	800b2fe <USBD_GetNextDesc>
 800b2c8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b2ca:	697b      	ldr	r3, [r7, #20]
 800b2cc:	785b      	ldrb	r3, [r3, #1]
 800b2ce:	2b05      	cmp	r3, #5
 800b2d0:	d108      	bne.n	800b2e4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b2d2:	697b      	ldr	r3, [r7, #20]
 800b2d4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b2d6:	693b      	ldr	r3, [r7, #16]
 800b2d8:	789b      	ldrb	r3, [r3, #2]
 800b2da:	78fa      	ldrb	r2, [r7, #3]
 800b2dc:	429a      	cmp	r2, r3
 800b2de:	d008      	beq.n	800b2f2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	885b      	ldrh	r3, [r3, #2]
 800b2e8:	b29a      	uxth	r2, r3
 800b2ea:	897b      	ldrh	r3, [r7, #10]
 800b2ec:	429a      	cmp	r2, r3
 800b2ee:	d8e5      	bhi.n	800b2bc <USBD_GetEpDesc+0x2e>
 800b2f0:	e000      	b.n	800b2f4 <USBD_GetEpDesc+0x66>
          break;
 800b2f2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b2f4:	693b      	ldr	r3, [r7, #16]
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3718      	adds	r7, #24
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}

0800b2fe <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b2fe:	b480      	push	{r7}
 800b300:	b085      	sub	sp, #20
 800b302:	af00      	add	r7, sp, #0
 800b304:	6078      	str	r0, [r7, #4]
 800b306:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b30c:	683b      	ldr	r3, [r7, #0]
 800b30e:	881b      	ldrh	r3, [r3, #0]
 800b310:	68fa      	ldr	r2, [r7, #12]
 800b312:	7812      	ldrb	r2, [r2, #0]
 800b314:	4413      	add	r3, r2
 800b316:	b29a      	uxth	r2, r3
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	781b      	ldrb	r3, [r3, #0]
 800b320:	461a      	mov	r2, r3
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	4413      	add	r3, r2
 800b326:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b328:	68fb      	ldr	r3, [r7, #12]
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3714      	adds	r7, #20
 800b32e:	46bd      	mov	sp, r7
 800b330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b334:	4770      	bx	lr

0800b336 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b336:	b480      	push	{r7}
 800b338:	b087      	sub	sp, #28
 800b33a:	af00      	add	r7, sp, #0
 800b33c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b342:	697b      	ldr	r3, [r7, #20]
 800b344:	781b      	ldrb	r3, [r3, #0]
 800b346:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	3301      	adds	r3, #1
 800b34c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	781b      	ldrb	r3, [r3, #0]
 800b352:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b354:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b358:	021b      	lsls	r3, r3, #8
 800b35a:	b21a      	sxth	r2, r3
 800b35c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b360:	4313      	orrs	r3, r2
 800b362:	b21b      	sxth	r3, r3
 800b364:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b366:	89fb      	ldrh	r3, [r7, #14]
}
 800b368:	4618      	mov	r0, r3
 800b36a:	371c      	adds	r7, #28
 800b36c:	46bd      	mov	sp, r7
 800b36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b372:	4770      	bx	lr

0800b374 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b084      	sub	sp, #16
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
 800b37c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b37e:	2300      	movs	r3, #0
 800b380:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	781b      	ldrb	r3, [r3, #0]
 800b386:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b38a:	2b40      	cmp	r3, #64	@ 0x40
 800b38c:	d005      	beq.n	800b39a <USBD_StdDevReq+0x26>
 800b38e:	2b40      	cmp	r3, #64	@ 0x40
 800b390:	d857      	bhi.n	800b442 <USBD_StdDevReq+0xce>
 800b392:	2b00      	cmp	r3, #0
 800b394:	d00f      	beq.n	800b3b6 <USBD_StdDevReq+0x42>
 800b396:	2b20      	cmp	r3, #32
 800b398:	d153      	bne.n	800b442 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	32ae      	adds	r2, #174	@ 0xae
 800b3a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3a8:	689b      	ldr	r3, [r3, #8]
 800b3aa:	6839      	ldr	r1, [r7, #0]
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	4798      	blx	r3
 800b3b0:	4603      	mov	r3, r0
 800b3b2:	73fb      	strb	r3, [r7, #15]
      break;
 800b3b4:	e04a      	b.n	800b44c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	785b      	ldrb	r3, [r3, #1]
 800b3ba:	2b09      	cmp	r3, #9
 800b3bc:	d83b      	bhi.n	800b436 <USBD_StdDevReq+0xc2>
 800b3be:	a201      	add	r2, pc, #4	@ (adr r2, 800b3c4 <USBD_StdDevReq+0x50>)
 800b3c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3c4:	0800b419 	.word	0x0800b419
 800b3c8:	0800b42d 	.word	0x0800b42d
 800b3cc:	0800b437 	.word	0x0800b437
 800b3d0:	0800b423 	.word	0x0800b423
 800b3d4:	0800b437 	.word	0x0800b437
 800b3d8:	0800b3f7 	.word	0x0800b3f7
 800b3dc:	0800b3ed 	.word	0x0800b3ed
 800b3e0:	0800b437 	.word	0x0800b437
 800b3e4:	0800b40f 	.word	0x0800b40f
 800b3e8:	0800b401 	.word	0x0800b401
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b3ec:	6839      	ldr	r1, [r7, #0]
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f000 fa3c 	bl	800b86c <USBD_GetDescriptor>
          break;
 800b3f4:	e024      	b.n	800b440 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b3f6:	6839      	ldr	r1, [r7, #0]
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f000 fba1 	bl	800bb40 <USBD_SetAddress>
          break;
 800b3fe:	e01f      	b.n	800b440 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b400:	6839      	ldr	r1, [r7, #0]
 800b402:	6878      	ldr	r0, [r7, #4]
 800b404:	f000 fbe0 	bl	800bbc8 <USBD_SetConfig>
 800b408:	4603      	mov	r3, r0
 800b40a:	73fb      	strb	r3, [r7, #15]
          break;
 800b40c:	e018      	b.n	800b440 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b40e:	6839      	ldr	r1, [r7, #0]
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	f000 fc83 	bl	800bd1c <USBD_GetConfig>
          break;
 800b416:	e013      	b.n	800b440 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b418:	6839      	ldr	r1, [r7, #0]
 800b41a:	6878      	ldr	r0, [r7, #4]
 800b41c:	f000 fcb4 	bl	800bd88 <USBD_GetStatus>
          break;
 800b420:	e00e      	b.n	800b440 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b422:	6839      	ldr	r1, [r7, #0]
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f000 fce3 	bl	800bdf0 <USBD_SetFeature>
          break;
 800b42a:	e009      	b.n	800b440 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b42c:	6839      	ldr	r1, [r7, #0]
 800b42e:	6878      	ldr	r0, [r7, #4]
 800b430:	f000 fd07 	bl	800be42 <USBD_ClrFeature>
          break;
 800b434:	e004      	b.n	800b440 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b436:	6839      	ldr	r1, [r7, #0]
 800b438:	6878      	ldr	r0, [r7, #4]
 800b43a:	f000 fd5e 	bl	800befa <USBD_CtlError>
          break;
 800b43e:	bf00      	nop
      }
      break;
 800b440:	e004      	b.n	800b44c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b442:	6839      	ldr	r1, [r7, #0]
 800b444:	6878      	ldr	r0, [r7, #4]
 800b446:	f000 fd58 	bl	800befa <USBD_CtlError>
      break;
 800b44a:	bf00      	nop
  }

  return ret;
 800b44c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b44e:	4618      	mov	r0, r3
 800b450:	3710      	adds	r7, #16
 800b452:	46bd      	mov	sp, r7
 800b454:	bd80      	pop	{r7, pc}
 800b456:	bf00      	nop

0800b458 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b084      	sub	sp, #16
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
 800b460:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b462:	2300      	movs	r3, #0
 800b464:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	781b      	ldrb	r3, [r3, #0]
 800b46a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b46e:	2b40      	cmp	r3, #64	@ 0x40
 800b470:	d005      	beq.n	800b47e <USBD_StdItfReq+0x26>
 800b472:	2b40      	cmp	r3, #64	@ 0x40
 800b474:	d852      	bhi.n	800b51c <USBD_StdItfReq+0xc4>
 800b476:	2b00      	cmp	r3, #0
 800b478:	d001      	beq.n	800b47e <USBD_StdItfReq+0x26>
 800b47a:	2b20      	cmp	r3, #32
 800b47c:	d14e      	bne.n	800b51c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b484:	b2db      	uxtb	r3, r3
 800b486:	3b01      	subs	r3, #1
 800b488:	2b02      	cmp	r3, #2
 800b48a:	d840      	bhi.n	800b50e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b48c:	683b      	ldr	r3, [r7, #0]
 800b48e:	889b      	ldrh	r3, [r3, #4]
 800b490:	b2db      	uxtb	r3, r3
 800b492:	2b01      	cmp	r3, #1
 800b494:	d836      	bhi.n	800b504 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	889b      	ldrh	r3, [r3, #4]
 800b49a:	b2db      	uxtb	r3, r3
 800b49c:	4619      	mov	r1, r3
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f7ff fedb 	bl	800b25a <USBD_CoreFindIF>
 800b4a4:	4603      	mov	r3, r0
 800b4a6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b4a8:	7bbb      	ldrb	r3, [r7, #14]
 800b4aa:	2bff      	cmp	r3, #255	@ 0xff
 800b4ac:	d01d      	beq.n	800b4ea <USBD_StdItfReq+0x92>
 800b4ae:	7bbb      	ldrb	r3, [r7, #14]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d11a      	bne.n	800b4ea <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b4b4:	7bba      	ldrb	r2, [r7, #14]
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	32ae      	adds	r2, #174	@ 0xae
 800b4ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4be:	689b      	ldr	r3, [r3, #8]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d00f      	beq.n	800b4e4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b4c4:	7bba      	ldrb	r2, [r7, #14]
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b4cc:	7bba      	ldrb	r2, [r7, #14]
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	32ae      	adds	r2, #174	@ 0xae
 800b4d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4d6:	689b      	ldr	r3, [r3, #8]
 800b4d8:	6839      	ldr	r1, [r7, #0]
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	4798      	blx	r3
 800b4de:	4603      	mov	r3, r0
 800b4e0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b4e2:	e004      	b.n	800b4ee <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b4e4:	2303      	movs	r3, #3
 800b4e6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b4e8:	e001      	b.n	800b4ee <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b4ea:	2303      	movs	r3, #3
 800b4ec:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	88db      	ldrh	r3, [r3, #6]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d110      	bne.n	800b518 <USBD_StdItfReq+0xc0>
 800b4f6:	7bfb      	ldrb	r3, [r7, #15]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d10d      	bne.n	800b518 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f000 fdd3 	bl	800c0a8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b502:	e009      	b.n	800b518 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b504:	6839      	ldr	r1, [r7, #0]
 800b506:	6878      	ldr	r0, [r7, #4]
 800b508:	f000 fcf7 	bl	800befa <USBD_CtlError>
          break;
 800b50c:	e004      	b.n	800b518 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b50e:	6839      	ldr	r1, [r7, #0]
 800b510:	6878      	ldr	r0, [r7, #4]
 800b512:	f000 fcf2 	bl	800befa <USBD_CtlError>
          break;
 800b516:	e000      	b.n	800b51a <USBD_StdItfReq+0xc2>
          break;
 800b518:	bf00      	nop
      }
      break;
 800b51a:	e004      	b.n	800b526 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b51c:	6839      	ldr	r1, [r7, #0]
 800b51e:	6878      	ldr	r0, [r7, #4]
 800b520:	f000 fceb 	bl	800befa <USBD_CtlError>
      break;
 800b524:	bf00      	nop
  }

  return ret;
 800b526:	7bfb      	ldrb	r3, [r7, #15]
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3710      	adds	r7, #16
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}

0800b530 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b084      	sub	sp, #16
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
 800b538:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b53a:	2300      	movs	r3, #0
 800b53c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b53e:	683b      	ldr	r3, [r7, #0]
 800b540:	889b      	ldrh	r3, [r3, #4]
 800b542:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	781b      	ldrb	r3, [r3, #0]
 800b548:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b54c:	2b40      	cmp	r3, #64	@ 0x40
 800b54e:	d007      	beq.n	800b560 <USBD_StdEPReq+0x30>
 800b550:	2b40      	cmp	r3, #64	@ 0x40
 800b552:	f200 817f 	bhi.w	800b854 <USBD_StdEPReq+0x324>
 800b556:	2b00      	cmp	r3, #0
 800b558:	d02a      	beq.n	800b5b0 <USBD_StdEPReq+0x80>
 800b55a:	2b20      	cmp	r3, #32
 800b55c:	f040 817a 	bne.w	800b854 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b560:	7bbb      	ldrb	r3, [r7, #14]
 800b562:	4619      	mov	r1, r3
 800b564:	6878      	ldr	r0, [r7, #4]
 800b566:	f7ff fe85 	bl	800b274 <USBD_CoreFindEP>
 800b56a:	4603      	mov	r3, r0
 800b56c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b56e:	7b7b      	ldrb	r3, [r7, #13]
 800b570:	2bff      	cmp	r3, #255	@ 0xff
 800b572:	f000 8174 	beq.w	800b85e <USBD_StdEPReq+0x32e>
 800b576:	7b7b      	ldrb	r3, [r7, #13]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	f040 8170 	bne.w	800b85e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b57e:	7b7a      	ldrb	r2, [r7, #13]
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b586:	7b7a      	ldrb	r2, [r7, #13]
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	32ae      	adds	r2, #174	@ 0xae
 800b58c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b590:	689b      	ldr	r3, [r3, #8]
 800b592:	2b00      	cmp	r3, #0
 800b594:	f000 8163 	beq.w	800b85e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b598:	7b7a      	ldrb	r2, [r7, #13]
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	32ae      	adds	r2, #174	@ 0xae
 800b59e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5a2:	689b      	ldr	r3, [r3, #8]
 800b5a4:	6839      	ldr	r1, [r7, #0]
 800b5a6:	6878      	ldr	r0, [r7, #4]
 800b5a8:	4798      	blx	r3
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b5ae:	e156      	b.n	800b85e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b5b0:	683b      	ldr	r3, [r7, #0]
 800b5b2:	785b      	ldrb	r3, [r3, #1]
 800b5b4:	2b03      	cmp	r3, #3
 800b5b6:	d008      	beq.n	800b5ca <USBD_StdEPReq+0x9a>
 800b5b8:	2b03      	cmp	r3, #3
 800b5ba:	f300 8145 	bgt.w	800b848 <USBD_StdEPReq+0x318>
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	f000 809b 	beq.w	800b6fa <USBD_StdEPReq+0x1ca>
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	d03c      	beq.n	800b642 <USBD_StdEPReq+0x112>
 800b5c8:	e13e      	b.n	800b848 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5d0:	b2db      	uxtb	r3, r3
 800b5d2:	2b02      	cmp	r3, #2
 800b5d4:	d002      	beq.n	800b5dc <USBD_StdEPReq+0xac>
 800b5d6:	2b03      	cmp	r3, #3
 800b5d8:	d016      	beq.n	800b608 <USBD_StdEPReq+0xd8>
 800b5da:	e02c      	b.n	800b636 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b5dc:	7bbb      	ldrb	r3, [r7, #14]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d00d      	beq.n	800b5fe <USBD_StdEPReq+0xce>
 800b5e2:	7bbb      	ldrb	r3, [r7, #14]
 800b5e4:	2b80      	cmp	r3, #128	@ 0x80
 800b5e6:	d00a      	beq.n	800b5fe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b5e8:	7bbb      	ldrb	r3, [r7, #14]
 800b5ea:	4619      	mov	r1, r3
 800b5ec:	6878      	ldr	r0, [r7, #4]
 800b5ee:	f001 f9d5 	bl	800c99c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b5f2:	2180      	movs	r1, #128	@ 0x80
 800b5f4:	6878      	ldr	r0, [r7, #4]
 800b5f6:	f001 f9d1 	bl	800c99c <USBD_LL_StallEP>
 800b5fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b5fc:	e020      	b.n	800b640 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b5fe:	6839      	ldr	r1, [r7, #0]
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f000 fc7a 	bl	800befa <USBD_CtlError>
              break;
 800b606:	e01b      	b.n	800b640 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	885b      	ldrh	r3, [r3, #2]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d10e      	bne.n	800b62e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b610:	7bbb      	ldrb	r3, [r7, #14]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d00b      	beq.n	800b62e <USBD_StdEPReq+0xfe>
 800b616:	7bbb      	ldrb	r3, [r7, #14]
 800b618:	2b80      	cmp	r3, #128	@ 0x80
 800b61a:	d008      	beq.n	800b62e <USBD_StdEPReq+0xfe>
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	88db      	ldrh	r3, [r3, #6]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d104      	bne.n	800b62e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b624:	7bbb      	ldrb	r3, [r7, #14]
 800b626:	4619      	mov	r1, r3
 800b628:	6878      	ldr	r0, [r7, #4]
 800b62a:	f001 f9b7 	bl	800c99c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f000 fd3a 	bl	800c0a8 <USBD_CtlSendStatus>

              break;
 800b634:	e004      	b.n	800b640 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b636:	6839      	ldr	r1, [r7, #0]
 800b638:	6878      	ldr	r0, [r7, #4]
 800b63a:	f000 fc5e 	bl	800befa <USBD_CtlError>
              break;
 800b63e:	bf00      	nop
          }
          break;
 800b640:	e107      	b.n	800b852 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b648:	b2db      	uxtb	r3, r3
 800b64a:	2b02      	cmp	r3, #2
 800b64c:	d002      	beq.n	800b654 <USBD_StdEPReq+0x124>
 800b64e:	2b03      	cmp	r3, #3
 800b650:	d016      	beq.n	800b680 <USBD_StdEPReq+0x150>
 800b652:	e04b      	b.n	800b6ec <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b654:	7bbb      	ldrb	r3, [r7, #14]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d00d      	beq.n	800b676 <USBD_StdEPReq+0x146>
 800b65a:	7bbb      	ldrb	r3, [r7, #14]
 800b65c:	2b80      	cmp	r3, #128	@ 0x80
 800b65e:	d00a      	beq.n	800b676 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b660:	7bbb      	ldrb	r3, [r7, #14]
 800b662:	4619      	mov	r1, r3
 800b664:	6878      	ldr	r0, [r7, #4]
 800b666:	f001 f999 	bl	800c99c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b66a:	2180      	movs	r1, #128	@ 0x80
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	f001 f995 	bl	800c99c <USBD_LL_StallEP>
 800b672:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b674:	e040      	b.n	800b6f8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b676:	6839      	ldr	r1, [r7, #0]
 800b678:	6878      	ldr	r0, [r7, #4]
 800b67a:	f000 fc3e 	bl	800befa <USBD_CtlError>
              break;
 800b67e:	e03b      	b.n	800b6f8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	885b      	ldrh	r3, [r3, #2]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d136      	bne.n	800b6f6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b688:	7bbb      	ldrb	r3, [r7, #14]
 800b68a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d004      	beq.n	800b69c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b692:	7bbb      	ldrb	r3, [r7, #14]
 800b694:	4619      	mov	r1, r3
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f001 f99f 	bl	800c9da <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b69c:	6878      	ldr	r0, [r7, #4]
 800b69e:	f000 fd03 	bl	800c0a8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b6a2:	7bbb      	ldrb	r3, [r7, #14]
 800b6a4:	4619      	mov	r1, r3
 800b6a6:	6878      	ldr	r0, [r7, #4]
 800b6a8:	f7ff fde4 	bl	800b274 <USBD_CoreFindEP>
 800b6ac:	4603      	mov	r3, r0
 800b6ae:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b6b0:	7b7b      	ldrb	r3, [r7, #13]
 800b6b2:	2bff      	cmp	r3, #255	@ 0xff
 800b6b4:	d01f      	beq.n	800b6f6 <USBD_StdEPReq+0x1c6>
 800b6b6:	7b7b      	ldrb	r3, [r7, #13]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d11c      	bne.n	800b6f6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b6bc:	7b7a      	ldrb	r2, [r7, #13]
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b6c4:	7b7a      	ldrb	r2, [r7, #13]
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	32ae      	adds	r2, #174	@ 0xae
 800b6ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6ce:	689b      	ldr	r3, [r3, #8]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d010      	beq.n	800b6f6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b6d4:	7b7a      	ldrb	r2, [r7, #13]
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	32ae      	adds	r2, #174	@ 0xae
 800b6da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6de:	689b      	ldr	r3, [r3, #8]
 800b6e0:	6839      	ldr	r1, [r7, #0]
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	4798      	blx	r3
 800b6e6:	4603      	mov	r3, r0
 800b6e8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b6ea:	e004      	b.n	800b6f6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b6ec:	6839      	ldr	r1, [r7, #0]
 800b6ee:	6878      	ldr	r0, [r7, #4]
 800b6f0:	f000 fc03 	bl	800befa <USBD_CtlError>
              break;
 800b6f4:	e000      	b.n	800b6f8 <USBD_StdEPReq+0x1c8>
              break;
 800b6f6:	bf00      	nop
          }
          break;
 800b6f8:	e0ab      	b.n	800b852 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b700:	b2db      	uxtb	r3, r3
 800b702:	2b02      	cmp	r3, #2
 800b704:	d002      	beq.n	800b70c <USBD_StdEPReq+0x1dc>
 800b706:	2b03      	cmp	r3, #3
 800b708:	d032      	beq.n	800b770 <USBD_StdEPReq+0x240>
 800b70a:	e097      	b.n	800b83c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b70c:	7bbb      	ldrb	r3, [r7, #14]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d007      	beq.n	800b722 <USBD_StdEPReq+0x1f2>
 800b712:	7bbb      	ldrb	r3, [r7, #14]
 800b714:	2b80      	cmp	r3, #128	@ 0x80
 800b716:	d004      	beq.n	800b722 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b718:	6839      	ldr	r1, [r7, #0]
 800b71a:	6878      	ldr	r0, [r7, #4]
 800b71c:	f000 fbed 	bl	800befa <USBD_CtlError>
                break;
 800b720:	e091      	b.n	800b846 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b722:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b726:	2b00      	cmp	r3, #0
 800b728:	da0b      	bge.n	800b742 <USBD_StdEPReq+0x212>
 800b72a:	7bbb      	ldrb	r3, [r7, #14]
 800b72c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b730:	4613      	mov	r3, r2
 800b732:	009b      	lsls	r3, r3, #2
 800b734:	4413      	add	r3, r2
 800b736:	009b      	lsls	r3, r3, #2
 800b738:	3310      	adds	r3, #16
 800b73a:	687a      	ldr	r2, [r7, #4]
 800b73c:	4413      	add	r3, r2
 800b73e:	3304      	adds	r3, #4
 800b740:	e00b      	b.n	800b75a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b742:	7bbb      	ldrb	r3, [r7, #14]
 800b744:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b748:	4613      	mov	r3, r2
 800b74a:	009b      	lsls	r3, r3, #2
 800b74c:	4413      	add	r3, r2
 800b74e:	009b      	lsls	r3, r3, #2
 800b750:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b754:	687a      	ldr	r2, [r7, #4]
 800b756:	4413      	add	r3, r2
 800b758:	3304      	adds	r3, #4
 800b75a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	2200      	movs	r2, #0
 800b760:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b762:	68bb      	ldr	r3, [r7, #8]
 800b764:	2202      	movs	r2, #2
 800b766:	4619      	mov	r1, r3
 800b768:	6878      	ldr	r0, [r7, #4]
 800b76a:	f000 fc43 	bl	800bff4 <USBD_CtlSendData>
              break;
 800b76e:	e06a      	b.n	800b846 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b770:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b774:	2b00      	cmp	r3, #0
 800b776:	da11      	bge.n	800b79c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b778:	7bbb      	ldrb	r3, [r7, #14]
 800b77a:	f003 020f 	and.w	r2, r3, #15
 800b77e:	6879      	ldr	r1, [r7, #4]
 800b780:	4613      	mov	r3, r2
 800b782:	009b      	lsls	r3, r3, #2
 800b784:	4413      	add	r3, r2
 800b786:	009b      	lsls	r3, r3, #2
 800b788:	440b      	add	r3, r1
 800b78a:	3324      	adds	r3, #36	@ 0x24
 800b78c:	881b      	ldrh	r3, [r3, #0]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d117      	bne.n	800b7c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b792:	6839      	ldr	r1, [r7, #0]
 800b794:	6878      	ldr	r0, [r7, #4]
 800b796:	f000 fbb0 	bl	800befa <USBD_CtlError>
                  break;
 800b79a:	e054      	b.n	800b846 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b79c:	7bbb      	ldrb	r3, [r7, #14]
 800b79e:	f003 020f 	and.w	r2, r3, #15
 800b7a2:	6879      	ldr	r1, [r7, #4]
 800b7a4:	4613      	mov	r3, r2
 800b7a6:	009b      	lsls	r3, r3, #2
 800b7a8:	4413      	add	r3, r2
 800b7aa:	009b      	lsls	r3, r3, #2
 800b7ac:	440b      	add	r3, r1
 800b7ae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b7b2:	881b      	ldrh	r3, [r3, #0]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d104      	bne.n	800b7c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b7b8:	6839      	ldr	r1, [r7, #0]
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f000 fb9d 	bl	800befa <USBD_CtlError>
                  break;
 800b7c0:	e041      	b.n	800b846 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	da0b      	bge.n	800b7e2 <USBD_StdEPReq+0x2b2>
 800b7ca:	7bbb      	ldrb	r3, [r7, #14]
 800b7cc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b7d0:	4613      	mov	r3, r2
 800b7d2:	009b      	lsls	r3, r3, #2
 800b7d4:	4413      	add	r3, r2
 800b7d6:	009b      	lsls	r3, r3, #2
 800b7d8:	3310      	adds	r3, #16
 800b7da:	687a      	ldr	r2, [r7, #4]
 800b7dc:	4413      	add	r3, r2
 800b7de:	3304      	adds	r3, #4
 800b7e0:	e00b      	b.n	800b7fa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b7e2:	7bbb      	ldrb	r3, [r7, #14]
 800b7e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7e8:	4613      	mov	r3, r2
 800b7ea:	009b      	lsls	r3, r3, #2
 800b7ec:	4413      	add	r3, r2
 800b7ee:	009b      	lsls	r3, r3, #2
 800b7f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b7f4:	687a      	ldr	r2, [r7, #4]
 800b7f6:	4413      	add	r3, r2
 800b7f8:	3304      	adds	r3, #4
 800b7fa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b7fc:	7bbb      	ldrb	r3, [r7, #14]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d002      	beq.n	800b808 <USBD_StdEPReq+0x2d8>
 800b802:	7bbb      	ldrb	r3, [r7, #14]
 800b804:	2b80      	cmp	r3, #128	@ 0x80
 800b806:	d103      	bne.n	800b810 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	2200      	movs	r2, #0
 800b80c:	601a      	str	r2, [r3, #0]
 800b80e:	e00e      	b.n	800b82e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b810:	7bbb      	ldrb	r3, [r7, #14]
 800b812:	4619      	mov	r1, r3
 800b814:	6878      	ldr	r0, [r7, #4]
 800b816:	f001 f8ff 	bl	800ca18 <USBD_LL_IsStallEP>
 800b81a:	4603      	mov	r3, r0
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d003      	beq.n	800b828 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	2201      	movs	r2, #1
 800b824:	601a      	str	r2, [r3, #0]
 800b826:	e002      	b.n	800b82e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b828:	68bb      	ldr	r3, [r7, #8]
 800b82a:	2200      	movs	r2, #0
 800b82c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b82e:	68bb      	ldr	r3, [r7, #8]
 800b830:	2202      	movs	r2, #2
 800b832:	4619      	mov	r1, r3
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f000 fbdd 	bl	800bff4 <USBD_CtlSendData>
              break;
 800b83a:	e004      	b.n	800b846 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b83c:	6839      	ldr	r1, [r7, #0]
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	f000 fb5b 	bl	800befa <USBD_CtlError>
              break;
 800b844:	bf00      	nop
          }
          break;
 800b846:	e004      	b.n	800b852 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b848:	6839      	ldr	r1, [r7, #0]
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f000 fb55 	bl	800befa <USBD_CtlError>
          break;
 800b850:	bf00      	nop
      }
      break;
 800b852:	e005      	b.n	800b860 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b854:	6839      	ldr	r1, [r7, #0]
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f000 fb4f 	bl	800befa <USBD_CtlError>
      break;
 800b85c:	e000      	b.n	800b860 <USBD_StdEPReq+0x330>
      break;
 800b85e:	bf00      	nop
  }

  return ret;
 800b860:	7bfb      	ldrb	r3, [r7, #15]
}
 800b862:	4618      	mov	r0, r3
 800b864:	3710      	adds	r7, #16
 800b866:	46bd      	mov	sp, r7
 800b868:	bd80      	pop	{r7, pc}
	...

0800b86c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b084      	sub	sp, #16
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
 800b874:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b876:	2300      	movs	r3, #0
 800b878:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b87a:	2300      	movs	r3, #0
 800b87c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b87e:	2300      	movs	r3, #0
 800b880:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	885b      	ldrh	r3, [r3, #2]
 800b886:	0a1b      	lsrs	r3, r3, #8
 800b888:	b29b      	uxth	r3, r3
 800b88a:	3b01      	subs	r3, #1
 800b88c:	2b06      	cmp	r3, #6
 800b88e:	f200 8128 	bhi.w	800bae2 <USBD_GetDescriptor+0x276>
 800b892:	a201      	add	r2, pc, #4	@ (adr r2, 800b898 <USBD_GetDescriptor+0x2c>)
 800b894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b898:	0800b8b5 	.word	0x0800b8b5
 800b89c:	0800b8cd 	.word	0x0800b8cd
 800b8a0:	0800b90d 	.word	0x0800b90d
 800b8a4:	0800bae3 	.word	0x0800bae3
 800b8a8:	0800bae3 	.word	0x0800bae3
 800b8ac:	0800ba83 	.word	0x0800ba83
 800b8b0:	0800baaf 	.word	0x0800baaf
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	687a      	ldr	r2, [r7, #4]
 800b8be:	7c12      	ldrb	r2, [r2, #16]
 800b8c0:	f107 0108 	add.w	r1, r7, #8
 800b8c4:	4610      	mov	r0, r2
 800b8c6:	4798      	blx	r3
 800b8c8:	60f8      	str	r0, [r7, #12]
      break;
 800b8ca:	e112      	b.n	800baf2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	7c1b      	ldrb	r3, [r3, #16]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d10d      	bne.n	800b8f0 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8dc:	f107 0208 	add.w	r2, r7, #8
 800b8e0:	4610      	mov	r0, r2
 800b8e2:	4798      	blx	r3
 800b8e4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	3301      	adds	r3, #1
 800b8ea:	2202      	movs	r2, #2
 800b8ec:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b8ee:	e100      	b.n	800baf2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8f8:	f107 0208 	add.w	r2, r7, #8
 800b8fc:	4610      	mov	r0, r2
 800b8fe:	4798      	blx	r3
 800b900:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	3301      	adds	r3, #1
 800b906:	2202      	movs	r2, #2
 800b908:	701a      	strb	r2, [r3, #0]
      break;
 800b90a:	e0f2      	b.n	800baf2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	885b      	ldrh	r3, [r3, #2]
 800b910:	b2db      	uxtb	r3, r3
 800b912:	2b05      	cmp	r3, #5
 800b914:	f200 80ac 	bhi.w	800ba70 <USBD_GetDescriptor+0x204>
 800b918:	a201      	add	r2, pc, #4	@ (adr r2, 800b920 <USBD_GetDescriptor+0xb4>)
 800b91a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b91e:	bf00      	nop
 800b920:	0800b939 	.word	0x0800b939
 800b924:	0800b96d 	.word	0x0800b96d
 800b928:	0800b9a1 	.word	0x0800b9a1
 800b92c:	0800b9d5 	.word	0x0800b9d5
 800b930:	0800ba09 	.word	0x0800ba09
 800b934:	0800ba3d 	.word	0x0800ba3d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b93e:	685b      	ldr	r3, [r3, #4]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d00b      	beq.n	800b95c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	687a      	ldr	r2, [r7, #4]
 800b94e:	7c12      	ldrb	r2, [r2, #16]
 800b950:	f107 0108 	add.w	r1, r7, #8
 800b954:	4610      	mov	r0, r2
 800b956:	4798      	blx	r3
 800b958:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b95a:	e091      	b.n	800ba80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b95c:	6839      	ldr	r1, [r7, #0]
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	f000 facb 	bl	800befa <USBD_CtlError>
            err++;
 800b964:	7afb      	ldrb	r3, [r7, #11]
 800b966:	3301      	adds	r3, #1
 800b968:	72fb      	strb	r3, [r7, #11]
          break;
 800b96a:	e089      	b.n	800ba80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b972:	689b      	ldr	r3, [r3, #8]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d00b      	beq.n	800b990 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b97e:	689b      	ldr	r3, [r3, #8]
 800b980:	687a      	ldr	r2, [r7, #4]
 800b982:	7c12      	ldrb	r2, [r2, #16]
 800b984:	f107 0108 	add.w	r1, r7, #8
 800b988:	4610      	mov	r0, r2
 800b98a:	4798      	blx	r3
 800b98c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b98e:	e077      	b.n	800ba80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b990:	6839      	ldr	r1, [r7, #0]
 800b992:	6878      	ldr	r0, [r7, #4]
 800b994:	f000 fab1 	bl	800befa <USBD_CtlError>
            err++;
 800b998:	7afb      	ldrb	r3, [r7, #11]
 800b99a:	3301      	adds	r3, #1
 800b99c:	72fb      	strb	r3, [r7, #11]
          break;
 800b99e:	e06f      	b.n	800ba80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9a6:	68db      	ldr	r3, [r3, #12]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d00b      	beq.n	800b9c4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9b2:	68db      	ldr	r3, [r3, #12]
 800b9b4:	687a      	ldr	r2, [r7, #4]
 800b9b6:	7c12      	ldrb	r2, [r2, #16]
 800b9b8:	f107 0108 	add.w	r1, r7, #8
 800b9bc:	4610      	mov	r0, r2
 800b9be:	4798      	blx	r3
 800b9c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9c2:	e05d      	b.n	800ba80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b9c4:	6839      	ldr	r1, [r7, #0]
 800b9c6:	6878      	ldr	r0, [r7, #4]
 800b9c8:	f000 fa97 	bl	800befa <USBD_CtlError>
            err++;
 800b9cc:	7afb      	ldrb	r3, [r7, #11]
 800b9ce:	3301      	adds	r3, #1
 800b9d0:	72fb      	strb	r3, [r7, #11]
          break;
 800b9d2:	e055      	b.n	800ba80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9da:	691b      	ldr	r3, [r3, #16]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d00b      	beq.n	800b9f8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9e6:	691b      	ldr	r3, [r3, #16]
 800b9e8:	687a      	ldr	r2, [r7, #4]
 800b9ea:	7c12      	ldrb	r2, [r2, #16]
 800b9ec:	f107 0108 	add.w	r1, r7, #8
 800b9f0:	4610      	mov	r0, r2
 800b9f2:	4798      	blx	r3
 800b9f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9f6:	e043      	b.n	800ba80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b9f8:	6839      	ldr	r1, [r7, #0]
 800b9fa:	6878      	ldr	r0, [r7, #4]
 800b9fc:	f000 fa7d 	bl	800befa <USBD_CtlError>
            err++;
 800ba00:	7afb      	ldrb	r3, [r7, #11]
 800ba02:	3301      	adds	r3, #1
 800ba04:	72fb      	strb	r3, [r7, #11]
          break;
 800ba06:	e03b      	b.n	800ba80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba0e:	695b      	ldr	r3, [r3, #20]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d00b      	beq.n	800ba2c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba1a:	695b      	ldr	r3, [r3, #20]
 800ba1c:	687a      	ldr	r2, [r7, #4]
 800ba1e:	7c12      	ldrb	r2, [r2, #16]
 800ba20:	f107 0108 	add.w	r1, r7, #8
 800ba24:	4610      	mov	r0, r2
 800ba26:	4798      	blx	r3
 800ba28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba2a:	e029      	b.n	800ba80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba2c:	6839      	ldr	r1, [r7, #0]
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	f000 fa63 	bl	800befa <USBD_CtlError>
            err++;
 800ba34:	7afb      	ldrb	r3, [r7, #11]
 800ba36:	3301      	adds	r3, #1
 800ba38:	72fb      	strb	r3, [r7, #11]
          break;
 800ba3a:	e021      	b.n	800ba80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba42:	699b      	ldr	r3, [r3, #24]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d00b      	beq.n	800ba60 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba4e:	699b      	ldr	r3, [r3, #24]
 800ba50:	687a      	ldr	r2, [r7, #4]
 800ba52:	7c12      	ldrb	r2, [r2, #16]
 800ba54:	f107 0108 	add.w	r1, r7, #8
 800ba58:	4610      	mov	r0, r2
 800ba5a:	4798      	blx	r3
 800ba5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba5e:	e00f      	b.n	800ba80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba60:	6839      	ldr	r1, [r7, #0]
 800ba62:	6878      	ldr	r0, [r7, #4]
 800ba64:	f000 fa49 	bl	800befa <USBD_CtlError>
            err++;
 800ba68:	7afb      	ldrb	r3, [r7, #11]
 800ba6a:	3301      	adds	r3, #1
 800ba6c:	72fb      	strb	r3, [r7, #11]
          break;
 800ba6e:	e007      	b.n	800ba80 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ba70:	6839      	ldr	r1, [r7, #0]
 800ba72:	6878      	ldr	r0, [r7, #4]
 800ba74:	f000 fa41 	bl	800befa <USBD_CtlError>
          err++;
 800ba78:	7afb      	ldrb	r3, [r7, #11]
 800ba7a:	3301      	adds	r3, #1
 800ba7c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ba7e:	bf00      	nop
      }
      break;
 800ba80:	e037      	b.n	800baf2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	7c1b      	ldrb	r3, [r3, #16]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d109      	bne.n	800ba9e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba92:	f107 0208 	add.w	r2, r7, #8
 800ba96:	4610      	mov	r0, r2
 800ba98:	4798      	blx	r3
 800ba9a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ba9c:	e029      	b.n	800baf2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ba9e:	6839      	ldr	r1, [r7, #0]
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f000 fa2a 	bl	800befa <USBD_CtlError>
        err++;
 800baa6:	7afb      	ldrb	r3, [r7, #11]
 800baa8:	3301      	adds	r3, #1
 800baaa:	72fb      	strb	r3, [r7, #11]
      break;
 800baac:	e021      	b.n	800baf2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	7c1b      	ldrb	r3, [r3, #16]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d10d      	bne.n	800bad2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800babc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800babe:	f107 0208 	add.w	r2, r7, #8
 800bac2:	4610      	mov	r0, r2
 800bac4:	4798      	blx	r3
 800bac6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	3301      	adds	r3, #1
 800bacc:	2207      	movs	r2, #7
 800bace:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bad0:	e00f      	b.n	800baf2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bad2:	6839      	ldr	r1, [r7, #0]
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	f000 fa10 	bl	800befa <USBD_CtlError>
        err++;
 800bada:	7afb      	ldrb	r3, [r7, #11]
 800badc:	3301      	adds	r3, #1
 800bade:	72fb      	strb	r3, [r7, #11]
      break;
 800bae0:	e007      	b.n	800baf2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bae2:	6839      	ldr	r1, [r7, #0]
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	f000 fa08 	bl	800befa <USBD_CtlError>
      err++;
 800baea:	7afb      	ldrb	r3, [r7, #11]
 800baec:	3301      	adds	r3, #1
 800baee:	72fb      	strb	r3, [r7, #11]
      break;
 800baf0:	bf00      	nop
  }

  if (err != 0U)
 800baf2:	7afb      	ldrb	r3, [r7, #11]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d11e      	bne.n	800bb36 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	88db      	ldrh	r3, [r3, #6]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d016      	beq.n	800bb2e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800bb00:	893b      	ldrh	r3, [r7, #8]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d00e      	beq.n	800bb24 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	88da      	ldrh	r2, [r3, #6]
 800bb0a:	893b      	ldrh	r3, [r7, #8]
 800bb0c:	4293      	cmp	r3, r2
 800bb0e:	bf28      	it	cs
 800bb10:	4613      	movcs	r3, r2
 800bb12:	b29b      	uxth	r3, r3
 800bb14:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bb16:	893b      	ldrh	r3, [r7, #8]
 800bb18:	461a      	mov	r2, r3
 800bb1a:	68f9      	ldr	r1, [r7, #12]
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f000 fa69 	bl	800bff4 <USBD_CtlSendData>
 800bb22:	e009      	b.n	800bb38 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bb24:	6839      	ldr	r1, [r7, #0]
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f000 f9e7 	bl	800befa <USBD_CtlError>
 800bb2c:	e004      	b.n	800bb38 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bb2e:	6878      	ldr	r0, [r7, #4]
 800bb30:	f000 faba 	bl	800c0a8 <USBD_CtlSendStatus>
 800bb34:	e000      	b.n	800bb38 <USBD_GetDescriptor+0x2cc>
    return;
 800bb36:	bf00      	nop
  }
}
 800bb38:	3710      	adds	r7, #16
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}
 800bb3e:	bf00      	nop

0800bb40 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b084      	sub	sp, #16
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
 800bb48:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	889b      	ldrh	r3, [r3, #4]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d131      	bne.n	800bbb6 <USBD_SetAddress+0x76>
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	88db      	ldrh	r3, [r3, #6]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d12d      	bne.n	800bbb6 <USBD_SetAddress+0x76>
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	885b      	ldrh	r3, [r3, #2]
 800bb5e:	2b7f      	cmp	r3, #127	@ 0x7f
 800bb60:	d829      	bhi.n	800bbb6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bb62:	683b      	ldr	r3, [r7, #0]
 800bb64:	885b      	ldrh	r3, [r3, #2]
 800bb66:	b2db      	uxtb	r3, r3
 800bb68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb6c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb74:	b2db      	uxtb	r3, r3
 800bb76:	2b03      	cmp	r3, #3
 800bb78:	d104      	bne.n	800bb84 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bb7a:	6839      	ldr	r1, [r7, #0]
 800bb7c:	6878      	ldr	r0, [r7, #4]
 800bb7e:	f000 f9bc 	bl	800befa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb82:	e01d      	b.n	800bbc0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	7bfa      	ldrb	r2, [r7, #15]
 800bb88:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bb8c:	7bfb      	ldrb	r3, [r7, #15]
 800bb8e:	4619      	mov	r1, r3
 800bb90:	6878      	ldr	r0, [r7, #4]
 800bb92:	f000 ff6d 	bl	800ca70 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f000 fa86 	bl	800c0a8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bb9c:	7bfb      	ldrb	r3, [r7, #15]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d004      	beq.n	800bbac <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2202      	movs	r2, #2
 800bba6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbaa:	e009      	b.n	800bbc0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2201      	movs	r2, #1
 800bbb0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbb4:	e004      	b.n	800bbc0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bbb6:	6839      	ldr	r1, [r7, #0]
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f000 f99e 	bl	800befa <USBD_CtlError>
  }
}
 800bbbe:	bf00      	nop
 800bbc0:	bf00      	nop
 800bbc2:	3710      	adds	r7, #16
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	bd80      	pop	{r7, pc}

0800bbc8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b084      	sub	sp, #16
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
 800bbd0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	885b      	ldrh	r3, [r3, #2]
 800bbda:	b2da      	uxtb	r2, r3
 800bbdc:	4b4e      	ldr	r3, [pc, #312]	@ (800bd18 <USBD_SetConfig+0x150>)
 800bbde:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bbe0:	4b4d      	ldr	r3, [pc, #308]	@ (800bd18 <USBD_SetConfig+0x150>)
 800bbe2:	781b      	ldrb	r3, [r3, #0]
 800bbe4:	2b01      	cmp	r3, #1
 800bbe6:	d905      	bls.n	800bbf4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bbe8:	6839      	ldr	r1, [r7, #0]
 800bbea:	6878      	ldr	r0, [r7, #4]
 800bbec:	f000 f985 	bl	800befa <USBD_CtlError>
    return USBD_FAIL;
 800bbf0:	2303      	movs	r3, #3
 800bbf2:	e08c      	b.n	800bd0e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbfa:	b2db      	uxtb	r3, r3
 800bbfc:	2b02      	cmp	r3, #2
 800bbfe:	d002      	beq.n	800bc06 <USBD_SetConfig+0x3e>
 800bc00:	2b03      	cmp	r3, #3
 800bc02:	d029      	beq.n	800bc58 <USBD_SetConfig+0x90>
 800bc04:	e075      	b.n	800bcf2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bc06:	4b44      	ldr	r3, [pc, #272]	@ (800bd18 <USBD_SetConfig+0x150>)
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d020      	beq.n	800bc50 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bc0e:	4b42      	ldr	r3, [pc, #264]	@ (800bd18 <USBD_SetConfig+0x150>)
 800bc10:	781b      	ldrb	r3, [r3, #0]
 800bc12:	461a      	mov	r2, r3
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bc18:	4b3f      	ldr	r3, [pc, #252]	@ (800bd18 <USBD_SetConfig+0x150>)
 800bc1a:	781b      	ldrb	r3, [r3, #0]
 800bc1c:	4619      	mov	r1, r3
 800bc1e:	6878      	ldr	r0, [r7, #4]
 800bc20:	f7fe ffe3 	bl	800abea <USBD_SetClassConfig>
 800bc24:	4603      	mov	r3, r0
 800bc26:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bc28:	7bfb      	ldrb	r3, [r7, #15]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d008      	beq.n	800bc40 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800bc2e:	6839      	ldr	r1, [r7, #0]
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	f000 f962 	bl	800befa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	2202      	movs	r2, #2
 800bc3a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bc3e:	e065      	b.n	800bd0c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bc40:	6878      	ldr	r0, [r7, #4]
 800bc42:	f000 fa31 	bl	800c0a8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	2203      	movs	r2, #3
 800bc4a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bc4e:	e05d      	b.n	800bd0c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bc50:	6878      	ldr	r0, [r7, #4]
 800bc52:	f000 fa29 	bl	800c0a8 <USBD_CtlSendStatus>
      break;
 800bc56:	e059      	b.n	800bd0c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bc58:	4b2f      	ldr	r3, [pc, #188]	@ (800bd18 <USBD_SetConfig+0x150>)
 800bc5a:	781b      	ldrb	r3, [r3, #0]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d112      	bne.n	800bc86 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2202      	movs	r2, #2
 800bc64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800bc68:	4b2b      	ldr	r3, [pc, #172]	@ (800bd18 <USBD_SetConfig+0x150>)
 800bc6a:	781b      	ldrb	r3, [r3, #0]
 800bc6c:	461a      	mov	r2, r3
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bc72:	4b29      	ldr	r3, [pc, #164]	@ (800bd18 <USBD_SetConfig+0x150>)
 800bc74:	781b      	ldrb	r3, [r3, #0]
 800bc76:	4619      	mov	r1, r3
 800bc78:	6878      	ldr	r0, [r7, #4]
 800bc7a:	f7fe ffd2 	bl	800ac22 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bc7e:	6878      	ldr	r0, [r7, #4]
 800bc80:	f000 fa12 	bl	800c0a8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bc84:	e042      	b.n	800bd0c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800bc86:	4b24      	ldr	r3, [pc, #144]	@ (800bd18 <USBD_SetConfig+0x150>)
 800bc88:	781b      	ldrb	r3, [r3, #0]
 800bc8a:	461a      	mov	r2, r3
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	685b      	ldr	r3, [r3, #4]
 800bc90:	429a      	cmp	r2, r3
 800bc92:	d02a      	beq.n	800bcea <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	685b      	ldr	r3, [r3, #4]
 800bc98:	b2db      	uxtb	r3, r3
 800bc9a:	4619      	mov	r1, r3
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f7fe ffc0 	bl	800ac22 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bca2:	4b1d      	ldr	r3, [pc, #116]	@ (800bd18 <USBD_SetConfig+0x150>)
 800bca4:	781b      	ldrb	r3, [r3, #0]
 800bca6:	461a      	mov	r2, r3
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bcac:	4b1a      	ldr	r3, [pc, #104]	@ (800bd18 <USBD_SetConfig+0x150>)
 800bcae:	781b      	ldrb	r3, [r3, #0]
 800bcb0:	4619      	mov	r1, r3
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	f7fe ff99 	bl	800abea <USBD_SetClassConfig>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bcbc:	7bfb      	ldrb	r3, [r7, #15]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d00f      	beq.n	800bce2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bcc2:	6839      	ldr	r1, [r7, #0]
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f000 f918 	bl	800befa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	685b      	ldr	r3, [r3, #4]
 800bcce:	b2db      	uxtb	r3, r3
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f7fe ffa5 	bl	800ac22 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	2202      	movs	r2, #2
 800bcdc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bce0:	e014      	b.n	800bd0c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bce2:	6878      	ldr	r0, [r7, #4]
 800bce4:	f000 f9e0 	bl	800c0a8 <USBD_CtlSendStatus>
      break;
 800bce8:	e010      	b.n	800bd0c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	f000 f9dc 	bl	800c0a8 <USBD_CtlSendStatus>
      break;
 800bcf0:	e00c      	b.n	800bd0c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bcf2:	6839      	ldr	r1, [r7, #0]
 800bcf4:	6878      	ldr	r0, [r7, #4]
 800bcf6:	f000 f900 	bl	800befa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bcfa:	4b07      	ldr	r3, [pc, #28]	@ (800bd18 <USBD_SetConfig+0x150>)
 800bcfc:	781b      	ldrb	r3, [r3, #0]
 800bcfe:	4619      	mov	r1, r3
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f7fe ff8e 	bl	800ac22 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bd06:	2303      	movs	r3, #3
 800bd08:	73fb      	strb	r3, [r7, #15]
      break;
 800bd0a:	bf00      	nop
  }

  return ret;
 800bd0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd0e:	4618      	mov	r0, r3
 800bd10:	3710      	adds	r7, #16
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bd80      	pop	{r7, pc}
 800bd16:	bf00      	nop
 800bd18:	20004c84 	.word	0x20004c84

0800bd1c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b082      	sub	sp, #8
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
 800bd24:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	88db      	ldrh	r3, [r3, #6]
 800bd2a:	2b01      	cmp	r3, #1
 800bd2c:	d004      	beq.n	800bd38 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bd2e:	6839      	ldr	r1, [r7, #0]
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f000 f8e2 	bl	800befa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bd36:	e023      	b.n	800bd80 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd3e:	b2db      	uxtb	r3, r3
 800bd40:	2b02      	cmp	r3, #2
 800bd42:	dc02      	bgt.n	800bd4a <USBD_GetConfig+0x2e>
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	dc03      	bgt.n	800bd50 <USBD_GetConfig+0x34>
 800bd48:	e015      	b.n	800bd76 <USBD_GetConfig+0x5a>
 800bd4a:	2b03      	cmp	r3, #3
 800bd4c:	d00b      	beq.n	800bd66 <USBD_GetConfig+0x4a>
 800bd4e:	e012      	b.n	800bd76 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	2200      	movs	r2, #0
 800bd54:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	3308      	adds	r3, #8
 800bd5a:	2201      	movs	r2, #1
 800bd5c:	4619      	mov	r1, r3
 800bd5e:	6878      	ldr	r0, [r7, #4]
 800bd60:	f000 f948 	bl	800bff4 <USBD_CtlSendData>
        break;
 800bd64:	e00c      	b.n	800bd80 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	3304      	adds	r3, #4
 800bd6a:	2201      	movs	r2, #1
 800bd6c:	4619      	mov	r1, r3
 800bd6e:	6878      	ldr	r0, [r7, #4]
 800bd70:	f000 f940 	bl	800bff4 <USBD_CtlSendData>
        break;
 800bd74:	e004      	b.n	800bd80 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bd76:	6839      	ldr	r1, [r7, #0]
 800bd78:	6878      	ldr	r0, [r7, #4]
 800bd7a:	f000 f8be 	bl	800befa <USBD_CtlError>
        break;
 800bd7e:	bf00      	nop
}
 800bd80:	bf00      	nop
 800bd82:	3708      	adds	r7, #8
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}

0800bd88 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b082      	sub	sp, #8
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
 800bd90:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd98:	b2db      	uxtb	r3, r3
 800bd9a:	3b01      	subs	r3, #1
 800bd9c:	2b02      	cmp	r3, #2
 800bd9e:	d81e      	bhi.n	800bdde <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bda0:	683b      	ldr	r3, [r7, #0]
 800bda2:	88db      	ldrh	r3, [r3, #6]
 800bda4:	2b02      	cmp	r3, #2
 800bda6:	d004      	beq.n	800bdb2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bda8:	6839      	ldr	r1, [r7, #0]
 800bdaa:	6878      	ldr	r0, [r7, #4]
 800bdac:	f000 f8a5 	bl	800befa <USBD_CtlError>
        break;
 800bdb0:	e01a      	b.n	800bde8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2201      	movs	r2, #1
 800bdb6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d005      	beq.n	800bdce <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	68db      	ldr	r3, [r3, #12]
 800bdc6:	f043 0202 	orr.w	r2, r3, #2
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	330c      	adds	r3, #12
 800bdd2:	2202      	movs	r2, #2
 800bdd4:	4619      	mov	r1, r3
 800bdd6:	6878      	ldr	r0, [r7, #4]
 800bdd8:	f000 f90c 	bl	800bff4 <USBD_CtlSendData>
      break;
 800bddc:	e004      	b.n	800bde8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bdde:	6839      	ldr	r1, [r7, #0]
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f000 f88a 	bl	800befa <USBD_CtlError>
      break;
 800bde6:	bf00      	nop
  }
}
 800bde8:	bf00      	nop
 800bdea:	3708      	adds	r7, #8
 800bdec:	46bd      	mov	sp, r7
 800bdee:	bd80      	pop	{r7, pc}

0800bdf0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b082      	sub	sp, #8
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
 800bdf8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	885b      	ldrh	r3, [r3, #2]
 800bdfe:	2b01      	cmp	r3, #1
 800be00:	d107      	bne.n	800be12 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	2201      	movs	r2, #1
 800be06:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f000 f94c 	bl	800c0a8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800be10:	e013      	b.n	800be3a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800be12:	683b      	ldr	r3, [r7, #0]
 800be14:	885b      	ldrh	r3, [r3, #2]
 800be16:	2b02      	cmp	r3, #2
 800be18:	d10b      	bne.n	800be32 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	889b      	ldrh	r3, [r3, #4]
 800be1e:	0a1b      	lsrs	r3, r3, #8
 800be20:	b29b      	uxth	r3, r3
 800be22:	b2da      	uxtb	r2, r3
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800be2a:	6878      	ldr	r0, [r7, #4]
 800be2c:	f000 f93c 	bl	800c0a8 <USBD_CtlSendStatus>
}
 800be30:	e003      	b.n	800be3a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800be32:	6839      	ldr	r1, [r7, #0]
 800be34:	6878      	ldr	r0, [r7, #4]
 800be36:	f000 f860 	bl	800befa <USBD_CtlError>
}
 800be3a:	bf00      	nop
 800be3c:	3708      	adds	r7, #8
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}

0800be42 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be42:	b580      	push	{r7, lr}
 800be44:	b082      	sub	sp, #8
 800be46:	af00      	add	r7, sp, #0
 800be48:	6078      	str	r0, [r7, #4]
 800be4a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be52:	b2db      	uxtb	r3, r3
 800be54:	3b01      	subs	r3, #1
 800be56:	2b02      	cmp	r3, #2
 800be58:	d80b      	bhi.n	800be72 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	885b      	ldrh	r3, [r3, #2]
 800be5e:	2b01      	cmp	r3, #1
 800be60:	d10c      	bne.n	800be7c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2200      	movs	r2, #0
 800be66:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f000 f91c 	bl	800c0a8 <USBD_CtlSendStatus>
      }
      break;
 800be70:	e004      	b.n	800be7c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800be72:	6839      	ldr	r1, [r7, #0]
 800be74:	6878      	ldr	r0, [r7, #4]
 800be76:	f000 f840 	bl	800befa <USBD_CtlError>
      break;
 800be7a:	e000      	b.n	800be7e <USBD_ClrFeature+0x3c>
      break;
 800be7c:	bf00      	nop
  }
}
 800be7e:	bf00      	nop
 800be80:	3708      	adds	r7, #8
 800be82:	46bd      	mov	sp, r7
 800be84:	bd80      	pop	{r7, pc}

0800be86 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800be86:	b580      	push	{r7, lr}
 800be88:	b084      	sub	sp, #16
 800be8a:	af00      	add	r7, sp, #0
 800be8c:	6078      	str	r0, [r7, #4]
 800be8e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	781a      	ldrb	r2, [r3, #0]
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	3301      	adds	r3, #1
 800bea0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	781a      	ldrb	r2, [r3, #0]
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	3301      	adds	r3, #1
 800beae:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800beb0:	68f8      	ldr	r0, [r7, #12]
 800beb2:	f7ff fa40 	bl	800b336 <SWAPBYTE>
 800beb6:	4603      	mov	r3, r0
 800beb8:	461a      	mov	r2, r3
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	3301      	adds	r3, #1
 800bec2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	3301      	adds	r3, #1
 800bec8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800beca:	68f8      	ldr	r0, [r7, #12]
 800becc:	f7ff fa33 	bl	800b336 <SWAPBYTE>
 800bed0:	4603      	mov	r3, r0
 800bed2:	461a      	mov	r2, r3
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	3301      	adds	r3, #1
 800bedc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	3301      	adds	r3, #1
 800bee2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bee4:	68f8      	ldr	r0, [r7, #12]
 800bee6:	f7ff fa26 	bl	800b336 <SWAPBYTE>
 800beea:	4603      	mov	r3, r0
 800beec:	461a      	mov	r2, r3
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	80da      	strh	r2, [r3, #6]
}
 800bef2:	bf00      	nop
 800bef4:	3710      	adds	r7, #16
 800bef6:	46bd      	mov	sp, r7
 800bef8:	bd80      	pop	{r7, pc}

0800befa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800befa:	b580      	push	{r7, lr}
 800befc:	b082      	sub	sp, #8
 800befe:	af00      	add	r7, sp, #0
 800bf00:	6078      	str	r0, [r7, #4]
 800bf02:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf04:	2180      	movs	r1, #128	@ 0x80
 800bf06:	6878      	ldr	r0, [r7, #4]
 800bf08:	f000 fd48 	bl	800c99c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bf0c:	2100      	movs	r1, #0
 800bf0e:	6878      	ldr	r0, [r7, #4]
 800bf10:	f000 fd44 	bl	800c99c <USBD_LL_StallEP>
}
 800bf14:	bf00      	nop
 800bf16:	3708      	adds	r7, #8
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}

0800bf1c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b086      	sub	sp, #24
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	60f8      	str	r0, [r7, #12]
 800bf24:	60b9      	str	r1, [r7, #8]
 800bf26:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bf28:	2300      	movs	r3, #0
 800bf2a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d042      	beq.n	800bfb8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bf36:	6938      	ldr	r0, [r7, #16]
 800bf38:	f000 f842 	bl	800bfc0 <USBD_GetLen>
 800bf3c:	4603      	mov	r3, r0
 800bf3e:	3301      	adds	r3, #1
 800bf40:	005b      	lsls	r3, r3, #1
 800bf42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf46:	d808      	bhi.n	800bf5a <USBD_GetString+0x3e>
 800bf48:	6938      	ldr	r0, [r7, #16]
 800bf4a:	f000 f839 	bl	800bfc0 <USBD_GetLen>
 800bf4e:	4603      	mov	r3, r0
 800bf50:	3301      	adds	r3, #1
 800bf52:	b29b      	uxth	r3, r3
 800bf54:	005b      	lsls	r3, r3, #1
 800bf56:	b29a      	uxth	r2, r3
 800bf58:	e001      	b.n	800bf5e <USBD_GetString+0x42>
 800bf5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bf62:	7dfb      	ldrb	r3, [r7, #23]
 800bf64:	68ba      	ldr	r2, [r7, #8]
 800bf66:	4413      	add	r3, r2
 800bf68:	687a      	ldr	r2, [r7, #4]
 800bf6a:	7812      	ldrb	r2, [r2, #0]
 800bf6c:	701a      	strb	r2, [r3, #0]
  idx++;
 800bf6e:	7dfb      	ldrb	r3, [r7, #23]
 800bf70:	3301      	adds	r3, #1
 800bf72:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bf74:	7dfb      	ldrb	r3, [r7, #23]
 800bf76:	68ba      	ldr	r2, [r7, #8]
 800bf78:	4413      	add	r3, r2
 800bf7a:	2203      	movs	r2, #3
 800bf7c:	701a      	strb	r2, [r3, #0]
  idx++;
 800bf7e:	7dfb      	ldrb	r3, [r7, #23]
 800bf80:	3301      	adds	r3, #1
 800bf82:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bf84:	e013      	b.n	800bfae <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800bf86:	7dfb      	ldrb	r3, [r7, #23]
 800bf88:	68ba      	ldr	r2, [r7, #8]
 800bf8a:	4413      	add	r3, r2
 800bf8c:	693a      	ldr	r2, [r7, #16]
 800bf8e:	7812      	ldrb	r2, [r2, #0]
 800bf90:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bf92:	693b      	ldr	r3, [r7, #16]
 800bf94:	3301      	adds	r3, #1
 800bf96:	613b      	str	r3, [r7, #16]
    idx++;
 800bf98:	7dfb      	ldrb	r3, [r7, #23]
 800bf9a:	3301      	adds	r3, #1
 800bf9c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bf9e:	7dfb      	ldrb	r3, [r7, #23]
 800bfa0:	68ba      	ldr	r2, [r7, #8]
 800bfa2:	4413      	add	r3, r2
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	701a      	strb	r2, [r3, #0]
    idx++;
 800bfa8:	7dfb      	ldrb	r3, [r7, #23]
 800bfaa:	3301      	adds	r3, #1
 800bfac:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800bfae:	693b      	ldr	r3, [r7, #16]
 800bfb0:	781b      	ldrb	r3, [r3, #0]
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d1e7      	bne.n	800bf86 <USBD_GetString+0x6a>
 800bfb6:	e000      	b.n	800bfba <USBD_GetString+0x9e>
    return;
 800bfb8:	bf00      	nop
  }
}
 800bfba:	3718      	adds	r7, #24
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bd80      	pop	{r7, pc}

0800bfc0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bfc0:	b480      	push	{r7}
 800bfc2:	b085      	sub	sp, #20
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bfc8:	2300      	movs	r3, #0
 800bfca:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bfd0:	e005      	b.n	800bfde <USBD_GetLen+0x1e>
  {
    len++;
 800bfd2:	7bfb      	ldrb	r3, [r7, #15]
 800bfd4:	3301      	adds	r3, #1
 800bfd6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bfd8:	68bb      	ldr	r3, [r7, #8]
 800bfda:	3301      	adds	r3, #1
 800bfdc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	781b      	ldrb	r3, [r3, #0]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d1f5      	bne.n	800bfd2 <USBD_GetLen+0x12>
  }

  return len;
 800bfe6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	3714      	adds	r7, #20
 800bfec:	46bd      	mov	sp, r7
 800bfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff2:	4770      	bx	lr

0800bff4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b084      	sub	sp, #16
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	60f8      	str	r0, [r7, #12]
 800bffc:	60b9      	str	r1, [r7, #8]
 800bffe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	2202      	movs	r2, #2
 800c004:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	687a      	ldr	r2, [r7, #4]
 800c00c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	687a      	ldr	r2, [r7, #4]
 800c012:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	68ba      	ldr	r2, [r7, #8]
 800c018:	2100      	movs	r1, #0
 800c01a:	68f8      	ldr	r0, [r7, #12]
 800c01c:	f000 fd47 	bl	800caae <USBD_LL_Transmit>

  return USBD_OK;
 800c020:	2300      	movs	r3, #0
}
 800c022:	4618      	mov	r0, r3
 800c024:	3710      	adds	r7, #16
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}

0800c02a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c02a:	b580      	push	{r7, lr}
 800c02c:	b084      	sub	sp, #16
 800c02e:	af00      	add	r7, sp, #0
 800c030:	60f8      	str	r0, [r7, #12]
 800c032:	60b9      	str	r1, [r7, #8]
 800c034:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	68ba      	ldr	r2, [r7, #8]
 800c03a:	2100      	movs	r1, #0
 800c03c:	68f8      	ldr	r0, [r7, #12]
 800c03e:	f000 fd36 	bl	800caae <USBD_LL_Transmit>

  return USBD_OK;
 800c042:	2300      	movs	r3, #0
}
 800c044:	4618      	mov	r0, r3
 800c046:	3710      	adds	r7, #16
 800c048:	46bd      	mov	sp, r7
 800c04a:	bd80      	pop	{r7, pc}

0800c04c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b084      	sub	sp, #16
 800c050:	af00      	add	r7, sp, #0
 800c052:	60f8      	str	r0, [r7, #12]
 800c054:	60b9      	str	r1, [r7, #8]
 800c056:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	2203      	movs	r2, #3
 800c05c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	687a      	ldr	r2, [r7, #4]
 800c064:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	687a      	ldr	r2, [r7, #4]
 800c06c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	68ba      	ldr	r2, [r7, #8]
 800c074:	2100      	movs	r1, #0
 800c076:	68f8      	ldr	r0, [r7, #12]
 800c078:	f000 fd3a 	bl	800caf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c07c:	2300      	movs	r3, #0
}
 800c07e:	4618      	mov	r0, r3
 800c080:	3710      	adds	r7, #16
 800c082:	46bd      	mov	sp, r7
 800c084:	bd80      	pop	{r7, pc}

0800c086 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c086:	b580      	push	{r7, lr}
 800c088:	b084      	sub	sp, #16
 800c08a:	af00      	add	r7, sp, #0
 800c08c:	60f8      	str	r0, [r7, #12]
 800c08e:	60b9      	str	r1, [r7, #8]
 800c090:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	68ba      	ldr	r2, [r7, #8]
 800c096:	2100      	movs	r1, #0
 800c098:	68f8      	ldr	r0, [r7, #12]
 800c09a:	f000 fd29 	bl	800caf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c09e:	2300      	movs	r3, #0
}
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	3710      	adds	r7, #16
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	bd80      	pop	{r7, pc}

0800c0a8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c0a8:	b580      	push	{r7, lr}
 800c0aa:	b082      	sub	sp, #8
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	2204      	movs	r2, #4
 800c0b4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	2100      	movs	r1, #0
 800c0be:	6878      	ldr	r0, [r7, #4]
 800c0c0:	f000 fcf5 	bl	800caae <USBD_LL_Transmit>

  return USBD_OK;
 800c0c4:	2300      	movs	r3, #0
}
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	3708      	adds	r7, #8
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	bd80      	pop	{r7, pc}

0800c0ce <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c0ce:	b580      	push	{r7, lr}
 800c0d0:	b082      	sub	sp, #8
 800c0d2:	af00      	add	r7, sp, #0
 800c0d4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	2205      	movs	r2, #5
 800c0da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c0de:	2300      	movs	r3, #0
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	2100      	movs	r1, #0
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f000 fd03 	bl	800caf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c0ea:	2300      	movs	r3, #0
}
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	3708      	adds	r7, #8
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	bd80      	pop	{r7, pc}

0800c0f4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c0f4:	b480      	push	{r7}
 800c0f6:	b087      	sub	sp, #28
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	60f8      	str	r0, [r7, #12]
 800c0fc:	60b9      	str	r1, [r7, #8]
 800c0fe:	4613      	mov	r3, r2
 800c100:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c102:	2301      	movs	r3, #1
 800c104:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c106:	2300      	movs	r3, #0
 800c108:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c10a:	4b1f      	ldr	r3, [pc, #124]	@ (800c188 <FATFS_LinkDriverEx+0x94>)
 800c10c:	7a5b      	ldrb	r3, [r3, #9]
 800c10e:	b2db      	uxtb	r3, r3
 800c110:	2b00      	cmp	r3, #0
 800c112:	d131      	bne.n	800c178 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c114:	4b1c      	ldr	r3, [pc, #112]	@ (800c188 <FATFS_LinkDriverEx+0x94>)
 800c116:	7a5b      	ldrb	r3, [r3, #9]
 800c118:	b2db      	uxtb	r3, r3
 800c11a:	461a      	mov	r2, r3
 800c11c:	4b1a      	ldr	r3, [pc, #104]	@ (800c188 <FATFS_LinkDriverEx+0x94>)
 800c11e:	2100      	movs	r1, #0
 800c120:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c122:	4b19      	ldr	r3, [pc, #100]	@ (800c188 <FATFS_LinkDriverEx+0x94>)
 800c124:	7a5b      	ldrb	r3, [r3, #9]
 800c126:	b2db      	uxtb	r3, r3
 800c128:	4a17      	ldr	r2, [pc, #92]	@ (800c188 <FATFS_LinkDriverEx+0x94>)
 800c12a:	009b      	lsls	r3, r3, #2
 800c12c:	4413      	add	r3, r2
 800c12e:	68fa      	ldr	r2, [r7, #12]
 800c130:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c132:	4b15      	ldr	r3, [pc, #84]	@ (800c188 <FATFS_LinkDriverEx+0x94>)
 800c134:	7a5b      	ldrb	r3, [r3, #9]
 800c136:	b2db      	uxtb	r3, r3
 800c138:	461a      	mov	r2, r3
 800c13a:	4b13      	ldr	r3, [pc, #76]	@ (800c188 <FATFS_LinkDriverEx+0x94>)
 800c13c:	4413      	add	r3, r2
 800c13e:	79fa      	ldrb	r2, [r7, #7]
 800c140:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c142:	4b11      	ldr	r3, [pc, #68]	@ (800c188 <FATFS_LinkDriverEx+0x94>)
 800c144:	7a5b      	ldrb	r3, [r3, #9]
 800c146:	b2db      	uxtb	r3, r3
 800c148:	1c5a      	adds	r2, r3, #1
 800c14a:	b2d1      	uxtb	r1, r2
 800c14c:	4a0e      	ldr	r2, [pc, #56]	@ (800c188 <FATFS_LinkDriverEx+0x94>)
 800c14e:	7251      	strb	r1, [r2, #9]
 800c150:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c152:	7dbb      	ldrb	r3, [r7, #22]
 800c154:	3330      	adds	r3, #48	@ 0x30
 800c156:	b2da      	uxtb	r2, r3
 800c158:	68bb      	ldr	r3, [r7, #8]
 800c15a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c15c:	68bb      	ldr	r3, [r7, #8]
 800c15e:	3301      	adds	r3, #1
 800c160:	223a      	movs	r2, #58	@ 0x3a
 800c162:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	3302      	adds	r3, #2
 800c168:	222f      	movs	r2, #47	@ 0x2f
 800c16a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c16c:	68bb      	ldr	r3, [r7, #8]
 800c16e:	3303      	adds	r3, #3
 800c170:	2200      	movs	r2, #0
 800c172:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c174:	2300      	movs	r3, #0
 800c176:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c178:	7dfb      	ldrb	r3, [r7, #23]
}
 800c17a:	4618      	mov	r0, r3
 800c17c:	371c      	adds	r7, #28
 800c17e:	46bd      	mov	sp, r7
 800c180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c184:	4770      	bx	lr
 800c186:	bf00      	nop
 800c188:	20004c88 	.word	0x20004c88

0800c18c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b082      	sub	sp, #8
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]
 800c194:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c196:	2200      	movs	r2, #0
 800c198:	6839      	ldr	r1, [r7, #0]
 800c19a:	6878      	ldr	r0, [r7, #4]
 800c19c:	f7ff ffaa 	bl	800c0f4 <FATFS_LinkDriverEx>
 800c1a0:	4603      	mov	r3, r0
}
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	3708      	adds	r7, #8
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	bd80      	pop	{r7, pc}
	...

0800c1ac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	4912      	ldr	r1, [pc, #72]	@ (800c1fc <MX_USB_DEVICE_Init+0x50>)
 800c1b4:	4812      	ldr	r0, [pc, #72]	@ (800c200 <MX_USB_DEVICE_Init+0x54>)
 800c1b6:	f7fe fc9b 	bl	800aaf0 <USBD_Init>
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d001      	beq.n	800c1c4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c1c0:	f7f5 fa0e 	bl	80015e0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c1c4:	490f      	ldr	r1, [pc, #60]	@ (800c204 <MX_USB_DEVICE_Init+0x58>)
 800c1c6:	480e      	ldr	r0, [pc, #56]	@ (800c200 <MX_USB_DEVICE_Init+0x54>)
 800c1c8:	f7fe fcc2 	bl	800ab50 <USBD_RegisterClass>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d001      	beq.n	800c1d6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c1d2:	f7f5 fa05 	bl	80015e0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c1d6:	490c      	ldr	r1, [pc, #48]	@ (800c208 <MX_USB_DEVICE_Init+0x5c>)
 800c1d8:	4809      	ldr	r0, [pc, #36]	@ (800c200 <MX_USB_DEVICE_Init+0x54>)
 800c1da:	f7fe fbb9 	bl	800a950 <USBD_CDC_RegisterInterface>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d001      	beq.n	800c1e8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c1e4:	f7f5 f9fc 	bl	80015e0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c1e8:	4805      	ldr	r0, [pc, #20]	@ (800c200 <MX_USB_DEVICE_Init+0x54>)
 800c1ea:	f7fe fce7 	bl	800abbc <USBD_Start>
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d001      	beq.n	800c1f8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c1f4:	f7f5 f9f4 	bl	80015e0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c1f8:	bf00      	nop
 800c1fa:	bd80      	pop	{r7, pc}
 800c1fc:	200000c8 	.word	0x200000c8
 800c200:	20004c94 	.word	0x20004c94
 800c204:	20000034 	.word	0x20000034
 800c208:	200000b4 	.word	0x200000b4

0800c20c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c210:	2200      	movs	r2, #0
 800c212:	4905      	ldr	r1, [pc, #20]	@ (800c228 <CDC_Init_FS+0x1c>)
 800c214:	4805      	ldr	r0, [pc, #20]	@ (800c22c <CDC_Init_FS+0x20>)
 800c216:	f7fe fbb5 	bl	800a984 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c21a:	4905      	ldr	r1, [pc, #20]	@ (800c230 <CDC_Init_FS+0x24>)
 800c21c:	4803      	ldr	r0, [pc, #12]	@ (800c22c <CDC_Init_FS+0x20>)
 800c21e:	f7fe fbd3 	bl	800a9c8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c222:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c224:	4618      	mov	r0, r3
 800c226:	bd80      	pop	{r7, pc}
 800c228:	20005770 	.word	0x20005770
 800c22c:	20004c94 	.word	0x20004c94
 800c230:	20004f70 	.word	0x20004f70

0800c234 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c234:	b480      	push	{r7}
 800c236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c238:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c23a:	4618      	mov	r0, r3
 800c23c:	46bd      	mov	sp, r7
 800c23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c242:	4770      	bx	lr

0800c244 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c244:	b480      	push	{r7}
 800c246:	b083      	sub	sp, #12
 800c248:	af00      	add	r7, sp, #0
 800c24a:	4603      	mov	r3, r0
 800c24c:	6039      	str	r1, [r7, #0]
 800c24e:	71fb      	strb	r3, [r7, #7]
 800c250:	4613      	mov	r3, r2
 800c252:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c254:	79fb      	ldrb	r3, [r7, #7]
 800c256:	2b23      	cmp	r3, #35	@ 0x23
 800c258:	d84a      	bhi.n	800c2f0 <CDC_Control_FS+0xac>
 800c25a:	a201      	add	r2, pc, #4	@ (adr r2, 800c260 <CDC_Control_FS+0x1c>)
 800c25c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c260:	0800c2f1 	.word	0x0800c2f1
 800c264:	0800c2f1 	.word	0x0800c2f1
 800c268:	0800c2f1 	.word	0x0800c2f1
 800c26c:	0800c2f1 	.word	0x0800c2f1
 800c270:	0800c2f1 	.word	0x0800c2f1
 800c274:	0800c2f1 	.word	0x0800c2f1
 800c278:	0800c2f1 	.word	0x0800c2f1
 800c27c:	0800c2f1 	.word	0x0800c2f1
 800c280:	0800c2f1 	.word	0x0800c2f1
 800c284:	0800c2f1 	.word	0x0800c2f1
 800c288:	0800c2f1 	.word	0x0800c2f1
 800c28c:	0800c2f1 	.word	0x0800c2f1
 800c290:	0800c2f1 	.word	0x0800c2f1
 800c294:	0800c2f1 	.word	0x0800c2f1
 800c298:	0800c2f1 	.word	0x0800c2f1
 800c29c:	0800c2f1 	.word	0x0800c2f1
 800c2a0:	0800c2f1 	.word	0x0800c2f1
 800c2a4:	0800c2f1 	.word	0x0800c2f1
 800c2a8:	0800c2f1 	.word	0x0800c2f1
 800c2ac:	0800c2f1 	.word	0x0800c2f1
 800c2b0:	0800c2f1 	.word	0x0800c2f1
 800c2b4:	0800c2f1 	.word	0x0800c2f1
 800c2b8:	0800c2f1 	.word	0x0800c2f1
 800c2bc:	0800c2f1 	.word	0x0800c2f1
 800c2c0:	0800c2f1 	.word	0x0800c2f1
 800c2c4:	0800c2f1 	.word	0x0800c2f1
 800c2c8:	0800c2f1 	.word	0x0800c2f1
 800c2cc:	0800c2f1 	.word	0x0800c2f1
 800c2d0:	0800c2f1 	.word	0x0800c2f1
 800c2d4:	0800c2f1 	.word	0x0800c2f1
 800c2d8:	0800c2f1 	.word	0x0800c2f1
 800c2dc:	0800c2f1 	.word	0x0800c2f1
 800c2e0:	0800c2f1 	.word	0x0800c2f1
 800c2e4:	0800c2f1 	.word	0x0800c2f1
 800c2e8:	0800c2f1 	.word	0x0800c2f1
 800c2ec:	0800c2f1 	.word	0x0800c2f1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c2f0:	bf00      	nop
  }

  return (USBD_OK);
 800c2f2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	370c      	adds	r7, #12
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fe:	4770      	bx	lr

0800c300 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b082      	sub	sp, #8
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
 800c308:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c30a:	6879      	ldr	r1, [r7, #4]
 800c30c:	4805      	ldr	r0, [pc, #20]	@ (800c324 <CDC_Receive_FS+0x24>)
 800c30e:	f7fe fb5b 	bl	800a9c8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c312:	4804      	ldr	r0, [pc, #16]	@ (800c324 <CDC_Receive_FS+0x24>)
 800c314:	f7fe fbb6 	bl	800aa84 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c318:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c31a:	4618      	mov	r0, r3
 800c31c:	3708      	adds	r7, #8
 800c31e:	46bd      	mov	sp, r7
 800c320:	bd80      	pop	{r7, pc}
 800c322:	bf00      	nop
 800c324:	20004c94 	.word	0x20004c94

0800c328 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c328:	b580      	push	{r7, lr}
 800c32a:	b084      	sub	sp, #16
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	6078      	str	r0, [r7, #4]
 800c330:	460b      	mov	r3, r1
 800c332:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c334:	2300      	movs	r3, #0
 800c336:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c338:	4b0d      	ldr	r3, [pc, #52]	@ (800c370 <CDC_Transmit_FS+0x48>)
 800c33a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c33e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c340:	68bb      	ldr	r3, [r7, #8]
 800c342:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c346:	2b00      	cmp	r3, #0
 800c348:	d001      	beq.n	800c34e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c34a:	2301      	movs	r3, #1
 800c34c:	e00b      	b.n	800c366 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c34e:	887b      	ldrh	r3, [r7, #2]
 800c350:	461a      	mov	r2, r3
 800c352:	6879      	ldr	r1, [r7, #4]
 800c354:	4806      	ldr	r0, [pc, #24]	@ (800c370 <CDC_Transmit_FS+0x48>)
 800c356:	f7fe fb15 	bl	800a984 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c35a:	4805      	ldr	r0, [pc, #20]	@ (800c370 <CDC_Transmit_FS+0x48>)
 800c35c:	f7fe fb52 	bl	800aa04 <USBD_CDC_TransmitPacket>
 800c360:	4603      	mov	r3, r0
 800c362:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c364:	7bfb      	ldrb	r3, [r7, #15]
}
 800c366:	4618      	mov	r0, r3
 800c368:	3710      	adds	r7, #16
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}
 800c36e:	bf00      	nop
 800c370:	20004c94 	.word	0x20004c94

0800c374 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c374:	b480      	push	{r7}
 800c376:	b087      	sub	sp, #28
 800c378:	af00      	add	r7, sp, #0
 800c37a:	60f8      	str	r0, [r7, #12]
 800c37c:	60b9      	str	r1, [r7, #8]
 800c37e:	4613      	mov	r3, r2
 800c380:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c382:	2300      	movs	r3, #0
 800c384:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c386:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c38a:	4618      	mov	r0, r3
 800c38c:	371c      	adds	r7, #28
 800c38e:	46bd      	mov	sp, r7
 800c390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c394:	4770      	bx	lr
	...

0800c398 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c398:	b480      	push	{r7}
 800c39a:	b083      	sub	sp, #12
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	4603      	mov	r3, r0
 800c3a0:	6039      	str	r1, [r7, #0]
 800c3a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	2212      	movs	r2, #18
 800c3a8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c3aa:	4b03      	ldr	r3, [pc, #12]	@ (800c3b8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	370c      	adds	r7, #12
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b6:	4770      	bx	lr
 800c3b8:	200000e4 	.word	0x200000e4

0800c3bc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3bc:	b480      	push	{r7}
 800c3be:	b083      	sub	sp, #12
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	6039      	str	r1, [r7, #0]
 800c3c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	2204      	movs	r2, #4
 800c3cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c3ce:	4b03      	ldr	r3, [pc, #12]	@ (800c3dc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	370c      	adds	r7, #12
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3da:	4770      	bx	lr
 800c3dc:	200000f8 	.word	0x200000f8

0800c3e0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b082      	sub	sp, #8
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	4603      	mov	r3, r0
 800c3e8:	6039      	str	r1, [r7, #0]
 800c3ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c3ec:	79fb      	ldrb	r3, [r7, #7]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d105      	bne.n	800c3fe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c3f2:	683a      	ldr	r2, [r7, #0]
 800c3f4:	4907      	ldr	r1, [pc, #28]	@ (800c414 <USBD_FS_ProductStrDescriptor+0x34>)
 800c3f6:	4808      	ldr	r0, [pc, #32]	@ (800c418 <USBD_FS_ProductStrDescriptor+0x38>)
 800c3f8:	f7ff fd90 	bl	800bf1c <USBD_GetString>
 800c3fc:	e004      	b.n	800c408 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c3fe:	683a      	ldr	r2, [r7, #0]
 800c400:	4904      	ldr	r1, [pc, #16]	@ (800c414 <USBD_FS_ProductStrDescriptor+0x34>)
 800c402:	4805      	ldr	r0, [pc, #20]	@ (800c418 <USBD_FS_ProductStrDescriptor+0x38>)
 800c404:	f7ff fd8a 	bl	800bf1c <USBD_GetString>
  }
  return USBD_StrDesc;
 800c408:	4b02      	ldr	r3, [pc, #8]	@ (800c414 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c40a:	4618      	mov	r0, r3
 800c40c:	3708      	adds	r7, #8
 800c40e:	46bd      	mov	sp, r7
 800c410:	bd80      	pop	{r7, pc}
 800c412:	bf00      	nop
 800c414:	20005f70 	.word	0x20005f70
 800c418:	08015220 	.word	0x08015220

0800c41c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b082      	sub	sp, #8
 800c420:	af00      	add	r7, sp, #0
 800c422:	4603      	mov	r3, r0
 800c424:	6039      	str	r1, [r7, #0]
 800c426:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c428:	683a      	ldr	r2, [r7, #0]
 800c42a:	4904      	ldr	r1, [pc, #16]	@ (800c43c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c42c:	4804      	ldr	r0, [pc, #16]	@ (800c440 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c42e:	f7ff fd75 	bl	800bf1c <USBD_GetString>
  return USBD_StrDesc;
 800c432:	4b02      	ldr	r3, [pc, #8]	@ (800c43c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c434:	4618      	mov	r0, r3
 800c436:	3708      	adds	r7, #8
 800c438:	46bd      	mov	sp, r7
 800c43a:	bd80      	pop	{r7, pc}
 800c43c:	20005f70 	.word	0x20005f70
 800c440:	08015238 	.word	0x08015238

0800c444 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b082      	sub	sp, #8
 800c448:	af00      	add	r7, sp, #0
 800c44a:	4603      	mov	r3, r0
 800c44c:	6039      	str	r1, [r7, #0]
 800c44e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	221a      	movs	r2, #26
 800c454:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c456:	f000 f843 	bl	800c4e0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c45a:	4b02      	ldr	r3, [pc, #8]	@ (800c464 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c45c:	4618      	mov	r0, r3
 800c45e:	3708      	adds	r7, #8
 800c460:	46bd      	mov	sp, r7
 800c462:	bd80      	pop	{r7, pc}
 800c464:	200000fc 	.word	0x200000fc

0800c468 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c468:	b580      	push	{r7, lr}
 800c46a:	b082      	sub	sp, #8
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	4603      	mov	r3, r0
 800c470:	6039      	str	r1, [r7, #0]
 800c472:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c474:	79fb      	ldrb	r3, [r7, #7]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d105      	bne.n	800c486 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c47a:	683a      	ldr	r2, [r7, #0]
 800c47c:	4907      	ldr	r1, [pc, #28]	@ (800c49c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c47e:	4808      	ldr	r0, [pc, #32]	@ (800c4a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c480:	f7ff fd4c 	bl	800bf1c <USBD_GetString>
 800c484:	e004      	b.n	800c490 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c486:	683a      	ldr	r2, [r7, #0]
 800c488:	4904      	ldr	r1, [pc, #16]	@ (800c49c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c48a:	4805      	ldr	r0, [pc, #20]	@ (800c4a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c48c:	f7ff fd46 	bl	800bf1c <USBD_GetString>
  }
  return USBD_StrDesc;
 800c490:	4b02      	ldr	r3, [pc, #8]	@ (800c49c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c492:	4618      	mov	r0, r3
 800c494:	3708      	adds	r7, #8
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}
 800c49a:	bf00      	nop
 800c49c:	20005f70 	.word	0x20005f70
 800c4a0:	0801524c 	.word	0x0801524c

0800c4a4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b082      	sub	sp, #8
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	6039      	str	r1, [r7, #0]
 800c4ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c4b0:	79fb      	ldrb	r3, [r7, #7]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d105      	bne.n	800c4c2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c4b6:	683a      	ldr	r2, [r7, #0]
 800c4b8:	4907      	ldr	r1, [pc, #28]	@ (800c4d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c4ba:	4808      	ldr	r0, [pc, #32]	@ (800c4dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c4bc:	f7ff fd2e 	bl	800bf1c <USBD_GetString>
 800c4c0:	e004      	b.n	800c4cc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c4c2:	683a      	ldr	r2, [r7, #0]
 800c4c4:	4904      	ldr	r1, [pc, #16]	@ (800c4d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c4c6:	4805      	ldr	r0, [pc, #20]	@ (800c4dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c4c8:	f7ff fd28 	bl	800bf1c <USBD_GetString>
  }
  return USBD_StrDesc;
 800c4cc:	4b02      	ldr	r3, [pc, #8]	@ (800c4d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	3708      	adds	r7, #8
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	bd80      	pop	{r7, pc}
 800c4d6:	bf00      	nop
 800c4d8:	20005f70 	.word	0x20005f70
 800c4dc:	08015258 	.word	0x08015258

0800c4e0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b084      	sub	sp, #16
 800c4e4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c4e6:	4b0f      	ldr	r3, [pc, #60]	@ (800c524 <Get_SerialNum+0x44>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c4ec:	4b0e      	ldr	r3, [pc, #56]	@ (800c528 <Get_SerialNum+0x48>)
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c4f2:	4b0e      	ldr	r3, [pc, #56]	@ (800c52c <Get_SerialNum+0x4c>)
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c4f8:	68fa      	ldr	r2, [r7, #12]
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	4413      	add	r3, r2
 800c4fe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d009      	beq.n	800c51a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c506:	2208      	movs	r2, #8
 800c508:	4909      	ldr	r1, [pc, #36]	@ (800c530 <Get_SerialNum+0x50>)
 800c50a:	68f8      	ldr	r0, [r7, #12]
 800c50c:	f000 f814 	bl	800c538 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c510:	2204      	movs	r2, #4
 800c512:	4908      	ldr	r1, [pc, #32]	@ (800c534 <Get_SerialNum+0x54>)
 800c514:	68b8      	ldr	r0, [r7, #8]
 800c516:	f000 f80f 	bl	800c538 <IntToUnicode>
  }
}
 800c51a:	bf00      	nop
 800c51c:	3710      	adds	r7, #16
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}
 800c522:	bf00      	nop
 800c524:	1fff7a10 	.word	0x1fff7a10
 800c528:	1fff7a14 	.word	0x1fff7a14
 800c52c:	1fff7a18 	.word	0x1fff7a18
 800c530:	200000fe 	.word	0x200000fe
 800c534:	2000010e 	.word	0x2000010e

0800c538 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c538:	b480      	push	{r7}
 800c53a:	b087      	sub	sp, #28
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	60f8      	str	r0, [r7, #12]
 800c540:	60b9      	str	r1, [r7, #8]
 800c542:	4613      	mov	r3, r2
 800c544:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c546:	2300      	movs	r3, #0
 800c548:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c54a:	2300      	movs	r3, #0
 800c54c:	75fb      	strb	r3, [r7, #23]
 800c54e:	e027      	b.n	800c5a0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	0f1b      	lsrs	r3, r3, #28
 800c554:	2b09      	cmp	r3, #9
 800c556:	d80b      	bhi.n	800c570 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	0f1b      	lsrs	r3, r3, #28
 800c55c:	b2da      	uxtb	r2, r3
 800c55e:	7dfb      	ldrb	r3, [r7, #23]
 800c560:	005b      	lsls	r3, r3, #1
 800c562:	4619      	mov	r1, r3
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	440b      	add	r3, r1
 800c568:	3230      	adds	r2, #48	@ 0x30
 800c56a:	b2d2      	uxtb	r2, r2
 800c56c:	701a      	strb	r2, [r3, #0]
 800c56e:	e00a      	b.n	800c586 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	0f1b      	lsrs	r3, r3, #28
 800c574:	b2da      	uxtb	r2, r3
 800c576:	7dfb      	ldrb	r3, [r7, #23]
 800c578:	005b      	lsls	r3, r3, #1
 800c57a:	4619      	mov	r1, r3
 800c57c:	68bb      	ldr	r3, [r7, #8]
 800c57e:	440b      	add	r3, r1
 800c580:	3237      	adds	r2, #55	@ 0x37
 800c582:	b2d2      	uxtb	r2, r2
 800c584:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	011b      	lsls	r3, r3, #4
 800c58a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c58c:	7dfb      	ldrb	r3, [r7, #23]
 800c58e:	005b      	lsls	r3, r3, #1
 800c590:	3301      	adds	r3, #1
 800c592:	68ba      	ldr	r2, [r7, #8]
 800c594:	4413      	add	r3, r2
 800c596:	2200      	movs	r2, #0
 800c598:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c59a:	7dfb      	ldrb	r3, [r7, #23]
 800c59c:	3301      	adds	r3, #1
 800c59e:	75fb      	strb	r3, [r7, #23]
 800c5a0:	7dfa      	ldrb	r2, [r7, #23]
 800c5a2:	79fb      	ldrb	r3, [r7, #7]
 800c5a4:	429a      	cmp	r2, r3
 800c5a6:	d3d3      	bcc.n	800c550 <IntToUnicode+0x18>
  }
}
 800c5a8:	bf00      	nop
 800c5aa:	bf00      	nop
 800c5ac:	371c      	adds	r7, #28
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b4:	4770      	bx	lr
	...

0800c5b8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b08a      	sub	sp, #40	@ 0x28
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c5c0:	f107 0314 	add.w	r3, r7, #20
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	601a      	str	r2, [r3, #0]
 800c5c8:	605a      	str	r2, [r3, #4]
 800c5ca:	609a      	str	r2, [r3, #8]
 800c5cc:	60da      	str	r2, [r3, #12]
 800c5ce:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c5d8:	d13a      	bne.n	800c650 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c5da:	2300      	movs	r3, #0
 800c5dc:	613b      	str	r3, [r7, #16]
 800c5de:	4b1e      	ldr	r3, [pc, #120]	@ (800c658 <HAL_PCD_MspInit+0xa0>)
 800c5e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5e2:	4a1d      	ldr	r2, [pc, #116]	@ (800c658 <HAL_PCD_MspInit+0xa0>)
 800c5e4:	f043 0301 	orr.w	r3, r3, #1
 800c5e8:	6313      	str	r3, [r2, #48]	@ 0x30
 800c5ea:	4b1b      	ldr	r3, [pc, #108]	@ (800c658 <HAL_PCD_MspInit+0xa0>)
 800c5ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5ee:	f003 0301 	and.w	r3, r3, #1
 800c5f2:	613b      	str	r3, [r7, #16]
 800c5f4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c5f6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c5fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c5fc:	2302      	movs	r3, #2
 800c5fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c600:	2300      	movs	r3, #0
 800c602:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c604:	2303      	movs	r3, #3
 800c606:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c608:	230a      	movs	r3, #10
 800c60a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c60c:	f107 0314 	add.w	r3, r7, #20
 800c610:	4619      	mov	r1, r3
 800c612:	4812      	ldr	r0, [pc, #72]	@ (800c65c <HAL_PCD_MspInit+0xa4>)
 800c614:	f7f6 fc08 	bl	8002e28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c618:	4b0f      	ldr	r3, [pc, #60]	@ (800c658 <HAL_PCD_MspInit+0xa0>)
 800c61a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c61c:	4a0e      	ldr	r2, [pc, #56]	@ (800c658 <HAL_PCD_MspInit+0xa0>)
 800c61e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c622:	6353      	str	r3, [r2, #52]	@ 0x34
 800c624:	2300      	movs	r3, #0
 800c626:	60fb      	str	r3, [r7, #12]
 800c628:	4b0b      	ldr	r3, [pc, #44]	@ (800c658 <HAL_PCD_MspInit+0xa0>)
 800c62a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c62c:	4a0a      	ldr	r2, [pc, #40]	@ (800c658 <HAL_PCD_MspInit+0xa0>)
 800c62e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c632:	6453      	str	r3, [r2, #68]	@ 0x44
 800c634:	4b08      	ldr	r3, [pc, #32]	@ (800c658 <HAL_PCD_MspInit+0xa0>)
 800c636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c638:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c63c:	60fb      	str	r3, [r7, #12]
 800c63e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c640:	2200      	movs	r2, #0
 800c642:	2100      	movs	r1, #0
 800c644:	2043      	movs	r0, #67	@ 0x43
 800c646:	f7f5 ff4e 	bl	80024e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c64a:	2043      	movs	r0, #67	@ 0x43
 800c64c:	f7f5 ff67 	bl	800251e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c650:	bf00      	nop
 800c652:	3728      	adds	r7, #40	@ 0x28
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}
 800c658:	40023800 	.word	0x40023800
 800c65c:	40020000 	.word	0x40020000

0800c660 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b082      	sub	sp, #8
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c674:	4619      	mov	r1, r3
 800c676:	4610      	mov	r0, r2
 800c678:	f7fe faed 	bl	800ac56 <USBD_LL_SetupStage>
}
 800c67c:	bf00      	nop
 800c67e:	3708      	adds	r7, #8
 800c680:	46bd      	mov	sp, r7
 800c682:	bd80      	pop	{r7, pc}

0800c684 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c684:	b580      	push	{r7, lr}
 800c686:	b082      	sub	sp, #8
 800c688:	af00      	add	r7, sp, #0
 800c68a:	6078      	str	r0, [r7, #4]
 800c68c:	460b      	mov	r3, r1
 800c68e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c696:	78fa      	ldrb	r2, [r7, #3]
 800c698:	6879      	ldr	r1, [r7, #4]
 800c69a:	4613      	mov	r3, r2
 800c69c:	00db      	lsls	r3, r3, #3
 800c69e:	4413      	add	r3, r2
 800c6a0:	009b      	lsls	r3, r3, #2
 800c6a2:	440b      	add	r3, r1
 800c6a4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c6a8:	681a      	ldr	r2, [r3, #0]
 800c6aa:	78fb      	ldrb	r3, [r7, #3]
 800c6ac:	4619      	mov	r1, r3
 800c6ae:	f7fe fb27 	bl	800ad00 <USBD_LL_DataOutStage>
}
 800c6b2:	bf00      	nop
 800c6b4:	3708      	adds	r7, #8
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	bd80      	pop	{r7, pc}

0800c6ba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6ba:	b580      	push	{r7, lr}
 800c6bc:	b082      	sub	sp, #8
 800c6be:	af00      	add	r7, sp, #0
 800c6c0:	6078      	str	r0, [r7, #4]
 800c6c2:	460b      	mov	r3, r1
 800c6c4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c6cc:	78fa      	ldrb	r2, [r7, #3]
 800c6ce:	6879      	ldr	r1, [r7, #4]
 800c6d0:	4613      	mov	r3, r2
 800c6d2:	00db      	lsls	r3, r3, #3
 800c6d4:	4413      	add	r3, r2
 800c6d6:	009b      	lsls	r3, r3, #2
 800c6d8:	440b      	add	r3, r1
 800c6da:	3320      	adds	r3, #32
 800c6dc:	681a      	ldr	r2, [r3, #0]
 800c6de:	78fb      	ldrb	r3, [r7, #3]
 800c6e0:	4619      	mov	r1, r3
 800c6e2:	f7fe fbc0 	bl	800ae66 <USBD_LL_DataInStage>
}
 800c6e6:	bf00      	nop
 800c6e8:	3708      	adds	r7, #8
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	bd80      	pop	{r7, pc}

0800c6ee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6ee:	b580      	push	{r7, lr}
 800c6f0:	b082      	sub	sp, #8
 800c6f2:	af00      	add	r7, sp, #0
 800c6f4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	f7fe fcfa 	bl	800b0f6 <USBD_LL_SOF>
}
 800c702:	bf00      	nop
 800c704:	3708      	adds	r7, #8
 800c706:	46bd      	mov	sp, r7
 800c708:	bd80      	pop	{r7, pc}

0800c70a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c70a:	b580      	push	{r7, lr}
 800c70c:	b084      	sub	sp, #16
 800c70e:	af00      	add	r7, sp, #0
 800c710:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c712:	2301      	movs	r3, #1
 800c714:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	79db      	ldrb	r3, [r3, #7]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d102      	bne.n	800c724 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c71e:	2300      	movs	r3, #0
 800c720:	73fb      	strb	r3, [r7, #15]
 800c722:	e008      	b.n	800c736 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	79db      	ldrb	r3, [r3, #7]
 800c728:	2b02      	cmp	r3, #2
 800c72a:	d102      	bne.n	800c732 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c72c:	2301      	movs	r3, #1
 800c72e:	73fb      	strb	r3, [r7, #15]
 800c730:	e001      	b.n	800c736 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c732:	f7f4 ff55 	bl	80015e0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c73c:	7bfa      	ldrb	r2, [r7, #15]
 800c73e:	4611      	mov	r1, r2
 800c740:	4618      	mov	r0, r3
 800c742:	f7fe fc94 	bl	800b06e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c74c:	4618      	mov	r0, r3
 800c74e:	f7fe fc3c 	bl	800afca <USBD_LL_Reset>
}
 800c752:	bf00      	nop
 800c754:	3710      	adds	r7, #16
 800c756:	46bd      	mov	sp, r7
 800c758:	bd80      	pop	{r7, pc}
	...

0800c75c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b082      	sub	sp, #8
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c76a:	4618      	mov	r0, r3
 800c76c:	f7fe fc8f 	bl	800b08e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	687a      	ldr	r2, [r7, #4]
 800c77c:	6812      	ldr	r2, [r2, #0]
 800c77e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c782:	f043 0301 	orr.w	r3, r3, #1
 800c786:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	7adb      	ldrb	r3, [r3, #11]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d005      	beq.n	800c79c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c790:	4b04      	ldr	r3, [pc, #16]	@ (800c7a4 <HAL_PCD_SuspendCallback+0x48>)
 800c792:	691b      	ldr	r3, [r3, #16]
 800c794:	4a03      	ldr	r2, [pc, #12]	@ (800c7a4 <HAL_PCD_SuspendCallback+0x48>)
 800c796:	f043 0306 	orr.w	r3, r3, #6
 800c79a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c79c:	bf00      	nop
 800c79e:	3708      	adds	r7, #8
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	bd80      	pop	{r7, pc}
 800c7a4:	e000ed00 	.word	0xe000ed00

0800c7a8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b082      	sub	sp, #8
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7fe fc85 	bl	800b0c6 <USBD_LL_Resume>
}
 800c7bc:	bf00      	nop
 800c7be:	3708      	adds	r7, #8
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	bd80      	pop	{r7, pc}

0800c7c4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	b082      	sub	sp, #8
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
 800c7cc:	460b      	mov	r3, r1
 800c7ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c7d6:	78fa      	ldrb	r2, [r7, #3]
 800c7d8:	4611      	mov	r1, r2
 800c7da:	4618      	mov	r0, r3
 800c7dc:	f7fe fcdd 	bl	800b19a <USBD_LL_IsoOUTIncomplete>
}
 800c7e0:	bf00      	nop
 800c7e2:	3708      	adds	r7, #8
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	bd80      	pop	{r7, pc}

0800c7e8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b082      	sub	sp, #8
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
 800c7f0:	460b      	mov	r3, r1
 800c7f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c7fa:	78fa      	ldrb	r2, [r7, #3]
 800c7fc:	4611      	mov	r1, r2
 800c7fe:	4618      	mov	r0, r3
 800c800:	f7fe fc99 	bl	800b136 <USBD_LL_IsoINIncomplete>
}
 800c804:	bf00      	nop
 800c806:	3708      	adds	r7, #8
 800c808:	46bd      	mov	sp, r7
 800c80a:	bd80      	pop	{r7, pc}

0800c80c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b082      	sub	sp, #8
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c81a:	4618      	mov	r0, r3
 800c81c:	f7fe fcef 	bl	800b1fe <USBD_LL_DevConnected>
}
 800c820:	bf00      	nop
 800c822:	3708      	adds	r7, #8
 800c824:	46bd      	mov	sp, r7
 800c826:	bd80      	pop	{r7, pc}

0800c828 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b082      	sub	sp, #8
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c836:	4618      	mov	r0, r3
 800c838:	f7fe fcec 	bl	800b214 <USBD_LL_DevDisconnected>
}
 800c83c:	bf00      	nop
 800c83e:	3708      	adds	r7, #8
 800c840:	46bd      	mov	sp, r7
 800c842:	bd80      	pop	{r7, pc}

0800c844 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b082      	sub	sp, #8
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	781b      	ldrb	r3, [r3, #0]
 800c850:	2b00      	cmp	r3, #0
 800c852:	d13c      	bne.n	800c8ce <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c854:	4a20      	ldr	r2, [pc, #128]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	4a1e      	ldr	r2, [pc, #120]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c860:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c864:	4b1c      	ldr	r3, [pc, #112]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c866:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c86a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c86c:	4b1a      	ldr	r3, [pc, #104]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c86e:	2204      	movs	r2, #4
 800c870:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c872:	4b19      	ldr	r3, [pc, #100]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c874:	2202      	movs	r2, #2
 800c876:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c878:	4b17      	ldr	r3, [pc, #92]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c87a:	2200      	movs	r2, #0
 800c87c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c87e:	4b16      	ldr	r3, [pc, #88]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c880:	2202      	movs	r2, #2
 800c882:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c884:	4b14      	ldr	r3, [pc, #80]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c886:	2200      	movs	r2, #0
 800c888:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c88a:	4b13      	ldr	r3, [pc, #76]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c88c:	2200      	movs	r2, #0
 800c88e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c890:	4b11      	ldr	r3, [pc, #68]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c892:	2200      	movs	r2, #0
 800c894:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c896:	4b10      	ldr	r3, [pc, #64]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c898:	2200      	movs	r2, #0
 800c89a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c89c:	4b0e      	ldr	r3, [pc, #56]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c89e:	2200      	movs	r2, #0
 800c8a0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c8a2:	480d      	ldr	r0, [pc, #52]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c8a4:	f7f8 f9af 	bl	8004c06 <HAL_PCD_Init>
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d001      	beq.n	800c8b2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c8ae:	f7f4 fe97 	bl	80015e0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c8b2:	2180      	movs	r1, #128	@ 0x80
 800c8b4:	4808      	ldr	r0, [pc, #32]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c8b6:	f7f9 fbdc 	bl	8006072 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c8ba:	2240      	movs	r2, #64	@ 0x40
 800c8bc:	2100      	movs	r1, #0
 800c8be:	4806      	ldr	r0, [pc, #24]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c8c0:	f7f9 fb90 	bl	8005fe4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c8c4:	2280      	movs	r2, #128	@ 0x80
 800c8c6:	2101      	movs	r1, #1
 800c8c8:	4803      	ldr	r0, [pc, #12]	@ (800c8d8 <USBD_LL_Init+0x94>)
 800c8ca:	f7f9 fb8b 	bl	8005fe4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c8ce:	2300      	movs	r3, #0
}
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	3708      	adds	r7, #8
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	bd80      	pop	{r7, pc}
 800c8d8:	20006170 	.word	0x20006170

0800c8dc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b084      	sub	sp, #16
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	f7f8 fa96 	bl	8004e24 <HAL_PCD_Start>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8fc:	7bfb      	ldrb	r3, [r7, #15]
 800c8fe:	4618      	mov	r0, r3
 800c900:	f000 f942 	bl	800cb88 <USBD_Get_USB_Status>
 800c904:	4603      	mov	r3, r0
 800c906:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c908:	7bbb      	ldrb	r3, [r7, #14]
}
 800c90a:	4618      	mov	r0, r3
 800c90c:	3710      	adds	r7, #16
 800c90e:	46bd      	mov	sp, r7
 800c910:	bd80      	pop	{r7, pc}

0800c912 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c912:	b580      	push	{r7, lr}
 800c914:	b084      	sub	sp, #16
 800c916:	af00      	add	r7, sp, #0
 800c918:	6078      	str	r0, [r7, #4]
 800c91a:	4608      	mov	r0, r1
 800c91c:	4611      	mov	r1, r2
 800c91e:	461a      	mov	r2, r3
 800c920:	4603      	mov	r3, r0
 800c922:	70fb      	strb	r3, [r7, #3]
 800c924:	460b      	mov	r3, r1
 800c926:	70bb      	strb	r3, [r7, #2]
 800c928:	4613      	mov	r3, r2
 800c92a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c92c:	2300      	movs	r3, #0
 800c92e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c930:	2300      	movs	r3, #0
 800c932:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c93a:	78bb      	ldrb	r3, [r7, #2]
 800c93c:	883a      	ldrh	r2, [r7, #0]
 800c93e:	78f9      	ldrb	r1, [r7, #3]
 800c940:	f7f8 ff6a 	bl	8005818 <HAL_PCD_EP_Open>
 800c944:	4603      	mov	r3, r0
 800c946:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c948:	7bfb      	ldrb	r3, [r7, #15]
 800c94a:	4618      	mov	r0, r3
 800c94c:	f000 f91c 	bl	800cb88 <USBD_Get_USB_Status>
 800c950:	4603      	mov	r3, r0
 800c952:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c954:	7bbb      	ldrb	r3, [r7, #14]
}
 800c956:	4618      	mov	r0, r3
 800c958:	3710      	adds	r7, #16
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd80      	pop	{r7, pc}

0800c95e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c95e:	b580      	push	{r7, lr}
 800c960:	b084      	sub	sp, #16
 800c962:	af00      	add	r7, sp, #0
 800c964:	6078      	str	r0, [r7, #4]
 800c966:	460b      	mov	r3, r1
 800c968:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c96a:	2300      	movs	r3, #0
 800c96c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c96e:	2300      	movs	r3, #0
 800c970:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c978:	78fa      	ldrb	r2, [r7, #3]
 800c97a:	4611      	mov	r1, r2
 800c97c:	4618      	mov	r0, r3
 800c97e:	f7f8 ffb5 	bl	80058ec <HAL_PCD_EP_Close>
 800c982:	4603      	mov	r3, r0
 800c984:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c986:	7bfb      	ldrb	r3, [r7, #15]
 800c988:	4618      	mov	r0, r3
 800c98a:	f000 f8fd 	bl	800cb88 <USBD_Get_USB_Status>
 800c98e:	4603      	mov	r3, r0
 800c990:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c992:	7bbb      	ldrb	r3, [r7, #14]
}
 800c994:	4618      	mov	r0, r3
 800c996:	3710      	adds	r7, #16
 800c998:	46bd      	mov	sp, r7
 800c99a:	bd80      	pop	{r7, pc}

0800c99c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b084      	sub	sp, #16
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
 800c9a4:	460b      	mov	r3, r1
 800c9a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c9b6:	78fa      	ldrb	r2, [r7, #3]
 800c9b8:	4611      	mov	r1, r2
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	f7f9 f86d 	bl	8005a9a <HAL_PCD_EP_SetStall>
 800c9c0:	4603      	mov	r3, r0
 800c9c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c9c4:	7bfb      	ldrb	r3, [r7, #15]
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	f000 f8de 	bl	800cb88 <USBD_Get_USB_Status>
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c9d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	3710      	adds	r7, #16
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	bd80      	pop	{r7, pc}

0800c9da <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c9da:	b580      	push	{r7, lr}
 800c9dc:	b084      	sub	sp, #16
 800c9de:	af00      	add	r7, sp, #0
 800c9e0:	6078      	str	r0, [r7, #4]
 800c9e2:	460b      	mov	r3, r1
 800c9e4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c9f4:	78fa      	ldrb	r2, [r7, #3]
 800c9f6:	4611      	mov	r1, r2
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	f7f9 f8b1 	bl	8005b60 <HAL_PCD_EP_ClrStall>
 800c9fe:	4603      	mov	r3, r0
 800ca00:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca02:	7bfb      	ldrb	r3, [r7, #15]
 800ca04:	4618      	mov	r0, r3
 800ca06:	f000 f8bf 	bl	800cb88 <USBD_Get_USB_Status>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ca0e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ca10:	4618      	mov	r0, r3
 800ca12:	3710      	adds	r7, #16
 800ca14:	46bd      	mov	sp, r7
 800ca16:	bd80      	pop	{r7, pc}

0800ca18 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca18:	b480      	push	{r7}
 800ca1a:	b085      	sub	sp, #20
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
 800ca20:	460b      	mov	r3, r1
 800ca22:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ca2a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ca2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	da0b      	bge.n	800ca4c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ca34:	78fb      	ldrb	r3, [r7, #3]
 800ca36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ca3a:	68f9      	ldr	r1, [r7, #12]
 800ca3c:	4613      	mov	r3, r2
 800ca3e:	00db      	lsls	r3, r3, #3
 800ca40:	4413      	add	r3, r2
 800ca42:	009b      	lsls	r3, r3, #2
 800ca44:	440b      	add	r3, r1
 800ca46:	3316      	adds	r3, #22
 800ca48:	781b      	ldrb	r3, [r3, #0]
 800ca4a:	e00b      	b.n	800ca64 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ca4c:	78fb      	ldrb	r3, [r7, #3]
 800ca4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ca52:	68f9      	ldr	r1, [r7, #12]
 800ca54:	4613      	mov	r3, r2
 800ca56:	00db      	lsls	r3, r3, #3
 800ca58:	4413      	add	r3, r2
 800ca5a:	009b      	lsls	r3, r3, #2
 800ca5c:	440b      	add	r3, r1
 800ca5e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ca62:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ca64:	4618      	mov	r0, r3
 800ca66:	3714      	adds	r7, #20
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6e:	4770      	bx	lr

0800ca70 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b084      	sub	sp, #16
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
 800ca78:	460b      	mov	r3, r1
 800ca7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca80:	2300      	movs	r3, #0
 800ca82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ca8a:	78fa      	ldrb	r2, [r7, #3]
 800ca8c:	4611      	mov	r1, r2
 800ca8e:	4618      	mov	r0, r3
 800ca90:	f7f8 fe9e 	bl	80057d0 <HAL_PCD_SetAddress>
 800ca94:	4603      	mov	r3, r0
 800ca96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca98:	7bfb      	ldrb	r3, [r7, #15]
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	f000 f874 	bl	800cb88 <USBD_Get_USB_Status>
 800caa0:	4603      	mov	r3, r0
 800caa2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800caa4:	7bbb      	ldrb	r3, [r7, #14]
}
 800caa6:	4618      	mov	r0, r3
 800caa8:	3710      	adds	r7, #16
 800caaa:	46bd      	mov	sp, r7
 800caac:	bd80      	pop	{r7, pc}

0800caae <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800caae:	b580      	push	{r7, lr}
 800cab0:	b086      	sub	sp, #24
 800cab2:	af00      	add	r7, sp, #0
 800cab4:	60f8      	str	r0, [r7, #12]
 800cab6:	607a      	str	r2, [r7, #4]
 800cab8:	603b      	str	r3, [r7, #0]
 800caba:	460b      	mov	r3, r1
 800cabc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cabe:	2300      	movs	r3, #0
 800cac0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cac2:	2300      	movs	r3, #0
 800cac4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cacc:	7af9      	ldrb	r1, [r7, #11]
 800cace:	683b      	ldr	r3, [r7, #0]
 800cad0:	687a      	ldr	r2, [r7, #4]
 800cad2:	f7f8 ffa8 	bl	8005a26 <HAL_PCD_EP_Transmit>
 800cad6:	4603      	mov	r3, r0
 800cad8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cada:	7dfb      	ldrb	r3, [r7, #23]
 800cadc:	4618      	mov	r0, r3
 800cade:	f000 f853 	bl	800cb88 <USBD_Get_USB_Status>
 800cae2:	4603      	mov	r3, r0
 800cae4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cae6:	7dbb      	ldrb	r3, [r7, #22]
}
 800cae8:	4618      	mov	r0, r3
 800caea:	3718      	adds	r7, #24
 800caec:	46bd      	mov	sp, r7
 800caee:	bd80      	pop	{r7, pc}

0800caf0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b086      	sub	sp, #24
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	60f8      	str	r0, [r7, #12]
 800caf8:	607a      	str	r2, [r7, #4]
 800cafa:	603b      	str	r3, [r7, #0]
 800cafc:	460b      	mov	r3, r1
 800cafe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb00:	2300      	movs	r3, #0
 800cb02:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb04:	2300      	movs	r3, #0
 800cb06:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cb0e:	7af9      	ldrb	r1, [r7, #11]
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	687a      	ldr	r2, [r7, #4]
 800cb14:	f7f8 ff34 	bl	8005980 <HAL_PCD_EP_Receive>
 800cb18:	4603      	mov	r3, r0
 800cb1a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb1c:	7dfb      	ldrb	r3, [r7, #23]
 800cb1e:	4618      	mov	r0, r3
 800cb20:	f000 f832 	bl	800cb88 <USBD_Get_USB_Status>
 800cb24:	4603      	mov	r3, r0
 800cb26:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cb28:	7dbb      	ldrb	r3, [r7, #22]
}
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	3718      	adds	r7, #24
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	bd80      	pop	{r7, pc}

0800cb32 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cb32:	b580      	push	{r7, lr}
 800cb34:	b082      	sub	sp, #8
 800cb36:	af00      	add	r7, sp, #0
 800cb38:	6078      	str	r0, [r7, #4]
 800cb3a:	460b      	mov	r3, r1
 800cb3c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cb44:	78fa      	ldrb	r2, [r7, #3]
 800cb46:	4611      	mov	r1, r2
 800cb48:	4618      	mov	r0, r3
 800cb4a:	f7f8 ff54 	bl	80059f6 <HAL_PCD_EP_GetRxCount>
 800cb4e:	4603      	mov	r3, r0
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	3708      	adds	r7, #8
 800cb54:	46bd      	mov	sp, r7
 800cb56:	bd80      	pop	{r7, pc}

0800cb58 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800cb58:	b480      	push	{r7}
 800cb5a:	b083      	sub	sp, #12
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800cb60:	4b03      	ldr	r3, [pc, #12]	@ (800cb70 <USBD_static_malloc+0x18>)
}
 800cb62:	4618      	mov	r0, r3
 800cb64:	370c      	adds	r7, #12
 800cb66:	46bd      	mov	sp, r7
 800cb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6c:	4770      	bx	lr
 800cb6e:	bf00      	nop
 800cb70:	20006654 	.word	0x20006654

0800cb74 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800cb74:	b480      	push	{r7}
 800cb76:	b083      	sub	sp, #12
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]

}
 800cb7c:	bf00      	nop
 800cb7e:	370c      	adds	r7, #12
 800cb80:	46bd      	mov	sp, r7
 800cb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb86:	4770      	bx	lr

0800cb88 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cb88:	b480      	push	{r7}
 800cb8a:	b085      	sub	sp, #20
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	4603      	mov	r3, r0
 800cb90:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb92:	2300      	movs	r3, #0
 800cb94:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cb96:	79fb      	ldrb	r3, [r7, #7]
 800cb98:	2b03      	cmp	r3, #3
 800cb9a:	d817      	bhi.n	800cbcc <USBD_Get_USB_Status+0x44>
 800cb9c:	a201      	add	r2, pc, #4	@ (adr r2, 800cba4 <USBD_Get_USB_Status+0x1c>)
 800cb9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cba2:	bf00      	nop
 800cba4:	0800cbb5 	.word	0x0800cbb5
 800cba8:	0800cbbb 	.word	0x0800cbbb
 800cbac:	0800cbc1 	.word	0x0800cbc1
 800cbb0:	0800cbc7 	.word	0x0800cbc7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	73fb      	strb	r3, [r7, #15]
    break;
 800cbb8:	e00b      	b.n	800cbd2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cbba:	2303      	movs	r3, #3
 800cbbc:	73fb      	strb	r3, [r7, #15]
    break;
 800cbbe:	e008      	b.n	800cbd2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cbc0:	2301      	movs	r3, #1
 800cbc2:	73fb      	strb	r3, [r7, #15]
    break;
 800cbc4:	e005      	b.n	800cbd2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cbc6:	2303      	movs	r3, #3
 800cbc8:	73fb      	strb	r3, [r7, #15]
    break;
 800cbca:	e002      	b.n	800cbd2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cbcc:	2303      	movs	r3, #3
 800cbce:	73fb      	strb	r3, [r7, #15]
    break;
 800cbd0:	bf00      	nop
  }
  return usb_status;
 800cbd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3714      	adds	r7, #20
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbde:	4770      	bx	lr

0800cbe0 <DataHist_parameters>:
 800cbe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbe4:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800cbe6:	9f06      	ldr	r7, [sp, #24]
 800cbe8:	7020      	strb	r0, [r4, #0]
 800cbea:	6808      	ldr	r0, [r1, #0]
 800cbec:	6060      	str	r0, [r4, #4]
 800cbee:	6848      	ldr	r0, [r1, #4]
 800cbf0:	60a0      	str	r0, [r4, #8]
 800cbf2:	6888      	ldr	r0, [r1, #8]
 800cbf4:	60e0      	str	r0, [r4, #12]
 800cbf6:	68c8      	ldr	r0, [r1, #12]
 800cbf8:	6120      	str	r0, [r4, #16]
 800cbfa:	6908      	ldr	r0, [r1, #16]
 800cbfc:	6160      	str	r0, [r4, #20]
 800cbfe:	6948      	ldr	r0, [r1, #20]
 800cc00:	61a0      	str	r0, [r4, #24]
 800cc02:	6988      	ldr	r0, [r1, #24]
 800cc04:	61e0      	str	r0, [r4, #28]
 800cc06:	69c8      	ldr	r0, [r1, #28]
 800cc08:	6220      	str	r0, [r4, #32]
 800cc0a:	6a09      	ldr	r1, [r1, #32]
 800cc0c:	6261      	str	r1, [r4, #36]	@ 0x24
 800cc0e:	e9dd 6507 	ldrd	r6, r5, [sp, #28]
 800cc12:	8811      	ldrh	r1, [r2, #0]
 800cc14:	edd2 7a01 	vldr	s15, [r2, #4]
 800cc18:	8521      	strh	r1, [r4, #40]	@ 0x28
 800cc1a:	3280      	adds	r2, #128	@ 0x80
 800cc1c:	f104 0830 	add.w	r8, r4, #48	@ 0x30
 800cc20:	f04f 0e00 	mov.w	lr, #0
 800cc24:	f1a2 0178 	sub.w	r1, r2, #120	@ 0x78
 800cc28:	4640      	mov	r0, r8
 800cc2a:	f851 cb04 	ldr.w	ip, [r1], #4
 800cc2e:	f840 cb04 	str.w	ip, [r0], #4
 800cc32:	4291      	cmp	r1, r2
 800cc34:	d1f9      	bne.n	800cc2a <DataHist_parameters+0x4a>
 800cc36:	f10e 0e1e 	add.w	lr, lr, #30
 800cc3a:	f1be 0f5a 	cmp.w	lr, #90	@ 0x5a
 800cc3e:	f108 0878 	add.w	r8, r8, #120	@ 0x78
 800cc42:	f101 0278 	add.w	r2, r1, #120	@ 0x78
 800cc46:	d1ed      	bne.n	800cc24 <DataHist_parameters+0x44>
 800cc48:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 800cc4c:	881a      	ldrh	r2, [r3, #0]
 800cc4e:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800cc52:	f8a4 2198 	strh.w	r2, [r4, #408]	@ 0x198
 800cc56:	3380      	adds	r3, #128	@ 0x80
 800cc58:	f504 7ed0 	add.w	lr, r4, #416	@ 0x1a0
 800cc5c:	f04f 0c00 	mov.w	ip, #0
 800cc60:	f1a3 0278 	sub.w	r2, r3, #120	@ 0x78
 800cc64:	4671      	mov	r1, lr
 800cc66:	f852 0b04 	ldr.w	r0, [r2], #4
 800cc6a:	f841 0b04 	str.w	r0, [r1], #4
 800cc6e:	429a      	cmp	r2, r3
 800cc70:	d1f9      	bne.n	800cc66 <DataHist_parameters+0x86>
 800cc72:	f10c 0c1e 	add.w	ip, ip, #30
 800cc76:	f1bc 0f5a 	cmp.w	ip, #90	@ 0x5a
 800cc7a:	f10e 0e78 	add.w	lr, lr, #120	@ 0x78
 800cc7e:	f102 0378 	add.w	r3, r2, #120	@ 0x78
 800cc82:	d1ed      	bne.n	800cc60 <DataHist_parameters+0x80>
 800cc84:	f8c4 819c 	str.w	r8, [r4, #412]	@ 0x19c
 800cc88:	883b      	ldrh	r3, [r7, #0]
 800cc8a:	f8d7 e004 	ldr.w	lr, [r7, #4]
 800cc8e:	f8a4 3308 	strh.w	r3, [r4, #776]	@ 0x308
 800cc92:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800cc96:	f504 7c44 	add.w	ip, r4, #784	@ 0x310
 800cc9a:	2700      	movs	r7, #0
 800cc9c:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800cca0:	4662      	mov	r2, ip
 800cca2:	f853 1b04 	ldr.w	r1, [r3], #4
 800cca6:	f842 1b04 	str.w	r1, [r2], #4
 800ccaa:	4298      	cmp	r0, r3
 800ccac:	d1f9      	bne.n	800cca2 <DataHist_parameters+0xc2>
 800ccae:	371e      	adds	r7, #30
 800ccb0:	2f5a      	cmp	r7, #90	@ 0x5a
 800ccb2:	f10c 0c78 	add.w	ip, ip, #120	@ 0x78
 800ccb6:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800ccba:	d1ef      	bne.n	800cc9c <DataHist_parameters+0xbc>
 800ccbc:	f8c4 e30c 	str.w	lr, [r4, #780]	@ 0x30c
 800ccc0:	8833      	ldrh	r3, [r6, #0]
 800ccc2:	f8d6 c004 	ldr.w	ip, [r6, #4]
 800ccc6:	f8a4 3478 	strh.w	r3, [r4, #1144]	@ 0x478
 800ccca:	f106 0080 	add.w	r0, r6, #128	@ 0x80
 800ccce:	f504 6790 	add.w	r7, r4, #1152	@ 0x480
 800ccd2:	2600      	movs	r6, #0
 800ccd4:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800ccd8:	463a      	mov	r2, r7
 800ccda:	f853 1b04 	ldr.w	r1, [r3], #4
 800ccde:	f842 1b04 	str.w	r1, [r2], #4
 800cce2:	4298      	cmp	r0, r3
 800cce4:	d1f9      	bne.n	800ccda <DataHist_parameters+0xfa>
 800cce6:	361e      	adds	r6, #30
 800cce8:	2e5a      	cmp	r6, #90	@ 0x5a
 800ccea:	f107 0778 	add.w	r7, r7, #120	@ 0x78
 800ccee:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800ccf2:	d1ef      	bne.n	800ccd4 <DataHist_parameters+0xf4>
 800ccf4:	f504 638f 	add.w	r3, r4, #1144	@ 0x478
 800ccf8:	69aa      	ldr	r2, [r5, #24]
 800ccfa:	f8c3 c004 	str.w	ip, [r3, #4]
 800ccfe:	f504 63bd 	add.w	r3, r4, #1512	@ 0x5e8
 800cd02:	7829      	ldrb	r1, [r5, #0]
 800cd04:	f884 15e8 	strb.w	r1, [r4, #1512]	@ 0x5e8
 800cd08:	619a      	str	r2, [r3, #24]
 800cd0a:	686a      	ldr	r2, [r5, #4]
 800cd0c:	605a      	str	r2, [r3, #4]
 800cd0e:	68aa      	ldr	r2, [r5, #8]
 800cd10:	609a      	str	r2, [r3, #8]
 800cd12:	68ea      	ldr	r2, [r5, #12]
 800cd14:	60da      	str	r2, [r3, #12]
 800cd16:	692a      	ldr	r2, [r5, #16]
 800cd18:	611a      	str	r2, [r3, #16]
 800cd1a:	696a      	ldr	r2, [r5, #20]
 800cd1c:	615a      	str	r2, [r3, #20]
 800cd1e:	69ea      	ldr	r2, [r5, #28]
 800cd20:	61da      	str	r2, [r3, #28]
 800cd22:	6a2a      	ldr	r2, [r5, #32]
 800cd24:	621a      	str	r2, [r3, #32]
 800cd26:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800cd28:	625a      	str	r2, [r3, #36]	@ 0x24
 800cd2a:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800cd2c:	629a      	str	r2, [r3, #40]	@ 0x28
 800cd2e:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 800cd30:	62da      	str	r2, [r3, #44]	@ 0x2c
 800cd32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd36:	bf00      	nop

0800cd38 <rotVect>:
 800cd38:	f991 3001 	ldrsb.w	r3, [r1, #1]
 800cd3c:	ed92 7a01 	vldr	s14, [r2, #4]
 800cd40:	ed92 6a00 	vldr	s12, [r2]
 800cd44:	ee07 3a90 	vmov	s15, r3
 800cd48:	f991 3000 	ldrsb.w	r3, [r1]
 800cd4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd50:	ee06 3a90 	vmov	s13, r3
 800cd54:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cd58:	f991 3002 	ldrsb.w	r3, [r1, #2]
 800cd5c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800cd60:	ee07 3a10 	vmov	s14, r3
 800cd64:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cd68:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cd6c:	edd2 6a02 	vldr	s13, [r2, #8]
 800cd70:	eee7 7a26 	vfma.f32	s15, s14, s13
 800cd74:	edc0 7a00 	vstr	s15, [r0]
 800cd78:	f991 3004 	ldrsb.w	r3, [r1, #4]
 800cd7c:	ed92 7a01 	vldr	s14, [r2, #4]
 800cd80:	ed92 6a00 	vldr	s12, [r2]
 800cd84:	ee07 3a90 	vmov	s15, r3
 800cd88:	f991 3003 	ldrsb.w	r3, [r1, #3]
 800cd8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd90:	ee06 3a90 	vmov	s13, r3
 800cd94:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cd98:	f991 3005 	ldrsb.w	r3, [r1, #5]
 800cd9c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800cda0:	ee07 3a10 	vmov	s14, r3
 800cda4:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cda8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cdac:	edd2 6a02 	vldr	s13, [r2, #8]
 800cdb0:	eee7 7a26 	vfma.f32	s15, s14, s13
 800cdb4:	edc0 7a01 	vstr	s15, [r0, #4]
 800cdb8:	f991 3007 	ldrsb.w	r3, [r1, #7]
 800cdbc:	ed92 7a01 	vldr	s14, [r2, #4]
 800cdc0:	ed92 6a00 	vldr	s12, [r2]
 800cdc4:	ee07 3a90 	vmov	s15, r3
 800cdc8:	f991 3006 	ldrsb.w	r3, [r1, #6]
 800cdcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cdd0:	ee06 3a90 	vmov	s13, r3
 800cdd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cdd8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800cddc:	f991 3008 	ldrsb.w	r3, [r1, #8]
 800cde0:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cde4:	ee07 3a10 	vmov	s14, r3
 800cde8:	edd2 6a02 	vldr	s13, [r2, #8]
 800cdec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cdf0:	eee7 7a26 	vfma.f32	s15, s14, s13
 800cdf4:	edc0 7a02 	vstr	s15, [r0, #8]
 800cdf8:	4770      	bx	lr
 800cdfa:	bf00      	nop

0800cdfc <findAxis>:
 800cdfc:	f990 3000 	ldrsb.w	r3, [r0]
 800ce00:	2b01      	cmp	r3, #1
 800ce02:	d027      	beq.n	800ce54 <findAxis+0x58>
 800ce04:	3301      	adds	r3, #1
 800ce06:	d00e      	beq.n	800ce26 <findAxis+0x2a>
 800ce08:	f990 3003 	ldrsb.w	r3, [r0, #3]
 800ce0c:	2b01      	cmp	r3, #1
 800ce0e:	d053      	beq.n	800ceb8 <findAxis+0xbc>
 800ce10:	3301      	adds	r3, #1
 800ce12:	d048      	beq.n	800cea6 <findAxis+0xaa>
 800ce14:	f990 3006 	ldrsb.w	r3, [r0, #6]
 800ce18:	2b01      	cmp	r3, #1
 800ce1a:	d053      	beq.n	800cec4 <findAxis+0xc8>
 800ce1c:	3301      	adds	r3, #1
 800ce1e:	d104      	bne.n	800ce2a <findAxis+0x2e>
 800ce20:	2364      	movs	r3, #100	@ 0x64
 800ce22:	700b      	strb	r3, [r1, #0]
 800ce24:	e001      	b.n	800ce2a <findAxis+0x2e>
 800ce26:	2377      	movs	r3, #119	@ 0x77
 800ce28:	700b      	strb	r3, [r1, #0]
 800ce2a:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800ce2e:	2b01      	cmp	r3, #1
 800ce30:	d016      	beq.n	800ce60 <findAxis+0x64>
 800ce32:	3301      	adds	r3, #1
 800ce34:	d02e      	beq.n	800ce94 <findAxis+0x98>
 800ce36:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800ce3a:	2b01      	cmp	r3, #1
 800ce3c:	d039      	beq.n	800ceb2 <findAxis+0xb6>
 800ce3e:	3301      	adds	r3, #1
 800ce40:	d034      	beq.n	800ceac <findAxis+0xb0>
 800ce42:	f990 3007 	ldrsb.w	r3, [r0, #7]
 800ce46:	2b01      	cmp	r3, #1
 800ce48:	d03f      	beq.n	800ceca <findAxis+0xce>
 800ce4a:	3301      	adds	r3, #1
 800ce4c:	d10a      	bne.n	800ce64 <findAxis+0x68>
 800ce4e:	2364      	movs	r3, #100	@ 0x64
 800ce50:	704b      	strb	r3, [r1, #1]
 800ce52:	e007      	b.n	800ce64 <findAxis+0x68>
 800ce54:	2365      	movs	r3, #101	@ 0x65
 800ce56:	700b      	strb	r3, [r1, #0]
 800ce58:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800ce5c:	2b01      	cmp	r3, #1
 800ce5e:	d1e8      	bne.n	800ce32 <findAxis+0x36>
 800ce60:	2365      	movs	r3, #101	@ 0x65
 800ce62:	704b      	strb	r3, [r1, #1]
 800ce64:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800ce68:	2b01      	cmp	r3, #1
 800ce6a:	d010      	beq.n	800ce8e <findAxis+0x92>
 800ce6c:	3301      	adds	r3, #1
 800ce6e:	d014      	beq.n	800ce9a <findAxis+0x9e>
 800ce70:	f990 3005 	ldrsb.w	r3, [r0, #5]
 800ce74:	2b01      	cmp	r3, #1
 800ce76:	d022      	beq.n	800cebe <findAxis+0xc2>
 800ce78:	3301      	adds	r3, #1
 800ce7a:	d011      	beq.n	800cea0 <findAxis+0xa4>
 800ce7c:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800ce80:	2b01      	cmp	r3, #1
 800ce82:	d025      	beq.n	800ced0 <findAxis+0xd4>
 800ce84:	3301      	adds	r3, #1
 800ce86:	bf04      	itt	eq
 800ce88:	2364      	moveq	r3, #100	@ 0x64
 800ce8a:	708b      	strbeq	r3, [r1, #2]
 800ce8c:	4770      	bx	lr
 800ce8e:	2365      	movs	r3, #101	@ 0x65
 800ce90:	708b      	strb	r3, [r1, #2]
 800ce92:	4770      	bx	lr
 800ce94:	2377      	movs	r3, #119	@ 0x77
 800ce96:	704b      	strb	r3, [r1, #1]
 800ce98:	e7e4      	b.n	800ce64 <findAxis+0x68>
 800ce9a:	2377      	movs	r3, #119	@ 0x77
 800ce9c:	708b      	strb	r3, [r1, #2]
 800ce9e:	4770      	bx	lr
 800cea0:	2373      	movs	r3, #115	@ 0x73
 800cea2:	708b      	strb	r3, [r1, #2]
 800cea4:	4770      	bx	lr
 800cea6:	2373      	movs	r3, #115	@ 0x73
 800cea8:	700b      	strb	r3, [r1, #0]
 800ceaa:	e7be      	b.n	800ce2a <findAxis+0x2e>
 800ceac:	2373      	movs	r3, #115	@ 0x73
 800ceae:	704b      	strb	r3, [r1, #1]
 800ceb0:	e7d8      	b.n	800ce64 <findAxis+0x68>
 800ceb2:	236e      	movs	r3, #110	@ 0x6e
 800ceb4:	704b      	strb	r3, [r1, #1]
 800ceb6:	e7d5      	b.n	800ce64 <findAxis+0x68>
 800ceb8:	236e      	movs	r3, #110	@ 0x6e
 800ceba:	700b      	strb	r3, [r1, #0]
 800cebc:	e7b5      	b.n	800ce2a <findAxis+0x2e>
 800cebe:	236e      	movs	r3, #110	@ 0x6e
 800cec0:	708b      	strb	r3, [r1, #2]
 800cec2:	4770      	bx	lr
 800cec4:	2375      	movs	r3, #117	@ 0x75
 800cec6:	700b      	strb	r3, [r1, #0]
 800cec8:	e7af      	b.n	800ce2a <findAxis+0x2e>
 800ceca:	2375      	movs	r3, #117	@ 0x75
 800cecc:	704b      	strb	r3, [r1, #1]
 800cece:	e7c9      	b.n	800ce64 <findAxis+0x68>
 800ced0:	2375      	movs	r3, #117	@ 0x75
 800ced2:	708b      	strb	r3, [r1, #2]
 800ced4:	4770      	bx	lr
 800ced6:	bf00      	nop

0800ced8 <findDirection>:
 800ced8:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 800cedc:	ed2d 8b06 	vpush	{d8-d10}
 800cee0:	eef0 9ae0 	vabs.f32	s19, s1
 800cee4:	eeb0 9a40 	vmov.f32	s18, s0
 800cee8:	4604      	mov	r4, r0
 800ceea:	ee19 0a90 	vmov	r0, s19
 800ceee:	eeb0 8a41 	vmov.f32	s16, s2
 800cef2:	eef0 8a60 	vmov.f32	s17, s1
 800cef6:	eeb0 aac9 	vabs.f32	s20, s18
 800cefa:	f7f3 fac9 	bl	8000490 <__aeabi_f2d>
 800cefe:	eeb4 aae9 	vcmpe.f32	s20, s19
 800cf02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf06:	4606      	mov	r6, r0
 800cf08:	460f      	mov	r7, r1
 800cf0a:	eef0 aac8 	vabs.f32	s21, s16
 800cf0e:	dd32      	ble.n	800cf76 <findDirection+0x9e>
 800cf10:	eeb4 aaea 	vcmpe.f32	s20, s21
 800cf14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf18:	dd2d      	ble.n	800cf76 <findDirection+0x9e>
 800cf1a:	a36b      	add	r3, pc, #428	@ (adr r3, 800d0c8 <findDirection+0x1f0>)
 800cf1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf20:	f7f3 fb0e 	bl	8000540 <__aeabi_dmul>
 800cf24:	4680      	mov	r8, r0
 800cf26:	ee1a 0a10 	vmov	r0, s20
 800cf2a:	4689      	mov	r9, r1
 800cf2c:	f7f3 fab0 	bl	8000490 <__aeabi_f2d>
 800cf30:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 800cf34:	4606      	mov	r6, r0
 800cf36:	460f      	mov	r7, r1
 800cf38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf3c:	4640      	mov	r0, r8
 800cf3e:	4649      	mov	r1, r9
 800cf40:	4632      	mov	r2, r6
 800cf42:	463b      	mov	r3, r7
 800cf44:	dd76      	ble.n	800d034 <findDirection+0x15c>
 800cf46:	f7f3 fd6d 	bl	8000a24 <__aeabi_dcmplt>
 800cf4a:	b178      	cbz	r0, 800cf6c <findDirection+0x94>
 800cf4c:	ee1a 0a90 	vmov	r0, s21
 800cf50:	f7f3 fa9e 	bl	8000490 <__aeabi_f2d>
 800cf54:	a35c      	add	r3, pc, #368	@ (adr r3, 800d0c8 <findDirection+0x1f0>)
 800cf56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf5a:	f7f3 faf1 	bl	8000540 <__aeabi_dmul>
 800cf5e:	4632      	mov	r2, r6
 800cf60:	463b      	mov	r3, r7
 800cf62:	f7f3 fd5f 	bl	8000a24 <__aeabi_dcmplt>
 800cf66:	2800      	cmp	r0, #0
 800cf68:	bf18      	it	ne
 800cf6a:	2404      	movne	r4, #4
 800cf6c:	ecbd 8b06 	vpop	{d8-d10}
 800cf70:	4620      	mov	r0, r4
 800cf72:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800cf76:	eef4 9aea 	vcmpe.f32	s19, s21
 800cf7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf7e:	dd28      	ble.n	800cfd2 <findDirection+0xfa>
 800cf80:	ee1a 0a10 	vmov	r0, s20
 800cf84:	f7f3 fa84 	bl	8000490 <__aeabi_f2d>
 800cf88:	a34f      	add	r3, pc, #316	@ (adr r3, 800d0c8 <findDirection+0x1f0>)
 800cf8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf8e:	f7f3 fad7 	bl	8000540 <__aeabi_dmul>
 800cf92:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800cf96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf9a:	4632      	mov	r2, r6
 800cf9c:	463b      	mov	r3, r7
 800cf9e:	dd5e      	ble.n	800d05e <findDirection+0x186>
 800cfa0:	f7f3 fd40 	bl	8000a24 <__aeabi_dcmplt>
 800cfa4:	2800      	cmp	r0, #0
 800cfa6:	d0e1      	beq.n	800cf6c <findDirection+0x94>
 800cfa8:	ee1a 0a90 	vmov	r0, s21
 800cfac:	f7f3 fa70 	bl	8000490 <__aeabi_f2d>
 800cfb0:	a345      	add	r3, pc, #276	@ (adr r3, 800d0c8 <findDirection+0x1f0>)
 800cfb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb6:	f7f3 fac3 	bl	8000540 <__aeabi_dmul>
 800cfba:	4632      	mov	r2, r6
 800cfbc:	463b      	mov	r3, r7
 800cfbe:	f7f3 fd31 	bl	8000a24 <__aeabi_dcmplt>
 800cfc2:	ecbd 8b06 	vpop	{d8-d10}
 800cfc6:	2800      	cmp	r0, #0
 800cfc8:	bf18      	it	ne
 800cfca:	2401      	movne	r4, #1
 800cfcc:	4620      	mov	r0, r4
 800cfce:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800cfd2:	ee1a 0a90 	vmov	r0, s21
 800cfd6:	f7f3 fa5b 	bl	8000490 <__aeabi_f2d>
 800cfda:	4602      	mov	r2, r0
 800cfdc:	460b      	mov	r3, r1
 800cfde:	4630      	mov	r0, r6
 800cfe0:	4639      	mov	r1, r7
 800cfe2:	4616      	mov	r6, r2
 800cfe4:	461f      	mov	r7, r3
 800cfe6:	a338      	add	r3, pc, #224	@ (adr r3, 800d0c8 <findDirection+0x1f0>)
 800cfe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfec:	f7f3 faa8 	bl	8000540 <__aeabi_dmul>
 800cff0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cff8:	4602      	mov	r2, r0
 800cffa:	460b      	mov	r3, r1
 800cffc:	4630      	mov	r0, r6
 800cffe:	4639      	mov	r1, r7
 800d000:	dd46      	ble.n	800d090 <findDirection+0x1b8>
 800d002:	f7f3 fd2d 	bl	8000a60 <__aeabi_dcmpgt>
 800d006:	2800      	cmp	r0, #0
 800d008:	d0b0      	beq.n	800cf6c <findDirection+0x94>
 800d00a:	ee1a 0a10 	vmov	r0, s20
 800d00e:	f7f3 fa3f 	bl	8000490 <__aeabi_f2d>
 800d012:	a32d      	add	r3, pc, #180	@ (adr r3, 800d0c8 <findDirection+0x1f0>)
 800d014:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d018:	f7f3 fa92 	bl	8000540 <__aeabi_dmul>
 800d01c:	4632      	mov	r2, r6
 800d01e:	463b      	mov	r3, r7
 800d020:	f7f3 fd00 	bl	8000a24 <__aeabi_dcmplt>
 800d024:	ecbd 8b06 	vpop	{d8-d10}
 800d028:	2800      	cmp	r0, #0
 800d02a:	bf18      	it	ne
 800d02c:	2400      	movne	r4, #0
 800d02e:	4620      	mov	r0, r4
 800d030:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d034:	f7f3 fcf6 	bl	8000a24 <__aeabi_dcmplt>
 800d038:	2800      	cmp	r0, #0
 800d03a:	d097      	beq.n	800cf6c <findDirection+0x94>
 800d03c:	ee1a 0a90 	vmov	r0, s21
 800d040:	f7f3 fa26 	bl	8000490 <__aeabi_f2d>
 800d044:	a320      	add	r3, pc, #128	@ (adr r3, 800d0c8 <findDirection+0x1f0>)
 800d046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d04a:	f7f3 fa79 	bl	8000540 <__aeabi_dmul>
 800d04e:	4632      	mov	r2, r6
 800d050:	463b      	mov	r3, r7
 800d052:	f7f3 fce7 	bl	8000a24 <__aeabi_dcmplt>
 800d056:	2800      	cmp	r0, #0
 800d058:	bf18      	it	ne
 800d05a:	2405      	movne	r4, #5
 800d05c:	e786      	b.n	800cf6c <findDirection+0x94>
 800d05e:	f7f3 fce1 	bl	8000a24 <__aeabi_dcmplt>
 800d062:	2800      	cmp	r0, #0
 800d064:	d082      	beq.n	800cf6c <findDirection+0x94>
 800d066:	ee1a 0a90 	vmov	r0, s21
 800d06a:	f7f3 fa11 	bl	8000490 <__aeabi_f2d>
 800d06e:	a316      	add	r3, pc, #88	@ (adr r3, 800d0c8 <findDirection+0x1f0>)
 800d070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d074:	f7f3 fa64 	bl	8000540 <__aeabi_dmul>
 800d078:	4632      	mov	r2, r6
 800d07a:	463b      	mov	r3, r7
 800d07c:	f7f3 fcd2 	bl	8000a24 <__aeabi_dcmplt>
 800d080:	ecbd 8b06 	vpop	{d8-d10}
 800d084:	2800      	cmp	r0, #0
 800d086:	bf18      	it	ne
 800d088:	2403      	movne	r4, #3
 800d08a:	4620      	mov	r0, r4
 800d08c:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d090:	f7f3 fce6 	bl	8000a60 <__aeabi_dcmpgt>
 800d094:	2800      	cmp	r0, #0
 800d096:	f43f af69 	beq.w	800cf6c <findDirection+0x94>
 800d09a:	ee1a 0a10 	vmov	r0, s20
 800d09e:	f7f3 f9f7 	bl	8000490 <__aeabi_f2d>
 800d0a2:	a309      	add	r3, pc, #36	@ (adr r3, 800d0c8 <findDirection+0x1f0>)
 800d0a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0a8:	f7f3 fa4a 	bl	8000540 <__aeabi_dmul>
 800d0ac:	4632      	mov	r2, r6
 800d0ae:	463b      	mov	r3, r7
 800d0b0:	f7f3 fcb8 	bl	8000a24 <__aeabi_dcmplt>
 800d0b4:	ecbd 8b06 	vpop	{d8-d10}
 800d0b8:	2800      	cmp	r0, #0
 800d0ba:	bf18      	it	ne
 800d0bc:	2402      	movne	r4, #2
 800d0be:	4620      	mov	r0, r4
 800d0c0:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800d0c4:	f3af 8000 	nop.w
 800d0c8:	e0000000 	.word	0xe0000000
 800d0cc:	3ff6b851 	.word	0x3ff6b851

0800d0d0 <updateOrientation>:
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	6003      	str	r3, [r0, #0]
 800d0d4:	6043      	str	r3, [r0, #4]
 800d0d6:	7203      	strb	r3, [r0, #8]
 800d0d8:	780b      	ldrb	r3, [r1, #0]
 800d0da:	f891 c001 	ldrb.w	ip, [r1, #1]
 800d0de:	f1a3 0242 	sub.w	r2, r3, #66	@ 0x42
 800d0e2:	2a17      	cmp	r2, #23
 800d0e4:	bf98      	it	ls
 800d0e6:	3320      	addls	r3, #32
 800d0e8:	f1ac 0242 	sub.w	r2, ip, #66	@ 0x42
 800d0ec:	bf98      	it	ls
 800d0ee:	b2db      	uxtbls	r3, r3
 800d0f0:	2a17      	cmp	r2, #23
 800d0f2:	788a      	ldrb	r2, [r1, #2]
 800d0f4:	bf98      	it	ls
 800d0f6:	f10c 0c20 	addls.w	ip, ip, #32
 800d0fa:	f1a2 0142 	sub.w	r1, r2, #66	@ 0x42
 800d0fe:	bf98      	it	ls
 800d100:	fa5f fc8c 	uxtbls.w	ip, ip
 800d104:	2917      	cmp	r1, #23
 800d106:	bf98      	it	ls
 800d108:	3220      	addls	r2, #32
 800d10a:	f1a3 0364 	sub.w	r3, r3, #100	@ 0x64
 800d10e:	bf98      	it	ls
 800d110:	b2d2      	uxtbls	r2, r2
 800d112:	2b13      	cmp	r3, #19
 800d114:	d80d      	bhi.n	800d132 <updateOrientation+0x62>
 800d116:	e8df f003 	tbb	[pc, r3]
 800d11a:	3734      	.short	0x3734
 800d11c:	0c0c0c0c 	.word	0x0c0c0c0c
 800d120:	0c0c0c0c 	.word	0x0c0c0c0c
 800d124:	0c0c0c0a 	.word	0x0c0c0c0a
 800d128:	3d0c3a0c 	.word	0x3d0c3a0c
 800d12c:	310c      	.short	0x310c
 800d12e:	2301      	movs	r3, #1
 800d130:	70c3      	strb	r3, [r0, #3]
 800d132:	f1ac 0c64 	sub.w	ip, ip, #100	@ 0x64
 800d136:	f1bc 0f13 	cmp.w	ip, #19
 800d13a:	d80d      	bhi.n	800d158 <updateOrientation+0x88>
 800d13c:	e8df f00c 	tbb	[pc, ip]
 800d140:	0c0c392d 	.word	0x0c0c392d
 800d144:	0c0c0c0c 	.word	0x0c0c0c0c
 800d148:	0c0a0c0c 	.word	0x0c0a0c0c
 800d14c:	3c0c0c0c 	.word	0x3c0c0c0c
 800d150:	420c3f0c 	.word	0x420c3f0c
 800d154:	2301      	movs	r3, #1
 800d156:	7103      	strb	r3, [r0, #4]
 800d158:	3a64      	subs	r2, #100	@ 0x64
 800d15a:	2a13      	cmp	r2, #19
 800d15c:	d80d      	bhi.n	800d17a <updateOrientation+0xaa>
 800d15e:	e8df f002 	tbb	[pc, r2]
 800d162:	340a      	.short	0x340a
 800d164:	0c0c0c0c 	.word	0x0c0c0c0c
 800d168:	0c0c0c0c 	.word	0x0c0c0c0c
 800d16c:	0c0c0c37 	.word	0x0c0c0c37
 800d170:	250c220c 	.word	0x250c220c
 800d174:	1f0c      	.short	0x1f0c
 800d176:	23ff      	movs	r3, #255	@ 0xff
 800d178:	7203      	strb	r3, [r0, #8]
 800d17a:	4770      	bx	lr
 800d17c:	23ff      	movs	r3, #255	@ 0xff
 800d17e:	7003      	strb	r3, [r0, #0]
 800d180:	e7d7      	b.n	800d132 <updateOrientation+0x62>
 800d182:	23ff      	movs	r3, #255	@ 0xff
 800d184:	7183      	strb	r3, [r0, #6]
 800d186:	e7d4      	b.n	800d132 <updateOrientation+0x62>
 800d188:	2301      	movs	r3, #1
 800d18a:	7003      	strb	r3, [r0, #0]
 800d18c:	e7d1      	b.n	800d132 <updateOrientation+0x62>
 800d18e:	23ff      	movs	r3, #255	@ 0xff
 800d190:	70c3      	strb	r3, [r0, #3]
 800d192:	e7ce      	b.n	800d132 <updateOrientation+0x62>
 800d194:	2301      	movs	r3, #1
 800d196:	7183      	strb	r3, [r0, #6]
 800d198:	e7cb      	b.n	800d132 <updateOrientation+0x62>
 800d19a:	23ff      	movs	r3, #255	@ 0xff
 800d19c:	71c3      	strb	r3, [r0, #7]
 800d19e:	e7db      	b.n	800d158 <updateOrientation+0x88>
 800d1a0:	23ff      	movs	r3, #255	@ 0xff
 800d1a2:	7083      	strb	r3, [r0, #2]
 800d1a4:	4770      	bx	lr
 800d1a6:	23ff      	movs	r3, #255	@ 0xff
 800d1a8:	7143      	strb	r3, [r0, #5]
 800d1aa:	4770      	bx	lr
 800d1ac:	2301      	movs	r3, #1
 800d1ae:	7203      	strb	r3, [r0, #8]
 800d1b0:	4770      	bx	lr
 800d1b2:	2301      	movs	r3, #1
 800d1b4:	7043      	strb	r3, [r0, #1]
 800d1b6:	e7cf      	b.n	800d158 <updateOrientation+0x88>
 800d1b8:	23ff      	movs	r3, #255	@ 0xff
 800d1ba:	7103      	strb	r3, [r0, #4]
 800d1bc:	e7cc      	b.n	800d158 <updateOrientation+0x88>
 800d1be:	2301      	movs	r3, #1
 800d1c0:	71c3      	strb	r3, [r0, #7]
 800d1c2:	e7c9      	b.n	800d158 <updateOrientation+0x88>
 800d1c4:	23ff      	movs	r3, #255	@ 0xff
 800d1c6:	7043      	strb	r3, [r0, #1]
 800d1c8:	e7c6      	b.n	800d158 <updateOrientation+0x88>
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	7083      	strb	r3, [r0, #2]
 800d1ce:	4770      	bx	lr
 800d1d0:	2301      	movs	r3, #1
 800d1d2:	7143      	strb	r3, [r0, #5]
 800d1d4:	4770      	bx	lr
 800d1d6:	bf00      	nop

0800d1d8 <qmult>:
 800d1d8:	ed91 2a03 	vldr	s4, [r1, #12]
 800d1dc:	ed90 3a01 	vldr	s6, [r0, #4]
 800d1e0:	edd0 5a02 	vldr	s11, [r0, #8]
 800d1e4:	edd1 4a01 	vldr	s9, [r1, #4]
 800d1e8:	ed90 4a00 	vldr	s8, [r0]
 800d1ec:	ed91 5a02 	vldr	s10, [r1, #8]
 800d1f0:	edd1 3a00 	vldr	s7, [r1]
 800d1f4:	edd0 2a03 	vldr	s5, [r0, #12]
 800d1f8:	ee25 6aa4 	vmul.f32	s12, s11, s9
 800d1fc:	ee62 6a03 	vmul.f32	s13, s4, s6
 800d200:	ee22 7a25 	vmul.f32	s14, s4, s11
 800d204:	ee64 7ac3 	vnmul.f32	s15, s9, s6
 800d208:	eea4 6a02 	vfma.f32	s12, s8, s4
 800d20c:	eee4 6a05 	vfma.f32	s13, s8, s10
 800d210:	eea3 7a23 	vfma.f32	s14, s6, s7
 800d214:	eee4 7a63 	vfms.f32	s15, s8, s7
 800d218:	eea2 6aa3 	vfma.f32	s12, s5, s7
 800d21c:	eee4 6aa2 	vfma.f32	s13, s9, s5
 800d220:	eea5 7a22 	vfma.f32	s14, s10, s5
 800d224:	eee2 7a22 	vfma.f32	s15, s4, s5
 800d228:	eea3 6a45 	vfms.f32	s12, s6, s10
 800d22c:	eee5 6ae3 	vfms.f32	s13, s11, s7
 800d230:	eea4 7a64 	vfms.f32	s14, s8, s9
 800d234:	eee5 7a65 	vfms.f32	s15, s10, s11
 800d238:	ed82 6a00 	vstr	s12, [r2]
 800d23c:	edc2 6a01 	vstr	s13, [r2, #4]
 800d240:	ed82 7a02 	vstr	s14, [r2, #8]
 800d244:	edc2 7a03 	vstr	s15, [r2, #12]
 800d248:	4770      	bx	lr
 800d24a:	bf00      	nop

0800d24c <dataDerivative5>:
 800d24c:	ed90 7a02 	vldr	s14, [r0, #8]
 800d250:	edd0 7a05 	vldr	s15, [r0, #20]
 800d254:	ed90 5a04 	vldr	s10, [r0, #16]
 800d258:	edd0 3a00 	vldr	s7, [r0]
 800d25c:	edd0 6a09 	vldr	s13, [r0, #36]	@ 0x24
 800d260:	ed90 6a0b 	vldr	s12, [r0, #44]	@ 0x2c
 800d264:	ed90 4a0e 	vldr	s8, [r0, #56]	@ 0x38
 800d268:	eef8 4a00 	vmov.f32	s9, #128	@ 0xc0000000 -2.0
 800d26c:	eed7 7a24 	vfnms.f32	s15, s14, s9
 800d270:	ed90 7a01 	vldr	s14, [r0, #4]
 800d274:	eee3 6aa4 	vfma.f32	s13, s7, s9
 800d278:	ee97 5a24 	vfnms.f32	s10, s14, s9
 800d27c:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d280:	ed90 7a0a 	vldr	s14, [r0, #40]	@ 0x28
 800d284:	eddf 4a13 	vldr	s9, [pc, #76]	@ 800d2d4 <dataDerivative5+0x88>
 800d288:	eef0 5a00 	vmov.f32	s11, #0	@ 0x40000000  2.0
 800d28c:	eee4 7a25 	vfma.f32	s15, s8, s11
 800d290:	eeb0 6a66 	vmov.f32	s12, s13
 800d294:	ee77 6a05 	vadd.f32	s13, s14, s10
 800d298:	ed90 5a0d 	vldr	s10, [r0, #52]	@ 0x34
 800d29c:	ee20 7a24 	vmul.f32	s14, s0, s9
 800d2a0:	eee5 6a25 	vfma.f32	s13, s10, s11
 800d2a4:	edd0 4a03 	vldr	s9, [r0, #12]
 800d2a8:	ed90 5a0c 	vldr	s10, [r0, #48]	@ 0x30
 800d2ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d2b0:	ee36 6a64 	vsub.f32	s12, s12, s9
 800d2b4:	ee66 6a87 	vmul.f32	s13, s13, s14
 800d2b8:	eea5 6a25 	vfma.f32	s12, s10, s11
 800d2bc:	ee27 0aa7 	vmul.f32	s0, s15, s15
 800d2c0:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d2c4:	eea6 0aa6 	vfma.f32	s0, s13, s13
 800d2c8:	eea7 0a07 	vfma.f32	s0, s14, s14
 800d2cc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d2d0:	4770      	bx	lr
 800d2d2:	bf00      	nop
 800d2d4:	3dcccccd 	.word	0x3dcccccd

0800d2d8 <b_dcm2q>:
 800d2d8:	ed90 5a08 	vldr	s10, [r0, #32]
 800d2dc:	edd0 7a00 	vldr	s15, [r0]
 800d2e0:	edd0 6a04 	vldr	s13, [r0, #16]
 800d2e4:	ee37 7a85 	vadd.f32	s14, s15, s10
 800d2e8:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
 800d2ec:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d2f0:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800d2f4:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800d2f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2fc:	bfc5      	ittet	gt
 800d2fe:	eeb7 6a00 	vmovgt.f32	s12, #112	@ 0x3f800000  1.0
 800d302:	ee37 7a06 	vaddgt.f32	s14, s14, s12
 800d306:	eddf 5a43 	vldrle	s11, [pc, #268]	@ 800d414 <b_dcm2q+0x13c>
 800d30a:	eef1 5ac7 	vsqrtgt.f32	s11, s14
 800d30e:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800d312:	ee35 6a47 	vsub.f32	s12, s10, s14
 800d316:	ee35 7a07 	vadd.f32	s14, s10, s14
 800d31a:	eeb4 6ae4 	vcmpe.f32	s12, s9
 800d31e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d322:	bfc5      	ittet	gt
 800d324:	eef7 4a00 	vmovgt.f32	s9, #112	@ 0x3f800000  1.0
 800d328:	ee76 4a24 	vaddgt.f32	s9, s12, s9
 800d32c:	ed9f 6a39 	vldrle	s12, [pc, #228]	@ 800d414 <b_dcm2q+0x13c>
 800d330:	eeb1 6ae4 	vsqrtgt.f32	s12, s9
 800d334:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800d338:	eeb4 7ae4 	vcmpe.f32	s14, s9
 800d33c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d340:	dd5b      	ble.n	800d3fa <b_dcm2q+0x122>
 800d342:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800d346:	ee37 7a24 	vadd.f32	s14, s14, s9
 800d34a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800d34e:	eef1 4ac7 	vsqrt.f32	s9, s14
 800d352:	ee64 4a84 	vmul.f32	s9, s9, s8
 800d356:	ee76 6a85 	vadd.f32	s13, s13, s10
 800d35a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d35e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d362:	edd0 6a07 	vldr	s13, [r0, #28]
 800d366:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d36a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d36e:	bf85      	ittet	hi
 800d370:	eeb7 7a00 	vmovhi.f32	s14, #112	@ 0x3f800000  1.0
 800d374:	ee77 7a87 	vaddhi.f32	s15, s15, s14
 800d378:	ed9f 7a26 	vldrls	s14, [pc, #152]	@ 800d414 <b_dcm2q+0x13c>
 800d37c:	eeb1 7ae7 	vsqrthi.f32	s14, s15
 800d380:	edd0 7a05 	vldr	s15, [r0, #20]
 800d384:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d388:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d38c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d390:	d43c      	bmi.n	800d40c <b_dcm2q+0x134>
 800d392:	bfd8      	it	le
 800d394:	ee27 7a27 	vmulle.f32	s14, s14, s15
 800d398:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d39c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d3a0:	ed81 7a00 	vstr	s14, [r1]
 800d3a4:	edd0 7a06 	vldr	s15, [r0, #24]
 800d3a8:	ed90 7a02 	vldr	s14, [r0, #8]
 800d3ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d3b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d3b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3b8:	d425      	bmi.n	800d406 <b_dcm2q+0x12e>
 800d3ba:	bfd8      	it	le
 800d3bc:	ee65 5aa7 	vmulle.f32	s11, s11, s15
 800d3c0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d3c4:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800d3c8:	edc1 5a01 	vstr	s11, [r1, #4]
 800d3cc:	edd0 7a01 	vldr	s15, [r0, #4]
 800d3d0:	ed90 7a03 	vldr	s14, [r0, #12]
 800d3d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d3d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d3dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3e0:	d40e      	bmi.n	800d400 <b_dcm2q+0x128>
 800d3e2:	bfd8      	it	le
 800d3e4:	ee26 6a27 	vmulle.f32	s12, s12, s15
 800d3e8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d3ec:	ee26 6a27 	vmul.f32	s12, s12, s15
 800d3f0:	edc1 4a03 	vstr	s9, [r1, #12]
 800d3f4:	ed81 6a02 	vstr	s12, [r1, #8]
 800d3f8:	4770      	bx	lr
 800d3fa:	eddf 4a06 	vldr	s9, [pc, #24]	@ 800d414 <b_dcm2q+0x13c>
 800d3fe:	e7aa      	b.n	800d356 <b_dcm2q+0x7e>
 800d400:	eeb1 6a46 	vneg.f32	s12, s12
 800d404:	e7f0      	b.n	800d3e8 <b_dcm2q+0x110>
 800d406:	eef1 5a65 	vneg.f32	s11, s11
 800d40a:	e7d9      	b.n	800d3c0 <b_dcm2q+0xe8>
 800d40c:	eeb1 7a47 	vneg.f32	s14, s14
 800d410:	e7c2      	b.n	800d398 <b_dcm2q+0xc0>
 800d412:	bf00      	nop
 800d414:	00000000 	.word	0x00000000

0800d418 <getRotationMatrix>:
 800d418:	b538      	push	{r3, r4, r5, lr}
 800d41a:	4613      	mov	r3, r2
 800d41c:	4605      	mov	r5, r0
 800d41e:	460c      	mov	r4, r1
 800d420:	4618      	mov	r0, r3
 800d422:	2224      	movs	r2, #36	@ 0x24
 800d424:	2100      	movs	r1, #0
 800d426:	f006 f939 	bl	801369c <memset>
 800d42a:	edd5 5a00 	vldr	s11, [r5]
 800d42e:	ed9f 3a49 	vldr	s6, [pc, #292]	@ 800d554 <getRotationMatrix+0x13c>
 800d432:	edc0 5a02 	vstr	s11, [r0, #8]
 800d436:	edd5 4a01 	vldr	s9, [r5, #4]
 800d43a:	edc0 4a05 	vstr	s9, [r0, #20]
 800d43e:	ed95 5a02 	vldr	s10, [r5, #8]
 800d442:	ed80 5a08 	vstr	s10, [r0, #32]
 800d446:	ed94 4a02 	vldr	s8, [r4, #8]
 800d44a:	edd4 3a01 	vldr	s7, [r4, #4]
 800d44e:	ed94 6a00 	vldr	s12, [r4]
 800d452:	ee64 6ac4 	vnmul.f32	s13, s9, s8
 800d456:	ee65 7ae3 	vnmul.f32	s15, s11, s7
 800d45a:	eee3 6a85 	vfma.f32	s13, s7, s10
 800d45e:	4603      	mov	r3, r0
 800d460:	eee6 7a24 	vfma.f32	s15, s12, s9
 800d464:	ee25 7a46 	vnmul.f32	s14, s10, s12
 800d468:	eeb0 6ae6 	vabs.f32	s12, s13
 800d46c:	eeb4 6ac3 	vcmpe.f32	s12, s6
 800d470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d474:	eea4 7a25 	vfma.f32	s14, s8, s11
 800d478:	bfdc      	itt	le
 800d47a:	ee86 4a83 	vdivle.f32	s8, s13, s6
 800d47e:	eeb0 6a43 	vmovle.f32	s12, s6
 800d482:	eef0 3ac7 	vabs.f32	s7, s14
 800d486:	eef4 3ac6 	vcmpe.f32	s7, s12
 800d48a:	bfd4      	ite	le
 800d48c:	ee24 4a04 	vmulle.f32	s8, s8, s8
 800d490:	eeb7 4a00 	vmovgt.f32	s8, #112	@ 0x3f800000  1.0
 800d494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d498:	ed80 7a03 	vstr	s14, [r0, #12]
 800d49c:	edc0 7a06 	vstr	s15, [r0, #24]
 800d4a0:	dc3f      	bgt.n	800d522 <getRotationMatrix+0x10a>
 800d4a2:	eec7 3a06 	vdiv.f32	s7, s14, s12
 800d4a6:	eea3 4aa3 	vfma.f32	s8, s7, s7
 800d4aa:	eeb0 3a44 	vmov.f32	s6, s8
 800d4ae:	eeb0 4ae7 	vabs.f32	s8, s15
 800d4b2:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800d4b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4ba:	d543      	bpl.n	800d544 <getRotationMatrix+0x12c>
 800d4bc:	eec6 2a04 	vdiv.f32	s5, s12, s8
 800d4c0:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800d4c4:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d4c8:	eeb0 6a44 	vmov.f32	s12, s8
 800d4cc:	eee3 3a22 	vfma.f32	s7, s6, s5
 800d4d0:	eeb1 4ae3 	vsqrt.f32	s8, s7
 800d4d4:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800d4d8:	ee24 4a06 	vmul.f32	s8, s8, s12
 800d4dc:	ee83 6a84 	vdiv.f32	s12, s7, s8
 800d4e0:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d4e4:	ee67 7a86 	vmul.f32	s15, s15, s12
 800d4e8:	ee66 6a86 	vmul.f32	s13, s13, s12
 800d4ec:	ee65 3a47 	vnmul.f32	s7, s10, s14
 800d4f0:	ee25 4ae7 	vnmul.f32	s8, s11, s15
 800d4f4:	ee24 6ae6 	vnmul.f32	s12, s9, s13
 800d4f8:	eee7 3aa4 	vfma.f32	s7, s15, s9
 800d4fc:	eef0 4a44 	vmov.f32	s9, s8
 800d500:	eee6 4a85 	vfma.f32	s9, s13, s10
 800d504:	eea7 6a25 	vfma.f32	s12, s14, s11
 800d508:	edc3 6a00 	vstr	s13, [r3]
 800d50c:	ed83 7a03 	vstr	s14, [r3, #12]
 800d510:	edc3 7a06 	vstr	s15, [r3, #24]
 800d514:	edc3 3a01 	vstr	s7, [r3, #4]
 800d518:	edc3 4a04 	vstr	s9, [r3, #16]
 800d51c:	ed83 6a07 	vstr	s12, [r3, #28]
 800d520:	bd38      	pop	{r3, r4, r5, pc}
 800d522:	eec6 2a23 	vdiv.f32	s5, s12, s7
 800d526:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 800d52a:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d52e:	eeb0 6a63 	vmov.f32	s12, s7
 800d532:	eea2 3a84 	vfma.f32	s6, s5, s8
 800d536:	eeb0 4ae7 	vabs.f32	s8, s15
 800d53a:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800d53e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d542:	d4bb      	bmi.n	800d4bc <getRotationMatrix+0xa4>
 800d544:	ee87 4a86 	vdiv.f32	s8, s15, s12
 800d548:	eef0 3a43 	vmov.f32	s7, s6
 800d54c:	eee4 3a04 	vfma.f32	s7, s8, s8
 800d550:	e7be      	b.n	800d4d0 <getRotationMatrix+0xb8>
 800d552:	bf00      	nop
 800d554:	00000000 	.word	0x00000000

0800d558 <kf_update>:
 800d558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d55c:	ed2d 8b10 	vpush	{d8-d15}
 800d560:	f2ad 4d2c 	subw	sp, sp, #1068	@ 0x42c
 800d564:	461e      	mov	r6, r3
 800d566:	f8dd 4490 	ldr.w	r4, [sp, #1168]	@ 0x490
 800d56a:	ed9f 8a2a 	vldr	s16, [pc, #168]	@ 800d614 <kf_update+0xbc>
 800d56e:	ed94 2a00 	vldr	s4, [r4]
 800d572:	edd4 2a01 	vldr	s5, [r4, #4]
 800d576:	ed94 3a02 	vldr	s6, [r4, #8]
 800d57a:	edd4 3a03 	vldr	s7, [r4, #12]
 800d57e:	ed94 4a04 	vldr	s8, [r4, #16]
 800d582:	edd4 4a05 	vldr	s9, [r4, #20]
 800d586:	ed94 5a06 	vldr	s10, [r4, #24]
 800d58a:	edd4 5a07 	vldr	s11, [r4, #28]
 800d58e:	ed94 6a08 	vldr	s12, [r4, #32]
 800d592:	edd4 6a09 	vldr	s13, [r4, #36]	@ 0x24
 800d596:	ed94 7a0a 	vldr	s14, [r4, #40]	@ 0x28
 800d59a:	edd4 7a0b 	vldr	s15, [r4, #44]	@ 0x2c
 800d59e:	9201      	str	r2, [sp, #4]
 800d5a0:	ab0b      	add	r3, sp, #44	@ 0x2c
 800d5a2:	ee22 2a02 	vmul.f32	s4, s4, s4
 800d5a6:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d5aa:	ee23 3a03 	vmul.f32	s6, s6, s6
 800d5ae:	ee63 3aa3 	vmul.f32	s7, s7, s7
 800d5b2:	ee24 4a04 	vmul.f32	s8, s8, s8
 800d5b6:	ee64 4aa4 	vmul.f32	s9, s9, s9
 800d5ba:	ee25 5a05 	vmul.f32	s10, s10, s10
 800d5be:	ee65 5aa5 	vmul.f32	s11, s11, s11
 800d5c2:	ee26 6a06 	vmul.f32	s12, s12, s12
 800d5c6:	ee66 6aa6 	vmul.f32	s13, s13, s13
 800d5ca:	ee27 7a07 	vmul.f32	s14, s14, s14
 800d5ce:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800d5d2:	3901      	subs	r1, #1
 800d5d4:	9303      	str	r3, [sp, #12]
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	4604      	mov	r4, r0
 800d5da:	9104      	str	r1, [sp, #16]
 800d5dc:	ed8d 2a0b 	vstr	s4, [sp, #44]	@ 0x2c
 800d5e0:	edcd 2a0c 	vstr	s5, [sp, #48]	@ 0x30
 800d5e4:	ed8d 3a0d 	vstr	s6, [sp, #52]	@ 0x34
 800d5e8:	edcd 3a0e 	vstr	s7, [sp, #56]	@ 0x38
 800d5ec:	ed8d 4a0f 	vstr	s8, [sp, #60]	@ 0x3c
 800d5f0:	edcd 4a10 	vstr	s9, [sp, #64]	@ 0x40
 800d5f4:	ed8d 5a11 	vstr	s10, [sp, #68]	@ 0x44
 800d5f8:	edcd 5a12 	vstr	s11, [sp, #72]	@ 0x48
 800d5fc:	ed8d 6a13 	vstr	s12, [sp, #76]	@ 0x4c
 800d600:	edcd 6a14 	vstr	s13, [sp, #80]	@ 0x50
 800d604:	ed8d 7a15 	vstr	s14, [sp, #84]	@ 0x54
 800d608:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
 800d60c:	9302      	str	r3, [sp, #8]
 800d60e:	4637      	mov	r7, r6
 800d610:	e010      	b.n	800d634 <kf_update+0xdc>
 800d612:	bf00      	nop
 800d614:	00000000 	.word	0x00000000
 800d618:	9a01      	ldr	r2, [sp, #4]
 800d61a:	9b02      	ldr	r3, [sp, #8]
 800d61c:	3204      	adds	r2, #4
 800d61e:	9201      	str	r2, [sp, #4]
 800d620:	9a03      	ldr	r2, [sp, #12]
 800d622:	3301      	adds	r3, #1
 800d624:	3204      	adds	r2, #4
 800d626:	2b0c      	cmp	r3, #12
 800d628:	9302      	str	r3, [sp, #8]
 800d62a:	9203      	str	r2, [sp, #12]
 800d62c:	f107 0704 	add.w	r7, r7, #4
 800d630:	f000 85de 	beq.w	800e1f0 <kf_update+0xc98>
 800d634:	9a04      	ldr	r2, [sp, #16]
 800d636:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800d63a:	9204      	str	r2, [sp, #16]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d0eb      	beq.n	800d618 <kf_update+0xc0>
 800d640:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 800d644:	ad17      	add	r5, sp, #92	@ 0x5c
 800d646:	edd7 da00 	vldr	s27, [r7]
 800d64a:	ed97 ea0c 	vldr	s28, [r7, #48]	@ 0x30
 800d64e:	edd7 ea18 	vldr	s29, [r7, #96]	@ 0x60
 800d652:	ed97 fa24 	vldr	s30, [r7, #144]	@ 0x90
 800d656:	edd7 fa30 	vldr	s31, [r7, #192]	@ 0xc0
 800d65a:	edd7 6a3c 	vldr	s13, [r7, #240]	@ 0xf0
 800d65e:	ed97 6a48 	vldr	s12, [r7, #288]	@ 0x120
 800d662:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 800d666:	ed97 5a60 	vldr	s10, [r7, #384]	@ 0x180
 800d66a:	9307      	str	r3, [sp, #28]
 800d66c:	ed8d 8a17 	vstr	s16, [sp, #92]	@ 0x5c
 800d670:	ed8d 8a18 	vstr	s16, [sp, #96]	@ 0x60
 800d674:	ed8d 8a19 	vstr	s16, [sp, #100]	@ 0x64
 800d678:	ed8d 8a1a 	vstr	s16, [sp, #104]	@ 0x68
 800d67c:	ed8d 8a1b 	vstr	s16, [sp, #108]	@ 0x6c
 800d680:	ed8d 8a1c 	vstr	s16, [sp, #112]	@ 0x70
 800d684:	ed8d 8a1d 	vstr	s16, [sp, #116]	@ 0x74
 800d688:	ed8d 8a1e 	vstr	s16, [sp, #120]	@ 0x78
 800d68c:	ed8d 8a1f 	vstr	s16, [sp, #124]	@ 0x7c
 800d690:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 800d694:	462a      	mov	r2, r5
 800d696:	ecb3 7a01 	vldmia	r3!, {s14}
 800d69a:	ecf2 7a01 	vldmia	r2!, {s15}
 800d69e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d6a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6a6:	d006      	beq.n	800d6b6 <kf_update+0x15e>
 800d6a8:	eef5 da40 	vcmp.f32	s27, #0.0
 800d6ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6b0:	bf18      	it	ne
 800d6b2:	eee7 7a2d 	vfmane.f32	s15, s14, s27
 800d6b6:	ed93 7a08 	vldr	s14, [r3, #32]
 800d6ba:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d6be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6c2:	d006      	beq.n	800d6d2 <kf_update+0x17a>
 800d6c4:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d6c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6cc:	bf18      	it	ne
 800d6ce:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800d6d2:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800d6d6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d6da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6de:	d006      	beq.n	800d6ee <kf_update+0x196>
 800d6e0:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d6e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6e8:	bf18      	it	ne
 800d6ea:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800d6ee:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 800d6f2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d6f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6fa:	d006      	beq.n	800d70a <kf_update+0x1b2>
 800d6fc:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d704:	bf18      	it	ne
 800d706:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800d70a:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800d70e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d716:	d006      	beq.n	800d726 <kf_update+0x1ce>
 800d718:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d71c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d720:	bf18      	it	ne
 800d722:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800d726:	ed93 7a2c 	vldr	s14, [r3, #176]	@ 0xb0
 800d72a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d72e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d732:	d006      	beq.n	800d742 <kf_update+0x1ea>
 800d734:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d73c:	bf18      	it	ne
 800d73e:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800d742:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800d746:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d74a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d74e:	d006      	beq.n	800d75e <kf_update+0x206>
 800d750:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d758:	bf18      	it	ne
 800d75a:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800d75e:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800d762:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d76a:	d006      	beq.n	800d77a <kf_update+0x222>
 800d76c:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d774:	bf18      	it	ne
 800d776:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800d77a:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 800d77e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d786:	d006      	beq.n	800d796 <kf_update+0x23e>
 800d788:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d78c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d790:	bf18      	it	ne
 800d792:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800d796:	4299      	cmp	r1, r3
 800d798:	ed42 7a01 	vstr	s15, [r2, #-4]
 800d79c:	f47f af7b 	bne.w	800d696 <kf_update+0x13e>
 800d7a0:	eef5 da40 	vcmp.f32	s27, #0.0
 800d7a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7a8:	eddd ba17 	vldr	s23, [sp, #92]	@ 0x5c
 800d7ac:	f000 84f8 	beq.w	800e1a0 <kf_update+0xc48>
 800d7b0:	eef5 ba40 	vcmp.f32	s23, #0.0
 800d7b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7b8:	f000 8520 	beq.w	800e1fc <kf_update+0xca4>
 800d7bc:	ee6b 7aad 	vmul.f32	s15, s23, s27
 800d7c0:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d7c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7c8:	ed9d ca18 	vldr	s24, [sp, #96]	@ 0x60
 800d7cc:	d006      	beq.n	800d7dc <kf_update+0x284>
 800d7ce:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800d7d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7d6:	bf18      	it	ne
 800d7d8:	eeec 7a0e 	vfmane.f32	s15, s24, s28
 800d7dc:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d7e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7e4:	ed9d aa19 	vldr	s20, [sp, #100]	@ 0x64
 800d7e8:	d006      	beq.n	800d7f8 <kf_update+0x2a0>
 800d7ea:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800d7ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7f2:	bf18      	it	ne
 800d7f4:	eeea 7a2e 	vfmane.f32	s15, s20, s29
 800d7f8:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d7fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d800:	ed9d da1a 	vldr	s26, [sp, #104]	@ 0x68
 800d804:	d006      	beq.n	800d814 <kf_update+0x2bc>
 800d806:	eeb5 da40 	vcmp.f32	s26, #0.0
 800d80a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d80e:	bf18      	it	ne
 800d810:	eeed 7a0f 	vfmane.f32	s15, s26, s30
 800d814:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d81c:	eddd ca1b 	vldr	s25, [sp, #108]	@ 0x6c
 800d820:	d006      	beq.n	800d830 <kf_update+0x2d8>
 800d822:	eef5 ca40 	vcmp.f32	s25, #0.0
 800d826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d82a:	bf18      	it	ne
 800d82c:	eeec 7aaf 	vfmane.f32	s15, s25, s31
 800d830:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d838:	eddd aa1c 	vldr	s21, [sp, #112]	@ 0x70
 800d83c:	d006      	beq.n	800d84c <kf_update+0x2f4>
 800d83e:	eef5 aa40 	vcmp.f32	s21, #0.0
 800d842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d846:	bf18      	it	ne
 800d848:	eeea 7aa6 	vfmane.f32	s15, s21, s13
 800d84c:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d854:	ed9d ba1d 	vldr	s22, [sp, #116]	@ 0x74
 800d858:	d006      	beq.n	800d868 <kf_update+0x310>
 800d85a:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800d85e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d862:	bf18      	it	ne
 800d864:	eeeb 7a06 	vfmane.f32	s15, s22, s12
 800d868:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d86c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d870:	eddd 9a1e 	vldr	s19, [sp, #120]	@ 0x78
 800d874:	d006      	beq.n	800d884 <kf_update+0x32c>
 800d876:	eef5 9a40 	vcmp.f32	s19, #0.0
 800d87a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d87e:	bf18      	it	ne
 800d880:	eee9 7aa5 	vfmane.f32	s15, s19, s11
 800d884:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d88c:	ed9d 7a1f 	vldr	s14, [sp, #124]	@ 0x7c
 800d890:	d006      	beq.n	800d8a0 <kf_update+0x348>
 800d892:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d89a:	bf18      	it	ne
 800d89c:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800d8a0:	9b03      	ldr	r3, [sp, #12]
 800d8a2:	ed93 4a00 	vldr	s8, [r3]
 800d8a6:	9b02      	ldr	r3, [sp, #8]
 800d8a8:	ee77 7a84 	vadd.f32	s15, s15, s8
 800d8ac:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800d8b0:	ee84 9aa7 	vdiv.f32	s18, s9, s15
 800d8b4:	2b05      	cmp	r3, #5
 800d8b6:	ee69 ba2b 	vmul.f32	s23, s18, s23
 800d8ba:	ee29 ca0c 	vmul.f32	s24, s18, s24
 800d8be:	ee29 aa0a 	vmul.f32	s20, s18, s20
 800d8c2:	ee29 da0d 	vmul.f32	s26, s18, s26
 800d8c6:	ee69 ca2c 	vmul.f32	s25, s18, s25
 800d8ca:	ee69 aa2a 	vmul.f32	s21, s18, s21
 800d8ce:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800d8d2:	ee69 9a29 	vmul.f32	s19, s18, s19
 800d8d6:	ee29 9a07 	vmul.f32	s18, s18, s14
 800d8da:	edcd ba17 	vstr	s23, [sp, #92]	@ 0x5c
 800d8de:	ed8d ca18 	vstr	s24, [sp, #96]	@ 0x60
 800d8e2:	ed8d aa19 	vstr	s20, [sp, #100]	@ 0x64
 800d8e6:	ed8d da1a 	vstr	s26, [sp, #104]	@ 0x68
 800d8ea:	edcd ca1b 	vstr	s25, [sp, #108]	@ 0x6c
 800d8ee:	edcd aa1c 	vstr	s21, [sp, #112]	@ 0x70
 800d8f2:	ed8d ba1d 	vstr	s22, [sp, #116]	@ 0x74
 800d8f6:	edcd 9a1e 	vstr	s19, [sp, #120]	@ 0x78
 800d8fa:	ed8d 9a1f 	vstr	s18, [sp, #124]	@ 0x7c
 800d8fe:	f340 844b 	ble.w	800e198 <kf_update+0xc40>
 800d902:	eef5 da40 	vcmp.f32	s27, #0.0
 800d906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d90a:	f000 847b 	beq.w	800e204 <kf_update+0xcac>
 800d90e:	edd4 7a01 	vldr	s15, [r4, #4]
 800d912:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d91a:	f040 84d6 	bne.w	800e2ca <kf_update+0xd72>
 800d91e:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d926:	d008      	beq.n	800d93a <kf_update+0x3e2>
 800d928:	ed94 7a02 	vldr	s14, [r4, #8]
 800d92c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d934:	bf18      	it	ne
 800d936:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800d93a:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d93e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d942:	d008      	beq.n	800d956 <kf_update+0x3fe>
 800d944:	ed94 7a03 	vldr	s14, [r4, #12]
 800d948:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d94c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d950:	bf18      	it	ne
 800d952:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800d956:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d95a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d95e:	d008      	beq.n	800d972 <kf_update+0x41a>
 800d960:	ed94 7a04 	vldr	s14, [r4, #16]
 800d964:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d96c:	bf18      	it	ne
 800d96e:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800d972:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d97a:	d008      	beq.n	800d98e <kf_update+0x436>
 800d97c:	ed94 7a05 	vldr	s14, [r4, #20]
 800d980:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d988:	bf18      	it	ne
 800d98a:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800d98e:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d996:	d008      	beq.n	800d9aa <kf_update+0x452>
 800d998:	ed94 7a06 	vldr	s14, [r4, #24]
 800d99c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d9a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9a4:	bf18      	it	ne
 800d9a6:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800d9aa:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d9ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9b2:	d008      	beq.n	800d9c6 <kf_update+0x46e>
 800d9b4:	ed94 7a07 	vldr	s14, [r4, #28]
 800d9b8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d9bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9c0:	bf18      	it	ne
 800d9c2:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800d9c6:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d9ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9ce:	d008      	beq.n	800d9e2 <kf_update+0x48a>
 800d9d0:	ed94 7a08 	vldr	s14, [r4, #32]
 800d9d4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d9d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9dc:	bf18      	it	ne
 800d9de:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800d9e2:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d9e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9ea:	d008      	beq.n	800d9fe <kf_update+0x4a6>
 800d9ec:	ed94 7a09 	vldr	s14, [r4, #36]	@ 0x24
 800d9f0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d9f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9f8:	bf18      	it	ne
 800d9fa:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800d9fe:	9b01      	ldr	r3, [sp, #4]
 800da00:	edd3 8a00 	vldr	s17, [r3]
 800da04:	ee78 8ae7 	vsub.f32	s17, s17, s15
 800da08:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800da0c:	2100      	movs	r1, #0
 800da0e:	a868      	add	r0, sp, #416	@ 0x1a0
 800da10:	ed8d 5a09 	vstr	s10, [sp, #36]	@ 0x24
 800da14:	edcd 5a08 	vstr	s11, [sp, #32]
 800da18:	ed8d 6a06 	vstr	s12, [sp, #24]
 800da1c:	edcd 6a05 	vstr	s13, [sp, #20]
 800da20:	f005 fe3c 	bl	801369c <memset>
 800da24:	ab68      	add	r3, sp, #416	@ 0x1a0
 800da26:	ed9d 5a09 	vldr	s10, [sp, #36]	@ 0x24
 800da2a:	eddd 5a08 	vldr	s11, [sp, #32]
 800da2e:	ed9d 6a06 	vldr	s12, [sp, #24]
 800da32:	eddd 6a05 	vldr	s13, [sp, #20]
 800da36:	a971      	add	r1, sp, #452	@ 0x1c4
 800da38:	461a      	mov	r2, r3
 800da3a:	ecf5 7a01 	vldmia	r5!, {s15}
 800da3e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800da42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da46:	d062      	beq.n	800db0e <kf_update+0x5b6>
 800da48:	eef5 da40 	vcmp.f32	s27, #0.0
 800da4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da50:	d005      	beq.n	800da5e <kf_update+0x506>
 800da52:	ed92 7a00 	vldr	s14, [r2]
 800da56:	eea7 7aad 	vfma.f32	s14, s15, s27
 800da5a:	ed82 7a00 	vstr	s14, [r2]
 800da5e:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800da62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da66:	d005      	beq.n	800da74 <kf_update+0x51c>
 800da68:	ed92 7a09 	vldr	s14, [r2, #36]	@ 0x24
 800da6c:	eea7 7a8e 	vfma.f32	s14, s15, s28
 800da70:	ed82 7a09 	vstr	s14, [r2, #36]	@ 0x24
 800da74:	eef5 ea40 	vcmp.f32	s29, #0.0
 800da78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da7c:	d005      	beq.n	800da8a <kf_update+0x532>
 800da7e:	ed92 7a12 	vldr	s14, [r2, #72]	@ 0x48
 800da82:	eea7 7aae 	vfma.f32	s14, s15, s29
 800da86:	ed82 7a12 	vstr	s14, [r2, #72]	@ 0x48
 800da8a:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800da8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da92:	d005      	beq.n	800daa0 <kf_update+0x548>
 800da94:	ed92 7a1b 	vldr	s14, [r2, #108]	@ 0x6c
 800da98:	eea7 7a8f 	vfma.f32	s14, s15, s30
 800da9c:	ed82 7a1b 	vstr	s14, [r2, #108]	@ 0x6c
 800daa0:	eef5 fa40 	vcmp.f32	s31, #0.0
 800daa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daa8:	d005      	beq.n	800dab6 <kf_update+0x55e>
 800daaa:	ed92 7a24 	vldr	s14, [r2, #144]	@ 0x90
 800daae:	eea7 7aaf 	vfma.f32	s14, s15, s31
 800dab2:	ed82 7a24 	vstr	s14, [r2, #144]	@ 0x90
 800dab6:	eef5 6a40 	vcmp.f32	s13, #0.0
 800daba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dabe:	d005      	beq.n	800dacc <kf_update+0x574>
 800dac0:	ed92 7a2d 	vldr	s14, [r2, #180]	@ 0xb4
 800dac4:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800dac8:	ed82 7a2d 	vstr	s14, [r2, #180]	@ 0xb4
 800dacc:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800dad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dad4:	d005      	beq.n	800dae2 <kf_update+0x58a>
 800dad6:	ed92 7a36 	vldr	s14, [r2, #216]	@ 0xd8
 800dada:	eea7 7a86 	vfma.f32	s14, s15, s12
 800dade:	ed82 7a36 	vstr	s14, [r2, #216]	@ 0xd8
 800dae2:	eef5 5a40 	vcmp.f32	s11, #0.0
 800dae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daea:	d005      	beq.n	800daf8 <kf_update+0x5a0>
 800daec:	ed92 7a3f 	vldr	s14, [r2, #252]	@ 0xfc
 800daf0:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800daf4:	ed82 7a3f 	vstr	s14, [r2, #252]	@ 0xfc
 800daf8:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800dafc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db00:	d005      	beq.n	800db0e <kf_update+0x5b6>
 800db02:	ed92 7a48 	vldr	s14, [r2, #288]	@ 0x120
 800db06:	eea7 7a85 	vfma.f32	s14, s15, s10
 800db0a:	ed82 7a48 	vstr	s14, [r2, #288]	@ 0x120
 800db0e:	3204      	adds	r2, #4
 800db10:	428a      	cmp	r2, r1
 800db12:	d192      	bne.n	800da3a <kf_update+0x4e2>
 800db14:	adb9      	add	r5, sp, #740	@ 0x2e4
 800db16:	e9cd 5305 	strd	r5, r3, [sp, #20]
 800db1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800db1e:	a968      	add	r1, sp, #416	@ 0x1a0
 800db20:	462a      	mov	r2, r5
 800db22:	f04f 0b06 	mov.w	fp, #6
 800db26:	f04f 0a03 	mov.w	sl, #3
 800db2a:	f04f 0902 	mov.w	r9, #2
 800db2e:	f04f 0804 	mov.w	r8, #4
 800db32:	f04f 0e05 	mov.w	lr, #5
 800db36:	f04f 0c07 	mov.w	ip, #7
 800db3a:	2608      	movs	r6, #8
 800db3c:	2000      	movs	r0, #0
 800db3e:	ed82 8a00 	vstr	s16, [r2]
 800db42:	2800      	cmp	r0, #0
 800db44:	f000 8198 	beq.w	800de78 <kf_update+0x920>
 800db48:	edd1 7a00 	vldr	s15, [r1]
 800db4c:	ed82 8a01 	vstr	s16, [r2, #4]
 800db50:	eef1 7a67 	vneg.f32	s15, s15
 800db54:	2801      	cmp	r0, #1
 800db56:	edc1 7a00 	vstr	s15, [r1]
 800db5a:	f000 8255 	beq.w	800e008 <kf_update+0xab0>
 800db5e:	edd1 7a01 	vldr	s15, [r1, #4]
 800db62:	ed82 8a02 	vstr	s16, [r2, #8]
 800db66:	eef1 7a67 	vneg.f32	s15, s15
 800db6a:	2802      	cmp	r0, #2
 800db6c:	edc1 7a01 	vstr	s15, [r1, #4]
 800db70:	f000 81f2 	beq.w	800df58 <kf_update+0xa00>
 800db74:	ab68      	add	r3, sp, #416	@ 0x1a0
 800db76:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800db7a:	edd5 7a00 	vldr	s15, [r5]
 800db7e:	ed82 8a03 	vstr	s16, [r2, #12]
 800db82:	eef1 7a67 	vneg.f32	s15, s15
 800db86:	2803      	cmp	r0, #3
 800db88:	edc5 7a00 	vstr	s15, [r5]
 800db8c:	f040 8280 	bne.w	800e090 <kf_update+0xb38>
 800db90:	edd1 7a03 	vldr	s15, [r1, #12]
 800db94:	ed8d 8ad8 	vstr	s16, [sp, #864]	@ 0x360
 800db98:	ee77 7a67 	vsub.f32	s15, s14, s15
 800db9c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800db9e:	edc1 7a03 	vstr	s15, [r1, #12]
 800dba2:	eddd 7a87 	vldr	s15, [sp, #540]	@ 0x21c
 800dba6:	ed82 8a05 	vstr	s16, [r2, #20]
 800dbaa:	eef1 7a67 	vneg.f32	s15, s15
 800dbae:	edcd 7a87 	vstr	s15, [sp, #540]	@ 0x21c
 800dbb2:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800dbb6:	edd5 7a00 	vldr	s15, [r5]
 800dbba:	ed82 8a06 	vstr	s16, [r2, #24]
 800dbbe:	eef1 7a67 	vneg.f32	s15, s15
 800dbc2:	edc5 7a00 	vstr	s15, [r5]
 800dbc6:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800dbca:	edd5 7a00 	vldr	s15, [r5]
 800dbce:	ed82 8a07 	vstr	s16, [r2, #28]
 800dbd2:	eef1 7a67 	vneg.f32	s15, s15
 800dbd6:	edc5 7a00 	vstr	s15, [r5]
 800dbda:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dbdc:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800dbe0:	edd5 7a00 	vldr	s15, [r5]
 800dbe4:	ed82 8a08 	vstr	s16, [r2, #32]
 800dbe8:	eef1 7a67 	vneg.f32	s15, s15
 800dbec:	2808      	cmp	r0, #8
 800dbee:	edc5 7a00 	vstr	s15, [r5]
 800dbf2:	f040 818f 	bne.w	800df14 <kf_update+0x9bc>
 800dbf6:	aa68      	add	r2, sp, #416	@ 0x1a0
 800dbf8:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800dbfc:	ed92 7a00 	vldr	s14, [r2]
 800dc00:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800dc04:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dc08:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800dc0c:	edc2 7a00 	vstr	s15, [r2]
 800dc10:	2600      	movs	r6, #0
 800dc12:	f504 70a2 	add.w	r0, r4, #324	@ 0x144
 800dc16:	ecf3 3a01 	vldmia	r3!, {s7}
 800dc1a:	ed93 4a08 	vldr	s8, [r3, #32]
 800dc1e:	edd3 4a11 	vldr	s9, [r3, #68]	@ 0x44
 800dc22:	ed93 5a1a 	vldr	s10, [r3, #104]	@ 0x68
 800dc26:	edd3 5a23 	vldr	s11, [r3, #140]	@ 0x8c
 800dc2a:	ed93 6a2c 	vldr	s12, [r3, #176]	@ 0xb0
 800dc2e:	edd3 6a35 	vldr	s13, [r3, #212]	@ 0xd4
 800dc32:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800dc36:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800dc3a:	4629      	mov	r1, r5
 800dc3c:	4622      	mov	r2, r4
 800dc3e:	eef5 3a40 	vcmp.f32	s7, #0.0
 800dc42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc46:	d00c      	beq.n	800dc62 <kf_update+0x70a>
 800dc48:	ed92 3a0a 	vldr	s6, [r2, #40]	@ 0x28
 800dc4c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc54:	d005      	beq.n	800dc62 <kf_update+0x70a>
 800dc56:	edd1 2a00 	vldr	s5, [r1]
 800dc5a:	eee3 2a83 	vfma.f32	s5, s7, s6
 800dc5e:	edc1 2a00 	vstr	s5, [r1]
 800dc62:	eeb5 4a40 	vcmp.f32	s8, #0.0
 800dc66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc6a:	d00c      	beq.n	800dc86 <kf_update+0x72e>
 800dc6c:	ed92 3a0b 	vldr	s6, [r2, #44]	@ 0x2c
 800dc70:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc78:	d005      	beq.n	800dc86 <kf_update+0x72e>
 800dc7a:	edd1 2a00 	vldr	s5, [r1]
 800dc7e:	eee4 2a03 	vfma.f32	s5, s8, s6
 800dc82:	edc1 2a00 	vstr	s5, [r1]
 800dc86:	eef5 4a40 	vcmp.f32	s9, #0.0
 800dc8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc8e:	d00c      	beq.n	800dcaa <kf_update+0x752>
 800dc90:	ed92 3a0c 	vldr	s6, [r2, #48]	@ 0x30
 800dc94:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc9c:	d005      	beq.n	800dcaa <kf_update+0x752>
 800dc9e:	edd1 2a00 	vldr	s5, [r1]
 800dca2:	eee4 2a83 	vfma.f32	s5, s9, s6
 800dca6:	edc1 2a00 	vstr	s5, [r1]
 800dcaa:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800dcae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcb2:	d00c      	beq.n	800dcce <kf_update+0x776>
 800dcb4:	ed92 3a0d 	vldr	s6, [r2, #52]	@ 0x34
 800dcb8:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dcbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcc0:	d005      	beq.n	800dcce <kf_update+0x776>
 800dcc2:	edd1 2a00 	vldr	s5, [r1]
 800dcc6:	eee5 2a03 	vfma.f32	s5, s10, s6
 800dcca:	edc1 2a00 	vstr	s5, [r1]
 800dcce:	eef5 5a40 	vcmp.f32	s11, #0.0
 800dcd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcd6:	d00c      	beq.n	800dcf2 <kf_update+0x79a>
 800dcd8:	ed92 3a0e 	vldr	s6, [r2, #56]	@ 0x38
 800dcdc:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dce4:	d005      	beq.n	800dcf2 <kf_update+0x79a>
 800dce6:	edd1 2a00 	vldr	s5, [r1]
 800dcea:	eee5 2a83 	vfma.f32	s5, s11, s6
 800dcee:	edc1 2a00 	vstr	s5, [r1]
 800dcf2:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800dcf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcfa:	d00c      	beq.n	800dd16 <kf_update+0x7be>
 800dcfc:	ed92 3a0f 	vldr	s6, [r2, #60]	@ 0x3c
 800dd00:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dd04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd08:	d005      	beq.n	800dd16 <kf_update+0x7be>
 800dd0a:	edd1 2a00 	vldr	s5, [r1]
 800dd0e:	eee6 2a03 	vfma.f32	s5, s12, s6
 800dd12:	edc1 2a00 	vstr	s5, [r1]
 800dd16:	eef5 6a40 	vcmp.f32	s13, #0.0
 800dd1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd1e:	d00c      	beq.n	800dd3a <kf_update+0x7e2>
 800dd20:	ed92 3a10 	vldr	s6, [r2, #64]	@ 0x40
 800dd24:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dd28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd2c:	d005      	beq.n	800dd3a <kf_update+0x7e2>
 800dd2e:	edd1 2a00 	vldr	s5, [r1]
 800dd32:	eee6 2a83 	vfma.f32	s5, s13, s6
 800dd36:	edc1 2a00 	vstr	s5, [r1]
 800dd3a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dd3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd42:	d00c      	beq.n	800dd5e <kf_update+0x806>
 800dd44:	ed92 3a11 	vldr	s6, [r2, #68]	@ 0x44
 800dd48:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dd4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd50:	d005      	beq.n	800dd5e <kf_update+0x806>
 800dd52:	edd1 2a00 	vldr	s5, [r1]
 800dd56:	eee7 2a03 	vfma.f32	s5, s14, s6
 800dd5a:	edc1 2a00 	vstr	s5, [r1]
 800dd5e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dd62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd66:	d00c      	beq.n	800dd82 <kf_update+0x82a>
 800dd68:	ed92 3a12 	vldr	s6, [r2, #72]	@ 0x48
 800dd6c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dd70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd74:	d005      	beq.n	800dd82 <kf_update+0x82a>
 800dd76:	edd1 2a00 	vldr	s5, [r1]
 800dd7a:	eee7 2a83 	vfma.f32	s5, s15, s6
 800dd7e:	edc1 2a00 	vstr	s5, [r1]
 800dd82:	3224      	adds	r2, #36	@ 0x24
 800dd84:	4282      	cmp	r2, r0
 800dd86:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800dd8a:	f47f af58 	bne.w	800dc3e <kf_update+0x6e6>
 800dd8e:	3601      	adds	r6, #1
 800dd90:	2e09      	cmp	r6, #9
 800dd92:	f105 0504 	add.w	r5, r5, #4
 800dd96:	f47f af3e 	bne.w	800dc16 <kf_update+0x6be>
 800dd9a:	9807      	ldr	r0, [sp, #28]
 800dd9c:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800dda0:	a9b9      	add	r1, sp, #740	@ 0x2e4
 800dda2:	f005 fcad 	bl	8013700 <memcpy>
 800dda6:	eef5 ba40 	vcmp.f32	s23, #0.0
 800ddaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddae:	f000 81a3 	beq.w	800e0f8 <kf_update+0xba0>
 800ddb2:	eef5 8a40 	vcmp.f32	s17, #0.0
 800ddb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddba:	f000 819d 	beq.w	800e0f8 <kf_update+0xba0>
 800ddbe:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800ddc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddc6:	ee68 baab 	vmul.f32	s23, s17, s23
 800ddca:	f000 826f 	beq.w	800e2ac <kf_update+0xd54>
 800ddce:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800ddd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddd6:	ee2c ca28 	vmul.f32	s24, s24, s17
 800ddda:	f000 8264 	beq.w	800e2a6 <kf_update+0xd4e>
 800ddde:	eeb5 da40 	vcmp.f32	s26, #0.0
 800dde2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dde6:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800ddea:	f000 8257 	beq.w	800e29c <kf_update+0xd44>
 800ddee:	eef5 ca40 	vcmp.f32	s25, #0.0
 800ddf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddf6:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800ddfa:	eeb0 aa4c 	vmov.f32	s20, s24
 800ddfe:	f040 8272 	bne.w	800e2e6 <kf_update+0xd8e>
 800de02:	eef0 ca47 	vmov.f32	s25, s14
 800de06:	eeb0 da67 	vmov.f32	s26, s15
 800de0a:	eef5 aa40 	vcmp.f32	s21, #0.0
 800de0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de12:	f000 81a8 	beq.w	800e166 <kf_update+0xc0e>
 800de16:	eef5 8a40 	vcmp.f32	s17, #0.0
 800de1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de1e:	f000 8232 	beq.w	800e286 <kf_update+0xd2e>
 800de22:	eddf 7ae1 	vldr	s15, [pc, #900]	@ 800e1a8 <kf_update+0xc50>
 800de26:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800de2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de2e:	ee28 7aaa 	vmul.f32	s14, s17, s21
 800de32:	f040 81bb 	bne.w	800e1ac <kf_update+0xc54>
 800de36:	eeb0 ba47 	vmov.f32	s22, s14
 800de3a:	eef0 aa67 	vmov.f32	s21, s15
 800de3e:	eef5 9a40 	vcmp.f32	s19, #0.0
 800de42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de46:	f000 81bf 	beq.w	800e1c8 <kf_update+0xc70>
 800de4a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800de4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de52:	f000 821b 	beq.w	800e28c <kf_update+0xd34>
 800de56:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800de5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de5e:	eddf 7ad2 	vldr	s15, [pc, #840]	@ 800e1a8 <kf_update+0xc50>
 800de62:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800de66:	f040 826b 	bne.w	800e340 <kf_update+0xde8>
 800de6a:	eef0 8a49 	vmov.f32	s17, s18
 800de6e:	eef0 9a67 	vmov.f32	s19, s15
 800de72:	eeb0 9a47 	vmov.f32	s18, s14
 800de76:	e1cb      	b.n	800e210 <kf_update+0xcb8>
 800de78:	eddd 7a69 	vldr	s15, [sp, #420]	@ 0x1a4
 800de7c:	eddd 6a68 	vldr	s13, [sp, #416]	@ 0x1a0
 800de80:	ed8d 8aba 	vstr	s16, [sp, #744]	@ 0x2e8
 800de84:	ab68      	add	r3, sp, #416	@ 0x1a0
 800de86:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800de8a:	eef1 7a67 	vneg.f32	s15, s15
 800de8e:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800de92:	edd5 7a00 	vldr	s15, [r5]
 800de96:	ed82 8a02 	vstr	s16, [r2, #8]
 800de9a:	eef1 7a67 	vneg.f32	s15, s15
 800de9e:	edc5 7a00 	vstr	s15, [r5]
 800dea2:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800dea6:	edd5 7a00 	vldr	s15, [r5]
 800deaa:	ed82 8a03 	vstr	s16, [r2, #12]
 800deae:	ee77 6a66 	vsub.f32	s13, s14, s13
 800deb2:	eef1 7a67 	vneg.f32	s15, s15
 800deb6:	edcd 6a68 	vstr	s13, [sp, #416]	@ 0x1a0
 800deba:	ed82 8a04 	vstr	s16, [r2, #16]
 800debe:	edc5 7a00 	vstr	s15, [r5]
 800dec2:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dec4:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800dec8:	edd5 7a00 	vldr	s15, [r5]
 800decc:	ed82 8a05 	vstr	s16, [r2, #20]
 800ded0:	eef1 7a67 	vneg.f32	s15, s15
 800ded4:	2805      	cmp	r0, #5
 800ded6:	edc5 7a00 	vstr	s15, [r5]
 800deda:	f040 80ba 	bne.w	800e052 <kf_update+0xafa>
 800dede:	edd1 7a05 	vldr	s15, [r1, #20]
 800dee2:	ed8d 8aec 	vstr	s16, [sp, #944]	@ 0x3b0
 800dee6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800deea:	ab68      	add	r3, sp, #416	@ 0x1a0
 800deec:	edc1 7a05 	vstr	s15, [r1, #20]
 800def0:	eddd 7a9b 	vldr	s15, [sp, #620]	@ 0x26c
 800def4:	ed82 8a07 	vstr	s16, [r2, #28]
 800def8:	eef1 7a67 	vneg.f32	s15, s15
 800defc:	ed82 8a08 	vstr	s16, [r2, #32]
 800df00:	edcd 7a9b 	vstr	s15, [sp, #620]	@ 0x26c
 800df04:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800df08:	edd5 7a00 	vldr	s15, [r5]
 800df0c:	eef1 7a67 	vneg.f32	s15, s15
 800df10:	edc5 7a00 	vstr	s15, [r5]
 800df14:	ab68      	add	r3, sp, #416	@ 0x1a0
 800df16:	eb03 0586 	add.w	r5, r3, r6, lsl #2
 800df1a:	edd5 7a00 	vldr	s15, [r5]
 800df1e:	3001      	adds	r0, #1
 800df20:	eef1 7a67 	vneg.f32	s15, s15
 800df24:	2809      	cmp	r0, #9
 800df26:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 800df2a:	f10c 0c09 	add.w	ip, ip, #9
 800df2e:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800df32:	f10e 0e09 	add.w	lr, lr, #9
 800df36:	f108 0809 	add.w	r8, r8, #9
 800df3a:	f109 0909 	add.w	r9, r9, #9
 800df3e:	f10a 0a09 	add.w	sl, sl, #9
 800df42:	f10b 0b09 	add.w	fp, fp, #9
 800df46:	f106 0609 	add.w	r6, r6, #9
 800df4a:	edc5 7a00 	vstr	s15, [r5]
 800df4e:	f47f adf6 	bne.w	800db3e <kf_update+0x5e6>
 800df52:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800df56:	e65b      	b.n	800dc10 <kf_update+0x6b8>
 800df58:	edd1 7a02 	vldr	s15, [r1, #8]
 800df5c:	ed8d 8ace 	vstr	s16, [sp, #824]	@ 0x338
 800df60:	ee77 7a67 	vsub.f32	s15, s14, s15
 800df64:	ab68      	add	r3, sp, #416	@ 0x1a0
 800df66:	edc1 7a02 	vstr	s15, [r1, #8]
 800df6a:	eddd 7a7d 	vldr	s15, [sp, #500]	@ 0x1f4
 800df6e:	ed82 8a04 	vstr	s16, [r2, #16]
 800df72:	eef1 7a67 	vneg.f32	s15, s15
 800df76:	edcd 7a7d 	vstr	s15, [sp, #500]	@ 0x1f4
 800df7a:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800df7e:	edd5 7a00 	vldr	s15, [r5]
 800df82:	ed82 8a05 	vstr	s16, [r2, #20]
 800df86:	eef1 7a67 	vneg.f32	s15, s15
 800df8a:	edc5 7a00 	vstr	s15, [r5]
 800df8e:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800df92:	edd5 7a00 	vldr	s15, [r5]
 800df96:	ed82 8a06 	vstr	s16, [r2, #24]
 800df9a:	eef1 7a67 	vneg.f32	s15, s15
 800df9e:	edc5 7a00 	vstr	s15, [r5]
 800dfa2:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dfa4:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800dfa8:	edd5 7a00 	vldr	s15, [r5]
 800dfac:	ed82 8a07 	vstr	s16, [r2, #28]
 800dfb0:	eef1 7a67 	vneg.f32	s15, s15
 800dfb4:	2807      	cmp	r0, #7
 800dfb6:	edc5 7a00 	vstr	s15, [r5]
 800dfba:	f47f ae0e 	bne.w	800dbda <kf_update+0x682>
 800dfbe:	edd1 7a07 	vldr	s15, [r1, #28]
 800dfc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dfc6:	f50d 6380 	add.w	r3, sp, #1024	@ 0x400
 800dfca:	ed83 8a00 	vstr	s16, [r3]
 800dfce:	edc1 7a07 	vstr	s15, [r1, #28]
 800dfd2:	2547      	movs	r5, #71	@ 0x47
 800dfd4:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dfd6:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800dfda:	edd5 7a00 	vldr	s15, [r5]
 800dfde:	eef1 7a67 	vneg.f32	s15, s15
 800dfe2:	3001      	adds	r0, #1
 800dfe4:	edc5 7a00 	vstr	s15, [r5]
 800dfe8:	3224      	adds	r2, #36	@ 0x24
 800dfea:	3609      	adds	r6, #9
 800dfec:	f10c 0c09 	add.w	ip, ip, #9
 800dff0:	3124      	adds	r1, #36	@ 0x24
 800dff2:	f10e 0e09 	add.w	lr, lr, #9
 800dff6:	f108 0809 	add.w	r8, r8, #9
 800dffa:	f109 0909 	add.w	r9, r9, #9
 800dffe:	f10a 0a09 	add.w	sl, sl, #9
 800e002:	f10b 0b09 	add.w	fp, fp, #9
 800e006:	e59a      	b.n	800db3e <kf_update+0x5e6>
 800e008:	edd1 7a01 	vldr	s15, [r1, #4]
 800e00c:	ed8d 8ac4 	vstr	s16, [sp, #784]	@ 0x310
 800e010:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e014:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e016:	edc1 7a01 	vstr	s15, [r1, #4]
 800e01a:	eddd 7a73 	vldr	s15, [sp, #460]	@ 0x1cc
 800e01e:	ed82 8a03 	vstr	s16, [r2, #12]
 800e022:	eef1 7a67 	vneg.f32	s15, s15
 800e026:	edcd 7a73 	vstr	s15, [sp, #460]	@ 0x1cc
 800e02a:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800e02e:	edd5 7a00 	vldr	s15, [r5]
 800e032:	ed82 8a04 	vstr	s16, [r2, #16]
 800e036:	eef1 7a67 	vneg.f32	s15, s15
 800e03a:	edc5 7a00 	vstr	s15, [r5]
 800e03e:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800e042:	edd5 7a00 	vldr	s15, [r5]
 800e046:	ed82 8a05 	vstr	s16, [r2, #20]
 800e04a:	eef1 7a67 	vneg.f32	s15, s15
 800e04e:	edc5 7a00 	vstr	s15, [r5]
 800e052:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e054:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800e058:	edd5 7a00 	vldr	s15, [r5]
 800e05c:	ed82 8a06 	vstr	s16, [r2, #24]
 800e060:	eef1 7a67 	vneg.f32	s15, s15
 800e064:	2806      	cmp	r0, #6
 800e066:	edc5 7a00 	vstr	s15, [r5]
 800e06a:	d19a      	bne.n	800dfa2 <kf_update+0xa4a>
 800e06c:	edd1 7a06 	vldr	s15, [r1, #24]
 800e070:	ed8d 8af6 	vstr	s16, [sp, #984]	@ 0x3d8
 800e074:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e078:	ed82 8a08 	vstr	s16, [r2, #32]
 800e07c:	edc1 7a06 	vstr	s15, [r1, #24]
 800e080:	eddd 7aa5 	vldr	s15, [sp, #660]	@ 0x294
 800e084:	eef1 7a67 	vneg.f32	s15, s15
 800e088:	edcd 7aa5 	vstr	s15, [sp, #660]	@ 0x294
 800e08c:	4635      	mov	r5, r6
 800e08e:	e7a1      	b.n	800dfd4 <kf_update+0xa7c>
 800e090:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e092:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800e096:	edd5 7a00 	vldr	s15, [r5]
 800e09a:	ed82 8a04 	vstr	s16, [r2, #16]
 800e09e:	eef1 7a67 	vneg.f32	s15, s15
 800e0a2:	2804      	cmp	r0, #4
 800e0a4:	edc5 7a00 	vstr	s15, [r5]
 800e0a8:	f47f af0b 	bne.w	800dec2 <kf_update+0x96a>
 800e0ac:	edd1 7a04 	vldr	s15, [r1, #16]
 800e0b0:	ed8d 8ae2 	vstr	s16, [sp, #904]	@ 0x388
 800e0b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e0b8:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e0ba:	edc1 7a04 	vstr	s15, [r1, #16]
 800e0be:	eddd 7a91 	vldr	s15, [sp, #580]	@ 0x244
 800e0c2:	ed82 8a06 	vstr	s16, [r2, #24]
 800e0c6:	eef1 7a67 	vneg.f32	s15, s15
 800e0ca:	edcd 7a91 	vstr	s15, [sp, #580]	@ 0x244
 800e0ce:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800e0d2:	edd5 7a00 	vldr	s15, [r5]
 800e0d6:	ed82 8a07 	vstr	s16, [r2, #28]
 800e0da:	eef1 7a67 	vneg.f32	s15, s15
 800e0de:	edc5 7a00 	vstr	s15, [r5]
 800e0e2:	ed82 8a08 	vstr	s16, [r2, #32]
 800e0e6:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800e0ea:	edd5 7a00 	vldr	s15, [r5]
 800e0ee:	eef1 7a67 	vneg.f32	s15, s15
 800e0f2:	edc5 7a00 	vstr	s15, [r5]
 800e0f6:	e70d      	b.n	800df14 <kf_update+0x9bc>
 800e0f8:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800e0fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e100:	d005      	beq.n	800e10e <kf_update+0xbb6>
 800e102:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e10a:	f040 80fa 	bne.w	800e302 <kf_update+0xdaa>
 800e10e:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e116:	d068      	beq.n	800e1ea <kf_update+0xc92>
 800e118:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e11c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e120:	f040 8117 	bne.w	800e352 <kf_update+0xdfa>
 800e124:	eeb0 aa68 	vmov.f32	s20, s17
 800e128:	eef0 ba68 	vmov.f32	s23, s17
 800e12c:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e134:	d007      	beq.n	800e146 <kf_update+0xbee>
 800e136:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e13a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e13e:	f040 80c8 	bne.w	800e2d2 <kf_update+0xd7a>
 800e142:	eeb0 da68 	vmov.f32	s26, s17
 800e146:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e14a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e14e:	f43f ae5c 	beq.w	800de0a <kf_update+0x8b2>
 800e152:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e15a:	f040 80f7 	bne.w	800e34c <kf_update+0xdf4>
 800e15e:	eef0 aa68 	vmov.f32	s21, s17
 800e162:	eef0 ca68 	vmov.f32	s25, s17
 800e166:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800e16a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e16e:	f43f ae66 	beq.w	800de3e <kf_update+0x8e6>
 800e172:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e17a:	f040 80cd 	bne.w	800e318 <kf_update+0xdc0>
 800e17e:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e186:	f000 8086 	beq.w	800e296 <kf_update+0xd3e>
 800e18a:	eeb0 9a68 	vmov.f32	s18, s17
 800e18e:	eef0 9a68 	vmov.f32	s19, s17
 800e192:	eeb0 ba68 	vmov.f32	s22, s17
 800e196:	e03b      	b.n	800e210 <kf_update+0xcb8>
 800e198:	9b01      	ldr	r3, [sp, #4]
 800e19a:	edd3 8a00 	vldr	s17, [r3]
 800e19e:	e433      	b.n	800da08 <kf_update+0x4b0>
 800e1a0:	eef0 7a6d 	vmov.f32	s15, s27
 800e1a4:	f7ff bb0c 	b.w	800d7c0 <kf_update+0x268>
 800e1a8:	00000000 	.word	0x00000000
 800e1ac:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e1b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1b4:	eef0 aa67 	vmov.f32	s21, s15
 800e1b8:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800e1bc:	f040 80b6 	bne.w	800e32c <kf_update+0xdd4>
 800e1c0:	eef0 9a67 	vmov.f32	s19, s15
 800e1c4:	eeb0 ba47 	vmov.f32	s22, s14
 800e1c8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e1cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1d0:	d01c      	beq.n	800e20c <kf_update+0xcb4>
 800e1d2:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e1d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1da:	d051      	beq.n	800e280 <kf_update+0xd28>
 800e1dc:	ed1f 7a0e 	vldr	s14, [pc, #-56]	@ 800e1a8 <kf_update+0xc50>
 800e1e0:	ee68 8a89 	vmul.f32	s17, s17, s18
 800e1e4:	eeb0 9a47 	vmov.f32	s18, s14
 800e1e8:	e012      	b.n	800e210 <kf_update+0xcb8>
 800e1ea:	eef0 ba4a 	vmov.f32	s23, s20
 800e1ee:	e79d      	b.n	800e12c <kf_update+0xbd4>
 800e1f0:	f20d 4d2c 	addw	sp, sp, #1068	@ 0x42c
 800e1f4:	ecbd 8b10 	vpop	{d8-d15}
 800e1f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1fc:	eef0 7a6b 	vmov.f32	s15, s23
 800e200:	f7ff bade 	b.w	800d7c0 <kf_update+0x268>
 800e204:	eef0 7a6d 	vmov.f32	s15, s27
 800e208:	f7ff bb89 	b.w	800d91e <kf_update+0x3c6>
 800e20c:	eef0 8a49 	vmov.f32	s17, s18
 800e210:	edd4 3a01 	vldr	s7, [r4, #4]
 800e214:	ed94 4a02 	vldr	s8, [r4, #8]
 800e218:	edd4 4a03 	vldr	s9, [r4, #12]
 800e21c:	ed94 5a04 	vldr	s10, [r4, #16]
 800e220:	edd4 5a05 	vldr	s11, [r4, #20]
 800e224:	ed94 6a06 	vldr	s12, [r4, #24]
 800e228:	edd4 6a07 	vldr	s13, [r4, #28]
 800e22c:	ed94 7a08 	vldr	s14, [r4, #32]
 800e230:	edd4 7a09 	vldr	s15, [r4, #36]	@ 0x24
 800e234:	ee73 3aab 	vadd.f32	s7, s7, s23
 800e238:	ee34 4a0a 	vadd.f32	s8, s8, s20
 800e23c:	ee74 4a8d 	vadd.f32	s9, s9, s26
 800e240:	ee35 5a2c 	vadd.f32	s10, s10, s25
 800e244:	ee75 5aaa 	vadd.f32	s11, s11, s21
 800e248:	ee36 6a0b 	vadd.f32	s12, s12, s22
 800e24c:	ee76 6aa9 	vadd.f32	s13, s13, s19
 800e250:	ee37 7a09 	vadd.f32	s14, s14, s18
 800e254:	ee77 7aa8 	vadd.f32	s15, s15, s17
 800e258:	edc4 3a01 	vstr	s7, [r4, #4]
 800e25c:	ed84 4a02 	vstr	s8, [r4, #8]
 800e260:	edc4 4a03 	vstr	s9, [r4, #12]
 800e264:	ed84 5a04 	vstr	s10, [r4, #16]
 800e268:	edc4 5a05 	vstr	s11, [r4, #20]
 800e26c:	ed84 6a06 	vstr	s12, [r4, #24]
 800e270:	edc4 6a07 	vstr	s13, [r4, #28]
 800e274:	ed84 7a08 	vstr	s14, [r4, #32]
 800e278:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 800e27c:	f7ff b9cc 	b.w	800d618 <kf_update+0xc0>
 800e280:	eeb0 9a68 	vmov.f32	s18, s17
 800e284:	e7c4      	b.n	800e210 <kf_update+0xcb8>
 800e286:	eef0 aa68 	vmov.f32	s21, s17
 800e28a:	e76c      	b.n	800e166 <kf_update+0xc0e>
 800e28c:	eeb0 9a68 	vmov.f32	s18, s17
 800e290:	eef0 9a68 	vmov.f32	s19, s17
 800e294:	e7bc      	b.n	800e210 <kf_update+0xcb8>
 800e296:	eeb0 ba69 	vmov.f32	s22, s19
 800e29a:	e795      	b.n	800e1c8 <kf_update+0xc70>
 800e29c:	eeb0 da67 	vmov.f32	s26, s15
 800e2a0:	eeb0 aa4c 	vmov.f32	s20, s24
 800e2a4:	e74f      	b.n	800e146 <kf_update+0xbee>
 800e2a6:	eeb0 aa4c 	vmov.f32	s20, s24
 800e2aa:	e73f      	b.n	800e12c <kf_update+0xbd4>
 800e2ac:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e2b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2b4:	f43f af3a 	beq.w	800e12c <kf_update+0xbd4>
 800e2b8:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e2bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2c0:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e2c4:	f47f ad93 	bne.w	800ddee <kf_update+0x896>
 800e2c8:	e7e8      	b.n	800e29c <kf_update+0xd44>
 800e2ca:	ee67 7aad 	vmul.f32	s15, s15, s27
 800e2ce:	f7ff bb26 	b.w	800d91e <kf_update+0x3c6>
 800e2d2:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e2d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2da:	ed5f 7a4d 	vldr	s15, [pc, #-308]	@ 800e1a8 <kf_update+0xc50>
 800e2de:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800e2e2:	f43f ad8e 	beq.w	800de02 <kf_update+0x8aa>
 800e2e6:	eeb0 da67 	vmov.f32	s26, s15
 800e2ea:	eef5 aa40 	vcmp.f32	s21, #0.0
 800e2ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2f2:	ee68 7aac 	vmul.f32	s15, s17, s25
 800e2f6:	d126      	bne.n	800e346 <kf_update+0xdee>
 800e2f8:	eef0 aa67 	vmov.f32	s21, s15
 800e2fc:	eef0 ca47 	vmov.f32	s25, s14
 800e300:	e731      	b.n	800e166 <kf_update+0xc0e>
 800e302:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e30a:	ed5f ba59 	vldr	s23, [pc, #-356]	@ 800e1a8 <kf_update+0xc50>
 800e30e:	ee2c ca28 	vmul.f32	s24, s24, s17
 800e312:	f47f ad64 	bne.w	800ddde <kf_update+0x886>
 800e316:	e7c6      	b.n	800e2a6 <kf_update+0xd4e>
 800e318:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e31c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e320:	ed1f 7a5f 	vldr	s14, [pc, #-380]	@ 800e1a8 <kf_update+0xc50>
 800e324:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800e328:	f43f af4a 	beq.w	800e1c0 <kf_update+0xc68>
 800e32c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e334:	eeb0 ba47 	vmov.f32	s22, s14
 800e338:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800e33c:	f43f ad95 	beq.w	800de6a <kf_update+0x912>
 800e340:	eef0 9a67 	vmov.f32	s19, s15
 800e344:	e74c      	b.n	800e1e0 <kf_update+0xc88>
 800e346:	eef0 ca47 	vmov.f32	s25, s14
 800e34a:	e56c      	b.n	800de26 <kf_update+0x8ce>
 800e34c:	ed1f 7a6a 	vldr	s14, [pc, #-424]	@ 800e1a8 <kf_update+0xc50>
 800e350:	e7cb      	b.n	800e2ea <kf_update+0xd92>
 800e352:	ed1f ca6b 	vldr	s24, [pc, #-428]	@ 800e1a8 <kf_update+0xc50>
 800e356:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e35a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e35e:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e362:	eef0 ba4c 	vmov.f32	s23, s24
 800e366:	f47f ad42 	bne.w	800ddee <kf_update+0x896>
 800e36a:	e797      	b.n	800e29c <kf_update+0xd44>

0800e36c <q2hpr>:
 800e36c:	b510      	push	{r4, lr}
 800e36e:	edd0 7a00 	vldr	s15, [r0]
 800e372:	edd0 5a01 	vldr	s11, [r0, #4]
 800e376:	ed90 7a02 	vldr	s14, [r0, #8]
 800e37a:	ed90 5a03 	vldr	s10, [r0, #12]
 800e37e:	ee67 0aa7 	vmul.f32	s1, s15, s15
 800e382:	ee25 6aa5 	vmul.f32	s12, s11, s11
 800e386:	ee65 6a87 	vmul.f32	s13, s11, s14
 800e38a:	ee25 0a65 	vnmul.f32	s0, s10, s11
 800e38e:	ed2d 8b08 	vpush	{d8-d11}
 800e392:	eea7 0a87 	vfma.f32	s0, s15, s14
 800e396:	460c      	mov	r4, r1
 800e398:	eee7 6a85 	vfma.f32	s13, s15, s10
 800e39c:	ee36 aa06 	vadd.f32	s20, s12, s12
 800e3a0:	ee70 0aa0 	vadd.f32	s1, s1, s1
 800e3a4:	ee27 6a07 	vmul.f32	s12, s14, s14
 800e3a8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e3ac:	ee27 7a05 	vmul.f32	s14, s14, s10
 800e3b0:	ee30 ba8a 	vadd.f32	s22, s1, s20
 800e3b4:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800e3b8:	ee76 aa06 	vadd.f32	s21, s12, s12
 800e3bc:	ee37 8aa7 	vadd.f32	s16, s15, s15
 800e3c0:	ee77 8a07 	vadd.f32	s17, s14, s14
 800e3c4:	ee70 9a00 	vadd.f32	s19, s0, s0
 800e3c8:	ee36 9aa6 	vadd.f32	s18, s13, s13
 800e3cc:	ee3b bacb 	vsub.f32	s22, s23, s22
 800e3d0:	bb6a      	cbnz	r2, 800e42e <q2hpr+0xc2>
 800e3d2:	ee70 0aaa 	vadd.f32	s1, s1, s21
 800e3d6:	ee38 0a68 	vsub.f32	s0, s16, s17
 800e3da:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800e3de:	f005 f9f7 	bl	80137d0 <atan2f>
 800e3e2:	eeb0 8a40 	vmov.f32	s16, s0
 800e3e6:	eeb0 0a49 	vmov.f32	s0, s18
 800e3ea:	f005 f9c5 	bl	8013778 <asinf>
 800e3ee:	eef0 0a4b 	vmov.f32	s1, s22
 800e3f2:	eef0 8a40 	vmov.f32	s17, s0
 800e3f6:	eeb0 0a69 	vmov.f32	s0, s19
 800e3fa:	f005 f9e9 	bl	80137d0 <atan2f>
 800e3fe:	eef1 8a68 	vneg.f32	s17, s17
 800e402:	eeb0 9a40 	vmov.f32	s18, s0
 800e406:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e40a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e40e:	ed84 8a00 	vstr	s16, [r4]
 800e412:	ed84 9a02 	vstr	s18, [r4, #8]
 800e416:	edc4 8a01 	vstr	s17, [r4, #4]
 800e41a:	d505      	bpl.n	800e428 <q2hpr+0xbc>
 800e41c:	eddf 7a13 	vldr	s15, [pc, #76]	@ 800e46c <q2hpr+0x100>
 800e420:	ee38 8a27 	vadd.f32	s16, s16, s15
 800e424:	ed84 8a00 	vstr	s16, [r4]
 800e428:	ecbd 8b08 	vpop	{d8-d11}
 800e42c:	bd10      	pop	{r4, pc}
 800e42e:	eeb0 0a69 	vmov.f32	s0, s19
 800e432:	f005 f9a1 	bl	8013778 <asinf>
 800e436:	eef0 0a4b 	vmov.f32	s1, s22
 800e43a:	eef0 7a40 	vmov.f32	s15, s0
 800e43e:	eeb0 0a49 	vmov.f32	s0, s18
 800e442:	eeb0 9a67 	vmov.f32	s18, s15
 800e446:	f005 f9c3 	bl	80137d0 <atan2f>
 800e44a:	ee7a 0a2a 	vadd.f32	s1, s20, s21
 800e44e:	eeb0 7a40 	vmov.f32	s14, s0
 800e452:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e456:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800e45a:	eeb1 0a40 	vneg.f32	s0, s0
 800e45e:	eef1 8a47 	vneg.f32	s17, s14
 800e462:	f005 f9b5 	bl	80137d0 <atan2f>
 800e466:	eeb0 8a40 	vmov.f32	s16, s0
 800e46a:	e7cc      	b.n	800e406 <q2hpr+0x9a>
 800e46c:	40c90fdb 	.word	0x40c90fdb

0800e470 <output_update>:
 800e470:	edd0 7a01 	vldr	s15, [r0, #4]
 800e474:	ed90 5a02 	vldr	s10, [r0, #8]
 800e478:	ed90 7a00 	vldr	s14, [r0]
 800e47c:	edd0 5a03 	vldr	s11, [r0, #12]
 800e480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e484:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800e488:	ee67 6a85 	vmul.f32	s13, s15, s10
 800e48c:	eea7 6a07 	vfma.f32	s12, s14, s14
 800e490:	4615      	mov	r5, r2
 800e492:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800e496:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800e49a:	eee7 6a25 	vfma.f32	s13, s14, s11
 800e49e:	460f      	mov	r7, r1
 800e4a0:	461e      	mov	r6, r3
 800e4a2:	ee27 7a05 	vmul.f32	s14, s14, s10
 800e4a6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e4aa:	ee37 7a07 	vadd.f32	s14, s14, s14
 800e4ae:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800e4b2:	ee76 6aa6 	vadd.f32	s13, s13, s13
 800e4b6:	ee36 6a06 	vadd.f32	s12, s12, s12
 800e4ba:	2a00      	cmp	r2, #0
 800e4bc:	d14b      	bne.n	800e556 <output_update+0xe6>
 800e4be:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e4c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e4c6:	ee35 7ac6 	vsub.f32	s14, s11, s12
 800e4ca:	eef1 6a66 	vneg.f32	s13, s13
 800e4ce:	edc3 6a00 	vstr	s13, [r3]
 800e4d2:	edc3 7a01 	vstr	s15, [r3, #4]
 800e4d6:	ed83 7a02 	vstr	s14, [r3, #8]
 800e4da:	4629      	mov	r1, r5
 800e4dc:	4604      	mov	r4, r0
 800e4de:	f7ff ff45 	bl	800e36c <q2hpr>
 800e4e2:	ed95 7a01 	vldr	s14, [r5, #4]
 800e4e6:	edd5 7a02 	vldr	s15, [r5, #8]
 800e4ea:	edd5 6a00 	vldr	s13, [r5]
 800e4ee:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800e604 <output_update+0x194>
 800e4f2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e608 <output_update+0x198>
 800e4f6:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e4fa:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e4fe:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e502:	ed85 7a01 	vstr	s14, [r5, #4]
 800e506:	edc5 6a00 	vstr	s13, [r5]
 800e50a:	edc5 7a02 	vstr	s15, [r5, #8]
 800e50e:	ed97 7a01 	vldr	s14, [r7, #4]
 800e512:	edd6 7a00 	vldr	s15, [r6]
 800e516:	6823      	ldr	r3, [r4, #0]
 800e518:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e51c:	edc8 7a00 	vstr	s15, [r8]
 800e520:	ed97 7a00 	vldr	s14, [r7]
 800e524:	edd6 7a01 	vldr	s15, [r6, #4]
 800e528:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e52c:	edc8 7a01 	vstr	s15, [r8, #4]
 800e530:	edd6 7a02 	vldr	s15, [r6, #8]
 800e534:	ed97 7a02 	vldr	s14, [r7, #8]
 800e538:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e53c:	edc8 7a02 	vstr	s15, [r8, #8]
 800e540:	edd4 7a02 	vldr	s15, [r4, #8]
 800e544:	6862      	ldr	r2, [r4, #4]
 800e546:	6022      	str	r2, [r4, #0]
 800e548:	eef1 7a67 	vneg.f32	s15, s15
 800e54c:	6063      	str	r3, [r4, #4]
 800e54e:	edc4 7a02 	vstr	s15, [r4, #8]
 800e552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e556:	2a01      	cmp	r2, #1
 800e558:	d015      	beq.n	800e586 <output_update+0x116>
 800e55a:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800e608 <output_update+0x198>
 800e55e:	edd5 6a00 	vldr	s13, [r5]
 800e562:	ed95 7a01 	vldr	s14, [r5, #4]
 800e566:	edd5 7a02 	vldr	s15, [r5, #8]
 800e56a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e56e:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e572:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e576:	edc5 6a00 	vstr	s13, [r5]
 800e57a:	ed85 7a01 	vstr	s14, [r5, #4]
 800e57e:	edc5 7a02 	vstr	s15, [r5, #8]
 800e582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e586:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e58a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e58e:	ee36 6a65 	vsub.f32	s12, s12, s11
 800e592:	eef1 6a66 	vneg.f32	s13, s13
 800e596:	edc3 7a00 	vstr	s15, [r3]
 800e59a:	edc3 6a01 	vstr	s13, [r3, #4]
 800e59e:	ed83 6a02 	vstr	s12, [r3, #8]
 800e5a2:	4629      	mov	r1, r5
 800e5a4:	f7ff fee2 	bl	800e36c <q2hpr>
 800e5a8:	edd5 6a00 	vldr	s13, [r5]
 800e5ac:	ed95 7a01 	vldr	s14, [r5, #4]
 800e5b0:	edd5 7a02 	vldr	s15, [r5, #8]
 800e5b4:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800e608 <output_update+0x198>
 800e5b8:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e5bc:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e5c0:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e5c4:	ed85 7a01 	vstr	s14, [r5, #4]
 800e5c8:	edc5 6a00 	vstr	s13, [r5]
 800e5cc:	edc5 7a02 	vstr	s15, [r5, #8]
 800e5d0:	ed97 7a00 	vldr	s14, [r7]
 800e5d4:	edd6 7a00 	vldr	s15, [r6]
 800e5d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e5dc:	edc8 7a00 	vstr	s15, [r8]
 800e5e0:	ed97 7a01 	vldr	s14, [r7, #4]
 800e5e4:	edd6 7a01 	vldr	s15, [r6, #4]
 800e5e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e5ec:	edc8 7a01 	vstr	s15, [r8, #4]
 800e5f0:	edd6 7a02 	vldr	s15, [r6, #8]
 800e5f4:	ed97 7a02 	vldr	s14, [r7, #8]
 800e5f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e5fc:	edc8 7a02 	vstr	s15, [r8, #8]
 800e600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e604:	c2652ee1 	.word	0xc2652ee1
 800e608:	42652ee1 	.word	0x42652ee1

0800e60c <MFX_emptyAttitude>:
 800e60c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e610:	ed2d 8b02 	vpush	{d8}
 800e614:	4fe9      	ldr	r7, [pc, #932]	@ (800e9bc <MFX_emptyAttitude+0x3b0>)
 800e616:	eddf 8aea 	vldr	s17, [pc, #936]	@ 800e9c0 <MFX_emptyAttitude+0x3b4>
 800e61a:	f6ad 4dd4 	subw	sp, sp, #3284	@ 0xcd4
 800e61e:	f04f 0800 	mov.w	r8, #0
 800e622:	f50d 64d7 	add.w	r4, sp, #1720	@ 0x6b8
 800e626:	46bc      	mov	ip, r7
 800e628:	e9c4 8800 	strd	r8, r8, [r4]
 800e62c:	f83c 3b04 	ldrh.w	r3, [ip], #4
 800e630:	f8c4 8008 	str.w	r8, [r4, #8]
 800e634:	f88d 854a 	strb.w	r8, [sp, #1354]	@ 0x54a
 800e638:	f8ad 3548 	strh.w	r3, [sp, #1352]	@ 0x548
 800e63c:	4681      	mov	r9, r0
 800e63e:	f8dd 3548 	ldr.w	r3, [sp, #1352]	@ 0x548
 800e642:	f8ad 30a8 	strh.w	r3, [sp, #168]	@ 0xa8
 800e646:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800e64a:	0c1b      	lsrs	r3, r3, #16
 800e64c:	f88d 30aa 	strb.w	r3, [sp, #170]	@ 0xaa
 800e650:	ab2b      	add	r3, sp, #172	@ 0xac
 800e652:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e656:	ab2e      	add	r3, sp, #184	@ 0xb8
 800e658:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e65c:	ab31      	add	r3, sp, #196	@ 0xc4
 800e65e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e662:	ab34      	add	r3, sp, #208	@ 0xd0
 800e664:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 800e668:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e66c:	ab37      	add	r3, sp, #220	@ 0xdc
 800e66e:	edcd 8a08 	vstr	s17, [sp, #32]
 800e672:	edcd 8a09 	vstr	s17, [sp, #36]	@ 0x24
 800e676:	edcd 8a0a 	vstr	s17, [sp, #40]	@ 0x28
 800e67a:	ed8d 8a0b 	vstr	s16, [sp, #44]	@ 0x2c
 800e67e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e682:	ab3a      	add	r3, sp, #232	@ 0xe8
 800e684:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e688:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e68c:	f10d 0e44 	add.w	lr, sp, #68	@ 0x44
 800e690:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e694:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e698:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e69c:	f44f 75b4 	mov.w	r5, #360	@ 0x168
 800e6a0:	f8dc 3000 	ldr.w	r3, [ip]
 800e6a4:	f8ce 3000 	str.w	r3, [lr]
 800e6a8:	462a      	mov	r2, r5
 800e6aa:	4641      	mov	r1, r8
 800e6ac:	4620      	mov	r0, r4
 800e6ae:	f004 fff5 	bl	801369c <memset>
 800e6b2:	f44f 56f0 	mov.w	r6, #7680	@ 0x1e00
 800e6b6:	462a      	mov	r2, r5
 800e6b8:	4621      	mov	r1, r4
 800e6ba:	a840      	add	r0, sp, #256	@ 0x100
 800e6bc:	f8ad 60f8 	strh.w	r6, [sp, #248]	@ 0xf8
 800e6c0:	f005 f81e 	bl	8013700 <memcpy>
 800e6c4:	462a      	mov	r2, r5
 800e6c6:	4641      	mov	r1, r8
 800e6c8:	4620      	mov	r0, r4
 800e6ca:	ed8d 8a3f 	vstr	s16, [sp, #252]	@ 0xfc
 800e6ce:	f004 ffe5 	bl	801369c <memset>
 800e6d2:	462a      	mov	r2, r5
 800e6d4:	4621      	mov	r1, r4
 800e6d6:	a89c      	add	r0, sp, #624	@ 0x270
 800e6d8:	f8ad 6268 	strh.w	r6, [sp, #616]	@ 0x268
 800e6dc:	f005 f810 	bl	8013700 <memcpy>
 800e6e0:	462a      	mov	r2, r5
 800e6e2:	4641      	mov	r1, r8
 800e6e4:	4620      	mov	r0, r4
 800e6e6:	ed8d 8a9b 	vstr	s16, [sp, #620]	@ 0x26c
 800e6ea:	f004 ffd7 	bl	801369c <memset>
 800e6ee:	462a      	mov	r2, r5
 800e6f0:	4621      	mov	r1, r4
 800e6f2:	a8f8      	add	r0, sp, #992	@ 0x3e0
 800e6f4:	f8ad 63d8 	strh.w	r6, [sp, #984]	@ 0x3d8
 800e6f8:	f005 f802 	bl	8013700 <memcpy>
 800e6fc:	462a      	mov	r2, r5
 800e6fe:	4641      	mov	r1, r8
 800e700:	4620      	mov	r0, r4
 800e702:	ed8d 8af7 	vstr	s16, [sp, #988]	@ 0x3dc
 800e706:	f004 ffc9 	bl	801369c <memset>
 800e70a:	462a      	mov	r2, r5
 800e70c:	4621      	mov	r1, r4
 800e70e:	f50d 60aa 	add.w	r0, sp, #1360	@ 0x550
 800e712:	f8ad 6548 	strh.w	r6, [sp, #1352]	@ 0x548
 800e716:	f004 fff3 	bl	8013700 <memcpy>
 800e71a:	f04f 0301 	mov.w	r3, #1
 800e71e:	f88d 3068 	strb.w	r3, [sp, #104]	@ 0x68
 800e722:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 800e726:	4ba7      	ldr	r3, [pc, #668]	@ (800e9c4 <MFX_emptyAttitude+0x3b8>)
 800e728:	9320      	str	r3, [sp, #128]	@ 0x80
 800e72a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e72c:	ae0c      	add	r6, sp, #48	@ 0x30
 800e72e:	46b3      	mov	fp, r6
 800e730:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e732:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800e736:	e9c4 8800 	strd	r8, r8, [r4]
 800e73a:	e9c4 8802 	strd	r8, r8, [r4, #8]
 800e73e:	f8c4 8010 	str.w	r8, [r4, #16]
 800e742:	f10d 0c6c 	add.w	ip, sp, #108	@ 0x6c
 800e746:	46a6      	mov	lr, r4
 800e748:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e74c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e750:	f50d 6aa9 	add.w	sl, sp, #1352	@ 0x548
 800e754:	682d      	ldr	r5, [r5, #0]
 800e756:	f8cc 5000 	str.w	r5, [ip]
 800e75a:	af21      	add	r7, sp, #132	@ 0x84
 800e75c:	ed8a 8a01 	vstr	s16, [sl, #4]
 800e760:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800e762:	ab1a      	add	r3, sp, #104	@ 0x68
 800e764:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e768:	abf6      	add	r3, sp, #984	@ 0x3d8
 800e76a:	9300      	str	r3, [sp, #0]
 800e76c:	aa3e      	add	r2, sp, #248	@ 0xf8
 800e76e:	f8c7 8000 	str.w	r8, [r7]
 800e772:	ab9a      	add	r3, sp, #616	@ 0x268
 800e774:	a911      	add	r1, sp, #68	@ 0x44
 800e776:	9403      	str	r4, [sp, #12]
 800e778:	2001      	movs	r0, #1
 800e77a:	f7fe fa31 	bl	800cbe0 <DataHist_parameters>
 800e77e:	4b92      	ldr	r3, [pc, #584]	@ (800e9c8 <MFX_emptyAttitude+0x3bc>)
 800e780:	f8c9 3018 	str.w	r3, [r9, #24]
 800e784:	4b91      	ldr	r3, [pc, #580]	@ (800e9cc <MFX_emptyAttitude+0x3c0>)
 800e786:	f8c9 301c 	str.w	r3, [r9, #28]
 800e78a:	4b91      	ldr	r3, [pc, #580]	@ (800e9d0 <MFX_emptyAttitude+0x3c4>)
 800e78c:	f8c9 3020 	str.w	r3, [r9, #32]
 800e790:	4b90      	ldr	r3, [pc, #576]	@ (800e9d4 <MFX_emptyAttitude+0x3c8>)
 800e792:	f8c9 3024 	str.w	r3, [r9, #36]	@ 0x24
 800e796:	4b90      	ldr	r3, [pc, #576]	@ (800e9d8 <MFX_emptyAttitude+0x3cc>)
 800e798:	f8c9 3028 	str.w	r3, [r9, #40]	@ 0x28
 800e79c:	4b8f      	ldr	r3, [pc, #572]	@ (800e9dc <MFX_emptyAttitude+0x3d0>)
 800e79e:	f8c9 302c 	str.w	r3, [r9, #44]	@ 0x2c
 800e7a2:	4b8f      	ldr	r3, [pc, #572]	@ (800e9e0 <MFX_emptyAttitude+0x3d4>)
 800e7a4:	f8c9 3030 	str.w	r3, [r9, #48]	@ 0x30
 800e7a8:	f10d 0cac 	add.w	ip, sp, #172	@ 0xac
 800e7ac:	4b8d      	ldr	r3, [pc, #564]	@ (800e9e4 <MFX_emptyAttitude+0x3d8>)
 800e7ae:	f8c9 3034 	str.w	r3, [r9, #52]	@ 0x34
 800e7b2:	e8bc 0007 	ldmia.w	ip!, {r0, r1, r2}
 800e7b6:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 800e7ba:	f8a9 3070 	strh.w	r3, [r9, #112]	@ 0x70
 800e7be:	f89d 30aa 	ldrb.w	r3, [sp, #170]	@ 0xaa
 800e7c2:	f889 3072 	strb.w	r3, [r9, #114]	@ 0x72
 800e7c6:	f240 1301 	movw	r3, #257	@ 0x101
 800e7ca:	f8a9 3000 	strh.w	r3, [r9]
 800e7ce:	f8a9 3004 	strh.w	r3, [r9, #4]
 800e7d2:	4b85      	ldr	r3, [pc, #532]	@ (800e9e8 <MFX_emptyAttitude+0x3dc>)
 800e7d4:	f8c9 300c 	str.w	r3, [r9, #12]
 800e7d8:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800e7dc:	f8c9 1078 	str.w	r1, [r9, #120]	@ 0x78
 800e7e0:	4b82      	ldr	r3, [pc, #520]	@ (800e9ec <MFX_emptyAttitude+0x3e0>)
 800e7e2:	f8c9 207c 	str.w	r2, [r9, #124]	@ 0x7c
 800e7e6:	af2e      	add	r7, sp, #184	@ 0xb8
 800e7e8:	2000      	movs	r0, #0
 800e7ea:	2100      	movs	r1, #0
 800e7ec:	f8c9 3014 	str.w	r3, [r9, #20]
 800e7f0:	e9c9 8816 	strd	r8, r8, [r9, #88]	@ 0x58
 800e7f4:	e9c9 881a 	strd	r8, r8, [r9, #104]	@ 0x68
 800e7f8:	e9c9 0118 	strd	r0, r1, [r9, #96]	@ 0x60
 800e7fc:	f8a9 8002 	strh.w	r8, [r9, #2]
 800e800:	ed89 8a02 	vstr	s16, [r9, #8]
 800e804:	ed89 8a04 	vstr	s16, [r9, #16]
 800e808:	cf07      	ldmia	r7!, {r0, r1, r2}
 800e80a:	ae31      	add	r6, sp, #196	@ 0xc4
 800e80c:	f8c9 0080 	str.w	r0, [r9, #128]	@ 0x80
 800e810:	f8c9 1084 	str.w	r1, [r9, #132]	@ 0x84
 800e814:	f8c9 2088 	str.w	r2, [r9, #136]	@ 0x88
 800e818:	ce07      	ldmia	r6!, {r0, r1, r2}
 800e81a:	ad34      	add	r5, sp, #208	@ 0xd0
 800e81c:	f8c9 008c 	str.w	r0, [r9, #140]	@ 0x8c
 800e820:	f8c9 1090 	str.w	r1, [r9, #144]	@ 0x90
 800e824:	f8c9 2094 	str.w	r2, [r9, #148]	@ 0x94
 800e828:	cd07      	ldmia	r5!, {r0, r1, r2}
 800e82a:	f10d 0bdc 	add.w	fp, sp, #220	@ 0xdc
 800e82e:	f8c9 0098 	str.w	r0, [r9, #152]	@ 0x98
 800e832:	f8c9 109c 	str.w	r1, [r9, #156]	@ 0x9c
 800e836:	f8c9 20a0 	str.w	r2, [r9, #160]	@ 0xa0
 800e83a:	e8bb 0007 	ldmia.w	fp!, {r0, r1, r2}
 800e83e:	f10d 0ee8 	add.w	lr, sp, #232	@ 0xe8
 800e842:	f8c9 00a4 	str.w	r0, [r9, #164]	@ 0xa4
 800e846:	f8c9 10a8 	str.w	r1, [r9, #168]	@ 0xa8
 800e84a:	f8c9 20ac 	str.w	r2, [r9, #172]	@ 0xac
 800e84e:	e8be 0007 	ldmia.w	lr!, {r0, r1, r2}
 800e852:	ed9f 6a67 	vldr	s12, [pc, #412]	@ 800e9f0 <MFX_emptyAttitude+0x3e4>
 800e856:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800e9f4 <MFX_emptyAttitude+0x3e8>
 800e85a:	eddf 7a67 	vldr	s15, [pc, #412]	@ 800e9f8 <MFX_emptyAttitude+0x3ec>
 800e85e:	f8c9 20b8 	str.w	r2, [r9, #184]	@ 0xb8
 800e862:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800e866:	f44f 1248 	mov.w	r2, #3276800	@ 0x320000
 800e86a:	f8c9 00b0 	str.w	r0, [r9, #176]	@ 0xb0
 800e86e:	f8c9 10b4 	str.w	r1, [r9, #180]	@ 0xb4
 800e872:	ed89 6a65 	vstr	s12, [r9, #404]	@ 0x194
 800e876:	edc9 6a66 	vstr	s13, [r9, #408]	@ 0x198
 800e87a:	ed89 7a67 	vstr	s14, [r9, #412]	@ 0x19c
 800e87e:	edc9 8a64 	vstr	s17, [r9, #400]	@ 0x190
 800e882:	edc9 8a30 	vstr	s17, [r9, #192]	@ 0xc0
 800e886:	edc9 8a4a 	vstr	s17, [r9, #296]	@ 0x128
 800e88a:	edc9 8a31 	vstr	s17, [r9, #196]	@ 0xc4
 800e88e:	edc9 8a4b 	vstr	s17, [r9, #300]	@ 0x12c
 800e892:	edc9 8a32 	vstr	s17, [r9, #200]	@ 0xc8
 800e896:	edc9 8a4c 	vstr	s17, [r9, #304]	@ 0x130
 800e89a:	edc9 8a33 	vstr	s17, [r9, #204]	@ 0xcc
 800e89e:	edc9 8a4d 	vstr	s17, [r9, #308]	@ 0x134
 800e8a2:	edc9 8a34 	vstr	s17, [r9, #208]	@ 0xd0
 800e8a6:	edc9 8a4e 	vstr	s17, [r9, #312]	@ 0x138
 800e8aa:	edc9 8a35 	vstr	s17, [r9, #212]	@ 0xd4
 800e8ae:	edc9 8a4f 	vstr	s17, [r9, #316]	@ 0x13c
 800e8b2:	edc9 8a36 	vstr	s17, [r9, #216]	@ 0xd8
 800e8b6:	edc9 8a50 	vstr	s17, [r9, #320]	@ 0x140
 800e8ba:	edc9 8a37 	vstr	s17, [r9, #220]	@ 0xdc
 800e8be:	edc9 8a51 	vstr	s17, [r9, #324]	@ 0x144
 800e8c2:	edc9 8a38 	vstr	s17, [r9, #224]	@ 0xe0
 800e8c6:	edc9 8a52 	vstr	s17, [r9, #328]	@ 0x148
 800e8ca:	edc9 8a39 	vstr	s17, [r9, #228]	@ 0xe4
 800e8ce:	edc9 8a53 	vstr	s17, [r9, #332]	@ 0x14c
 800e8d2:	edc9 8a3a 	vstr	s17, [r9, #232]	@ 0xe8
 800e8d6:	edc9 8a54 	vstr	s17, [r9, #336]	@ 0x150
 800e8da:	edc9 8a3b 	vstr	s17, [r9, #236]	@ 0xec
 800e8de:	edc9 8a55 	vstr	s17, [r9, #340]	@ 0x154
 800e8e2:	edc9 8a3c 	vstr	s17, [r9, #240]	@ 0xf0
 800e8e6:	edc9 8a56 	vstr	s17, [r9, #344]	@ 0x158
 800e8ea:	edc9 8a3d 	vstr	s17, [r9, #244]	@ 0xf4
 800e8ee:	edc9 8a57 	vstr	s17, [r9, #348]	@ 0x15c
 800e8f2:	edc9 8a3e 	vstr	s17, [r9, #248]	@ 0xf8
 800e8f6:	edc9 8a58 	vstr	s17, [r9, #352]	@ 0x160
 800e8fa:	edc9 8a3f 	vstr	s17, [r9, #252]	@ 0xfc
 800e8fe:	edc9 8a59 	vstr	s17, [r9, #356]	@ 0x164
 800e902:	edc9 8a40 	vstr	s17, [r9, #256]	@ 0x100
 800e906:	edc9 8a5a 	vstr	s17, [r9, #360]	@ 0x168
 800e90a:	f8c9 21a0 	str.w	r2, [r9, #416]	@ 0x1a0
 800e90e:	f04f 0201 	mov.w	r2, #1
 800e912:	edc9 7a75 	vstr	s15, [r9, #468]	@ 0x1d4
 800e916:	edc9 8a41 	vstr	s17, [r9, #260]	@ 0x104
 800e91a:	edc9 8a5b 	vstr	s17, [r9, #364]	@ 0x16c
 800e91e:	edc9 8a42 	vstr	s17, [r9, #264]	@ 0x108
 800e922:	edc9 8a5c 	vstr	s17, [r9, #368]	@ 0x170
 800e926:	edc9 8a43 	vstr	s17, [r9, #268]	@ 0x10c
 800e92a:	edc9 8a5d 	vstr	s17, [r9, #372]	@ 0x174
 800e92e:	edc9 8a44 	vstr	s17, [r9, #272]	@ 0x110
 800e932:	edc9 8a5e 	vstr	s17, [r9, #376]	@ 0x178
 800e936:	edc9 8a45 	vstr	s17, [r9, #276]	@ 0x114
 800e93a:	edc9 8a5f 	vstr	s17, [r9, #380]	@ 0x17c
 800e93e:	edc9 8a46 	vstr	s17, [r9, #280]	@ 0x118
 800e942:	edc9 8a60 	vstr	s17, [r9, #384]	@ 0x180
 800e946:	edc9 8a47 	vstr	s17, [r9, #284]	@ 0x11c
 800e94a:	edc9 8a61 	vstr	s17, [r9, #388]	@ 0x184
 800e94e:	edc9 8a48 	vstr	s17, [r9, #288]	@ 0x120
 800e952:	edc9 8a62 	vstr	s17, [r9, #392]	@ 0x188
 800e956:	edc9 8a49 	vstr	s17, [r9, #292]	@ 0x124
 800e95a:	edc9 8a63 	vstr	s17, [r9, #396]	@ 0x18c
 800e95e:	f889 81a4 	strb.w	r8, [r9, #420]	@ 0x1a4
 800e962:	f8c9 81a6 	str.w	r8, [r9, #422]	@ 0x1a6
 800e966:	edc9 8a6c 	vstr	s17, [r9, #432]	@ 0x1b0
 800e96a:	edc9 8a76 	vstr	s17, [r9, #472]	@ 0x1d8
 800e96e:	edc9 8a77 	vstr	s17, [r9, #476]	@ 0x1dc
 800e972:	edc9 8a78 	vstr	s17, [r9, #480]	@ 0x1e0
 800e976:	edc9 8a79 	vstr	s17, [r9, #484]	@ 0x1e4
 800e97a:	edc9 8a7a 	vstr	s17, [r9, #488]	@ 0x1e8
 800e97e:	edc9 8a7b 	vstr	s17, [r9, #492]	@ 0x1ec
 800e982:	edc9 8a7c 	vstr	s17, [r9, #496]	@ 0x1f0
 800e986:	edc9 8a7d 	vstr	s17, [r9, #500]	@ 0x1f4
 800e98a:	edc9 8a6d 	vstr	s17, [r9, #436]	@ 0x1b4
 800e98e:	edc9 8a7e 	vstr	s17, [r9, #504]	@ 0x1f8
 800e992:	edc9 7a7f 	vstr	s15, [r9, #508]	@ 0x1fc
 800e996:	edc9 7a89 	vstr	s15, [r9, #548]	@ 0x224
 800e99a:	edc9 7a93 	vstr	s15, [r9, #588]	@ 0x24c
 800e99e:	edc9 8a80 	vstr	s17, [r9, #512]	@ 0x200
 800e9a2:	edc9 8a81 	vstr	s17, [r9, #516]	@ 0x204
 800e9a6:	edc9 8a82 	vstr	s17, [r9, #520]	@ 0x208
 800e9aa:	edc9 8a83 	vstr	s17, [r9, #524]	@ 0x20c
 800e9ae:	edc9 8a84 	vstr	s17, [r9, #528]	@ 0x210
 800e9b2:	edc9 8a85 	vstr	s17, [r9, #532]	@ 0x214
 800e9b6:	edc9 8a86 	vstr	s17, [r9, #536]	@ 0x218
 800e9ba:	e01f      	b.n	800e9fc <MFX_emptyAttitude+0x3f0>
 800e9bc:	08015268 	.word	0x08015268
 800e9c0:	00000000 	.word	0x00000000
 800e9c4:	40a00000 	.word	0x40a00000
 800e9c8:	3a9d4952 	.word	0x3a9d4952
 800e9cc:	3ac49ba6 	.word	0x3ac49ba6
 800e9d0:	3b03126f 	.word	0x3b03126f
 800e9d4:	3a83126f 	.word	0x3a83126f
 800e9d8:	3f639581 	.word	0x3f639581
 800e9dc:	402ab021 	.word	0x402ab021
 800e9e0:	3f13f7cf 	.word	0x3f13f7cf
 800e9e4:	3f2ac083 	.word	0x3f2ac083
 800e9e8:	01010100 	.word	0x01010100
 800e9ec:	41200000 	.word	0x41200000
 800e9f0:	3f4ccccd 	.word	0x3f4ccccd
 800e9f4:	3f333333 	.word	0x3f333333
 800e9f8:	447a0000 	.word	0x447a0000
 800e9fc:	edc9 8a6e 	vstr	s17, [r9, #440]	@ 0x1b8
 800ea00:	edc9 8a87 	vstr	s17, [r9, #540]	@ 0x21c
 800ea04:	edc9 8a88 	vstr	s17, [r9, #544]	@ 0x220
 800ea08:	edc9 8a8a 	vstr	s17, [r9, #552]	@ 0x228
 800ea0c:	edc9 8a8b 	vstr	s17, [r9, #556]	@ 0x22c
 800ea10:	edc9 8a8c 	vstr	s17, [r9, #560]	@ 0x230
 800ea14:	edc9 8a8d 	vstr	s17, [r9, #564]	@ 0x234
 800ea18:	edc9 8a8e 	vstr	s17, [r9, #568]	@ 0x238
 800ea1c:	edc9 8a8f 	vstr	s17, [r9, #572]	@ 0x23c
 800ea20:	edc9 8a6f 	vstr	s17, [r9, #444]	@ 0x1bc
 800ea24:	edc9 8a90 	vstr	s17, [r9, #576]	@ 0x240
 800ea28:	edc9 8a91 	vstr	s17, [r9, #580]	@ 0x244
 800ea2c:	edc9 8a92 	vstr	s17, [r9, #584]	@ 0x248
 800ea30:	edc9 8a94 	vstr	s17, [r9, #592]	@ 0x250
 800ea34:	edc9 8a95 	vstr	s17, [r9, #596]	@ 0x254
 800ea38:	edc9 8a96 	vstr	s17, [r9, #600]	@ 0x258
 800ea3c:	edc9 8a97 	vstr	s17, [r9, #604]	@ 0x25c
 800ea40:	edc9 8a98 	vstr	s17, [r9, #608]	@ 0x260
 800ea44:	edc9 8a70 	vstr	s17, [r9, #448]	@ 0x1c0
 800ea48:	edc9 8a99 	vstr	s17, [r9, #612]	@ 0x264
 800ea4c:	edc9 8a9a 	vstr	s17, [r9, #616]	@ 0x268
 800ea50:	edc9 8a9b 	vstr	s17, [r9, #620]	@ 0x26c
 800ea54:	edc9 8a9c 	vstr	s17, [r9, #624]	@ 0x270
 800ea58:	edc9 7a9d 	vstr	s15, [r9, #628]	@ 0x274
 800ea5c:	edc9 7aa7 	vstr	s15, [r9, #668]	@ 0x29c
 800ea60:	edc9 7ab1 	vstr	s15, [r9, #708]	@ 0x2c4
 800ea64:	edc9 8a9e 	vstr	s17, [r9, #632]	@ 0x278
 800ea68:	edc9 8a9f 	vstr	s17, [r9, #636]	@ 0x27c
 800ea6c:	edc9 8aa0 	vstr	s17, [r9, #640]	@ 0x280
 800ea70:	edc9 8aa1 	vstr	s17, [r9, #644]	@ 0x284
 800ea74:	edc9 8a71 	vstr	s17, [r9, #452]	@ 0x1c4
 800ea78:	edc9 8aa2 	vstr	s17, [r9, #648]	@ 0x288
 800ea7c:	edc9 8aa3 	vstr	s17, [r9, #652]	@ 0x28c
 800ea80:	edc9 8aa4 	vstr	s17, [r9, #656]	@ 0x290
 800ea84:	edc9 8aa5 	vstr	s17, [r9, #660]	@ 0x294
 800ea88:	edc9 8aa6 	vstr	s17, [r9, #664]	@ 0x298
 800ea8c:	edc9 8aa8 	vstr	s17, [r9, #672]	@ 0x2a0
 800ea90:	edc9 8aa9 	vstr	s17, [r9, #676]	@ 0x2a4
 800ea94:	edc9 8aaa 	vstr	s17, [r9, #680]	@ 0x2a8
 800ea98:	edc9 8a72 	vstr	s17, [r9, #456]	@ 0x1c8
 800ea9c:	edc9 8aab 	vstr	s17, [r9, #684]	@ 0x2ac
 800eaa0:	edc9 8aac 	vstr	s17, [r9, #688]	@ 0x2b0
 800eaa4:	edc9 8aad 	vstr	s17, [r9, #692]	@ 0x2b4
 800eaa8:	edc9 8aae 	vstr	s17, [r9, #696]	@ 0x2b8
 800eaac:	edc9 8aaf 	vstr	s17, [r9, #700]	@ 0x2bc
 800eab0:	edc9 8ab0 	vstr	s17, [r9, #704]	@ 0x2c0
 800eab4:	edc9 8ab2 	vstr	s17, [r9, #712]	@ 0x2c8
 800eab8:	edc9 8ab3 	vstr	s17, [r9, #716]	@ 0x2cc
 800eabc:	edc9 8a73 	vstr	s17, [r9, #460]	@ 0x1cc
 800eac0:	edc9 8ab4 	vstr	s17, [r9, #720]	@ 0x2d0
 800eac4:	edc9 8ab5 	vstr	s17, [r9, #724]	@ 0x2d4
 800eac8:	edc9 8ab6 	vstr	s17, [r9, #728]	@ 0x2d8
 800eacc:	edc9 8ab7 	vstr	s17, [r9, #732]	@ 0x2dc
 800ead0:	edc9 8ab8 	vstr	s17, [r9, #736]	@ 0x2e0
 800ead4:	edc9 8ab9 	vstr	s17, [r9, #740]	@ 0x2e4
 800ead8:	edc9 8aba 	vstr	s17, [r9, #744]	@ 0x2e8
 800eadc:	f889 21ac 	strb.w	r2, [r9, #428]	@ 0x1ac
 800eae0:	f50d 624a 	add.w	r2, sp, #3232	@ 0xca0
 800eae4:	9202      	str	r2, [sp, #8]
 800eae6:	f50d 6233 	add.w	r2, sp, #2864	@ 0xb30
 800eaea:	9201      	str	r2, [sp, #4]
 800eaec:	f509 7a46 	add.w	sl, r9, #792	@ 0x318
 800eaf0:	f50d 621c 	add.w	r2, sp, #2496	@ 0x9c0
 800eaf4:	f8cd a00c 	str.w	sl, [sp, #12]
 800eaf8:	9200      	str	r2, [sp, #0]
 800eafa:	7820      	ldrb	r0, [r4, #0]
 800eafc:	edc9 7abb 	vstr	s15, [r9, #748]	@ 0x2ec
 800eb00:	f50d 6305 	add.w	r3, sp, #2128	@ 0x850
 800eb04:	f50d 62dc 	add.w	r2, sp, #1760	@ 0x6e0
 800eb08:	f20d 61bc 	addw	r1, sp, #1724	@ 0x6bc
 800eb0c:	edc9 7ac5 	vstr	s15, [r9, #788]	@ 0x314
 800eb10:	edc9 8abc 	vstr	s17, [r9, #752]	@ 0x2f0
 800eb14:	edc9 8a74 	vstr	s17, [r9, #464]	@ 0x1d0
 800eb18:	edc9 8abd 	vstr	s17, [r9, #756]	@ 0x2f4
 800eb1c:	edc9 8abe 	vstr	s17, [r9, #760]	@ 0x2f8
 800eb20:	edc9 8abf 	vstr	s17, [r9, #764]	@ 0x2fc
 800eb24:	edc9 8ac0 	vstr	s17, [r9, #768]	@ 0x300
 800eb28:	edc9 8ac1 	vstr	s17, [r9, #772]	@ 0x304
 800eb2c:	edc9 8ac2 	vstr	s17, [r9, #776]	@ 0x308
 800eb30:	edc9 8ac3 	vstr	s17, [r9, #780]	@ 0x30c
 800eb34:	edc9 8ac4 	vstr	s17, [r9, #784]	@ 0x310
 800eb38:	f7fe f852 	bl	800cbe0 <DataHist_parameters>
 800eb3c:	f609 1344 	addw	r3, r9, #2372	@ 0x944
 800eb40:	f509 6216 	add.w	r2, r9, #2400	@ 0x960
 800eb44:	f609 1168 	addw	r1, r9, #2408	@ 0x968
 800eb48:	f509 6017 	add.w	r0, r9, #2416	@ 0x970
 800eb4c:	f10d 0c20 	add.w	ip, sp, #32
 800eb50:	9304      	str	r3, [sp, #16]
 800eb52:	9205      	str	r2, [sp, #20]
 800eb54:	9106      	str	r1, [sp, #24]
 800eb56:	9007      	str	r0, [sp, #28]
 800eb58:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800eb5c:	f8c9 393c 	str.w	r3, [r9, #2364]	@ 0x93c
 800eb60:	9b04      	ldr	r3, [sp, #16]
 800eb62:	f8c9 0930 	str.w	r0, [r9, #2352]	@ 0x930
 800eb66:	f8c9 1934 	str.w	r1, [r9, #2356]	@ 0x934
 800eb6a:	f8c9 2938 	str.w	r2, [r9, #2360]	@ 0x938
 800eb6e:	9906      	ldr	r1, [sp, #24]
 800eb70:	9a05      	ldr	r2, [sp, #20]
 800eb72:	9807      	ldr	r0, [sp, #28]
 800eb74:	f509 6b14 	add.w	fp, r9, #2368	@ 0x940
 800eb78:	f609 1a5c 	addw	sl, r9, #2396	@ 0x95c
 800eb7c:	edcb 8a00 	vstr	s17, [fp]
 800eb80:	f609 1748 	addw	r7, r9, #2376	@ 0x948
 800eb84:	edca 8a00 	vstr	s17, [sl]
 800eb88:	f609 1664 	addw	r6, r9, #2404	@ 0x964
 800eb8c:	edc3 8a00 	vstr	s17, [r3]
 800eb90:	f609 1554 	addw	r5, r9, #2388	@ 0x954
 800eb94:	f609 1458 	addw	r4, r9, #2392	@ 0x958
 800eb98:	f609 1e6c 	addw	lr, r9, #2412	@ 0x96c
 800eb9c:	230a      	movs	r3, #10
 800eb9e:	edc2 8a00 	vstr	s17, [r2]
 800eba2:	edc7 8a00 	vstr	s17, [r7]
 800eba6:	edc6 8a00 	vstr	s17, [r6]
 800ebaa:	f8c9 894c 	str.w	r8, [r9, #2380]	@ 0x94c
 800ebae:	f8a9 8950 	strh.w	r8, [r9, #2384]	@ 0x950
 800ebb2:	edc5 8a00 	vstr	s17, [r5]
 800ebb6:	ed84 8a00 	vstr	s16, [r4]
 800ebba:	edc1 8a00 	vstr	s17, [r1]
 800ebbe:	edc0 8a00 	vstr	s17, [r0]
 800ebc2:	edce 8a00 	vstr	s17, [lr]
 800ebc6:	f8c9 3974 	str.w	r3, [r9, #2420]	@ 0x974
 800ebca:	f889 8978 	strb.w	r8, [r9, #2424]	@ 0x978
 800ebce:	f60d 4dd4 	addw	sp, sp, #3284	@ 0xcd4
 800ebd2:	ecbd 8b02 	vpop	{d8}
 800ebd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebda:	bf00      	nop
 800ebdc:	0000      	movs	r0, r0
	...

0800ebe0 <iNemoEngine_API_Update>:
 800ebe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebe4:	ed2d 8b10 	vpush	{d8-d15}
 800ebe8:	f2ad 5d0c 	subw	sp, sp, #1292	@ 0x50c
 800ebec:	eeb0 8a40 	vmov.f32	s16, s0
 800ebf0:	4607      	mov	r7, r0
 800ebf2:	4688      	mov	r8, r1
 800ebf4:	4614      	mov	r4, r2
 800ebf6:	932a      	str	r3, [sp, #168]	@ 0xa8
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	f000 820b 	beq.w	800f014 <iNemoEngine_API_Update+0x434>
 800ebfe:	68e0      	ldr	r0, [r4, #12]
 800ec00:	6921      	ldr	r1, [r4, #16]
 800ec02:	6962      	ldr	r2, [r4, #20]
 800ec04:	abab      	add	r3, sp, #684	@ 0x2ac
 800ec06:	c307      	stmia	r3!, {r0, r1, r2}
 800ec08:	6820      	ldr	r0, [r4, #0]
 800ec0a:	6861      	ldr	r1, [r4, #4]
 800ec0c:	68a2      	ldr	r2, [r4, #8]
 800ec0e:	aba8      	add	r3, sp, #672	@ 0x2a0
 800ec10:	c307      	stmia	r3!, {r0, r1, r2}
 800ec12:	69a0      	ldr	r0, [r4, #24]
 800ec14:	69e1      	ldr	r1, [r4, #28]
 800ec16:	6a22      	ldr	r2, [r4, #32]
 800ec18:	f897 4978 	ldrb.w	r4, [r7, #2424]	@ 0x978
 800ec1c:	abae      	add	r3, sp, #696	@ 0x2b8
 800ec1e:	c307      	stmia	r3!, {r0, r1, r2}
 800ec20:	b12c      	cbz	r4, 800ec2e <iNemoEngine_API_Update+0x4e>
 800ec22:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800ec26:	793b      	ldrb	r3, [r7, #4]
 800ec28:	429a      	cmp	r2, r3
 800ec2a:	f082 834a 	bcs.w	80112c2 <iNemoEngine_API_Update+0x26e2>
 800ec2e:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 800ec32:	ae3b      	add	r6, sp, #236	@ 0xec
 800ec34:	4619      	mov	r1, r3
 800ec36:	4630      	mov	r0, r6
 800ec38:	aaab      	add	r2, sp, #684	@ 0x2ac
 800ec3a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800ec3c:	ad41      	add	r5, sp, #260	@ 0x104
 800ec3e:	f7fe f87b 	bl	800cd38 <rotVect>
 800ec42:	aaae      	add	r2, sp, #696	@ 0x2b8
 800ec44:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800ec48:	a83e      	add	r0, sp, #248	@ 0xf8
 800ec4a:	f7fe f875 	bl	800cd38 <rotVect>
 800ec4e:	aaa8      	add	r2, sp, #672	@ 0x2a0
 800ec50:	f107 0143 	add.w	r1, r7, #67	@ 0x43
 800ec54:	4628      	mov	r0, r5
 800ec56:	f7fe f86f 	bl	800cd38 <rotVect>
 800ec5a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ec5e:	b923      	cbnz	r3, 800ec6a <iNemoEngine_API_Update+0x8a>
 800ec60:	4b9d      	ldr	r3, [pc, #628]	@ (800eed8 <iNemoEngine_API_Update+0x2f8>)
 800ec62:	606b      	str	r3, [r5, #4]
 800ec64:	60ab      	str	r3, [r5, #8]
 800ec66:	2300      	movs	r3, #0
 800ec68:	602b      	str	r3, [r5, #0]
 800ec6a:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 800ec6e:	9328      	str	r3, [sp, #160]	@ 0xa0
 800ec70:	2b09      	cmp	r3, #9
 800ec72:	d851      	bhi.n	800ed18 <iNemoEngine_API_Update+0x138>
 800ec74:	edd6 aa01 	vldr	s21, [r6, #4]
 800ec78:	ed96 ba00 	vldr	s22, [r6]
 800ec7c:	ed96 aa02 	vldr	s20, [r6, #8]
 800ec80:	ee6a 7aaa 	vmul.f32	s15, s21, s21
 800ec84:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800ec88:	eeeb 7a0b 	vfma.f32	s15, s22, s22
 800ec8c:	eeea 7a0a 	vfma.f32	s15, s20, s20
 800ec90:	ee17 0a90 	vmov	r0, s15
 800ec94:	f7f1 fbfc 	bl	8000490 <__aeabi_f2d>
 800ec98:	ec41 0b10 	vmov	d0, r0, r1
 800ec9c:	f004 fd40 	bl	8013720 <sqrt>
 800eca0:	ec51 0b10 	vmov	r0, r1, d0
 800eca4:	f7f1 fefc 	bl	8000aa0 <__aeabi_d2f>
 800eca8:	ee07 0a90 	vmov	s15, r0
 800ecac:	ee8b 7aa7 	vdiv.f32	s14, s23, s15
 800ecb0:	ed95 9a01 	vldr	s18, [r5, #4]
 800ecb4:	edd5 9a00 	vldr	s19, [r5]
 800ecb8:	edd5 8a02 	vldr	s17, [r5, #8]
 800ecbc:	ee69 7a09 	vmul.f32	s15, s18, s18
 800ecc0:	ee2b ba07 	vmul.f32	s22, s22, s14
 800ecc4:	eee9 7aa9 	vfma.f32	s15, s19, s19
 800ecc8:	ee6a aa87 	vmul.f32	s21, s21, s14
 800eccc:	eee8 7aa8 	vfma.f32	s15, s17, s17
 800ecd0:	ee2a aa07 	vmul.f32	s20, s20, s14
 800ecd4:	ee17 0a90 	vmov	r0, s15
 800ecd8:	ed86 ba00 	vstr	s22, [r6]
 800ecdc:	edc6 aa01 	vstr	s21, [r6, #4]
 800ece0:	ed86 aa02 	vstr	s20, [r6, #8]
 800ece4:	f7f1 fbd4 	bl	8000490 <__aeabi_f2d>
 800ece8:	ec41 0b10 	vmov	d0, r0, r1
 800ecec:	f004 fd18 	bl	8013720 <sqrt>
 800ecf0:	ec51 0b10 	vmov	r0, r1, d0
 800ecf4:	f7f1 fed4 	bl	8000aa0 <__aeabi_d2f>
 800ecf8:	ee07 0a10 	vmov	s14, r0
 800ecfc:	eecb 7a87 	vdiv.f32	s15, s23, s14
 800ed00:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800ed04:	ee29 9a27 	vmul.f32	s18, s18, s15
 800ed08:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800ed0c:	edc5 9a00 	vstr	s19, [r5]
 800ed10:	ed85 9a01 	vstr	s18, [r5, #4]
 800ed14:	edc5 8a02 	vstr	s17, [r5, #8]
 800ed18:	793b      	ldrb	r3, [r7, #4]
 800ed1a:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800ed1e:	429a      	cmp	r2, r3
 800ed20:	f080 80f2 	bcs.w	800ef08 <iNemoEngine_API_Update+0x328>
 800ed24:	abd6      	add	r3, sp, #856	@ 0x358
 800ed26:	931c      	str	r3, [sp, #112]	@ 0x70
 800ed28:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800ed2c:	9323      	str	r3, [sp, #140]	@ 0x8c
 800ed2e:	f607 1334 	addw	r3, r7, #2356	@ 0x934
 800ed32:	9324      	str	r3, [sp, #144]	@ 0x90
 800ed34:	f607 1338 	addw	r3, r7, #2360	@ 0x938
 800ed38:	9325      	str	r3, [sp, #148]	@ 0x94
 800ed3a:	eddd 8aff 	vldr	s17, [sp, #1020]	@ 0x3fc
 800ed3e:	f607 133c 	addw	r3, r7, #2364	@ 0x93c
 800ed42:	9326      	str	r3, [sp, #152]	@ 0x98
 800ed44:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800ed48:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800ed4a:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 800ed4c:	3301      	adds	r3, #1
 800ed4e:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 800ed52:	aaab      	add	r2, sp, #684	@ 0x2ac
 800ed54:	4650      	mov	r0, sl
 800ed56:	f7fd ffef 	bl	800cd38 <rotVect>
 800ed5a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800ed5c:	ed93 aa00 	vldr	s20, [r3]
 800ed60:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	f8c8 300c 	str.w	r3, [r8, #12]
 800ed68:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	f8c8 3010 	str.w	r3, [r8, #16]
 800ed70:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	f8c8 3014 	str.w	r3, [r8, #20]
 800ed78:	ed88 aa06 	vstr	s20, [r8, #24]
 800ed7c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800ed80:	9301      	str	r3, [sp, #4]
 800ed82:	f108 0328 	add.w	r3, r8, #40	@ 0x28
 800ed86:	4651      	mov	r1, sl
 800ed88:	4642      	mov	r2, r8
 800ed8a:	f108 000c 	add.w	r0, r8, #12
 800ed8e:	9300      	str	r3, [sp, #0]
 800ed90:	f108 031c 	add.w	r3, r8, #28
 800ed94:	f7ff fb6c 	bl	800e470 <output_update>
 800ed98:	edd8 9a00 	vldr	s19, [r8]
 800ed9c:	ed98 9a01 	vldr	s18, [r8, #4]
 800eda0:	eeb0 0a69 	vmov.f32	s0, s19
 800eda4:	f004 fd62 	bl	801386c <sinf>
 800eda8:	eeb0 8a40 	vmov.f32	s16, s0
 800edac:	eeb0 0a69 	vmov.f32	s0, s19
 800edb0:	f004 fd10 	bl	80137d4 <cosf>
 800edb4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800edb6:	ee20 0a00 	vmul.f32	s0, s0, s0
 800edba:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 800edbe:	ed93 6a3d 	vldr	s12, [r3, #244]	@ 0xf4
 800edc2:	ee68 7a08 	vmul.f32	s15, s16, s16
 800edc6:	ee20 8a07 	vmul.f32	s16, s0, s14
 800edca:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800eedc <iNemoEngine_API_Update+0x2fc>
 800edce:	eef0 6ac9 	vabs.f32	s13, s18
 800edd2:	eef4 6ac7 	vcmpe.f32	s13, s14
 800edd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edda:	eea7 8a86 	vfma.f32	s16, s15, s12
 800edde:	d573      	bpl.n	800eec8 <iNemoEngine_API_Update+0x2e8>
 800ede0:	eeb0 0a49 	vmov.f32	s0, s18
 800ede4:	f004 fd88 	bl	80138f8 <tanf>
 800ede8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800edec:	eeb0 7a68 	vmov.f32	s14, s17
 800edf0:	eea0 7a08 	vfma.f32	s14, s0, s16
 800edf4:	4c3a      	ldr	r4, [pc, #232]	@ (800eee0 <iNemoEngine_API_Update+0x300>)
 800edf6:	eef1 7ac7 	vsqrt.f32	s15, s14
 800edfa:	f8d4 03c0 	ldr.w	r0, [r4, #960]	@ 0x3c0
 800edfe:	eddf 6a39 	vldr	s13, [pc, #228]	@ 800eee4 <iNemoEngine_API_Update+0x304>
 800ee02:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800eef8 <iNemoEngine_API_Update+0x318>
 800ee06:	ed98 8a04 	vldr	s16, [r8, #16]
 800ee0a:	edd8 8a03 	vldr	s17, [r8, #12]
 800ee0e:	ed98 9a05 	vldr	s18, [r8, #20]
 800ee12:	ed98 6a08 	vldr	s12, [r8, #32]
 800ee16:	ed98 0a07 	vldr	s0, [r8, #28]
 800ee1a:	ed98 1a09 	vldr	s2, [r8, #36]	@ 0x24
 800ee1e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ee22:	eef4 7ae6 	vcmpe.f32	s15, s13
 800ee26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee2a:	bf88      	it	hi
 800ee2c:	eef0 7a66 	vmovhi.f32	s15, s13
 800ee30:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ee34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee38:	bfb8      	it	lt
 800ee3a:	eef0 7a47 	vmovlt.f32	s15, s14
 800ee3e:	edc8 7a0e 	vstr	s15, [r8, #56]	@ 0x38
 800ee42:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800ee46:	bb73      	cbnz	r3, 800eea6 <iNemoEngine_API_Update+0x2c6>
 800ee48:	eef0 0a46 	vmov.f32	s1, s12
 800ee4c:	f7fe f844 	bl	800ced8 <findDirection>
 800ee50:	f8c4 03c0 	str.w	r0, [r4, #960]	@ 0x3c0
 800ee54:	2805      	cmp	r0, #5
 800ee56:	f204 8186 	bhi.w	8013166 <iNemoEngine_API_Update+0x4586>
 800ee5a:	e8df f010 	tbh	[pc, r0, lsl #1]
 800ee5e:	000a      	.short	0x000a
 800ee60:	0006123c 	.word	0x0006123c
 800ee64:	0006126f 	.word	0x0006126f
 800ee68:	000a      	.short	0x000a
 800ee6a:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800eee8 <iNemoEngine_API_Update+0x308>
 800ee6e:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800ee72:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800eeec <iNemoEngine_API_Update+0x30c>
 800ee76:	eef4 9ae7 	vcmpe.f32	s19, s15
 800ee7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee7e:	bfa8      	it	ge
 800ee80:	ee79 9ae7 	vsubge.f32	s19, s19, s15
 800ee84:	eef5 9ac0 	vcmpe.f32	s19, #0.0
 800ee88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee8c:	d503      	bpl.n	800ee96 <iNemoEngine_API_Update+0x2b6>
 800ee8e:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800eeec <iNemoEngine_API_Update+0x30c>
 800ee92:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800ee96:	edc8 9a0d 	vstr	s19, [r8, #52]	@ 0x34
 800ee9a:	f20d 5d0c 	addw	sp, sp, #1292	@ 0x50c
 800ee9e:	ecbd 8b10 	vpop	{d8-d15}
 800eea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eea6:	eef0 0a40 	vmov.f32	s1, s0
 800eeaa:	eeb1 1a41 	vneg.f32	s2, s2
 800eeae:	eeb0 0a46 	vmov.f32	s0, s12
 800eeb2:	f7fe f811 	bl	800ced8 <findDirection>
 800eeb6:	eef0 7a68 	vmov.f32	s15, s17
 800eeba:	eeb1 9a49 	vneg.f32	s18, s18
 800eebe:	eef0 8a48 	vmov.f32	s17, s16
 800eec2:	eeb0 8a67 	vmov.f32	s16, s15
 800eec6:	e7c3      	b.n	800ee50 <iNemoEngine_API_Update+0x270>
 800eec8:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800eef0 <iNemoEngine_API_Update+0x310>
 800eecc:	eeb0 7a68 	vmov.f32	s14, s17
 800eed0:	eea8 7a27 	vfma.f32	s14, s16, s15
 800eed4:	e78e      	b.n	800edf4 <iNemoEngine_API_Update+0x214>
 800eed6:	bf00      	nop
 800eed8:	3f333333 	.word	0x3f333333
 800eedc:	3fbc430e 	.word	0x3fbc430e
 800eee0:	20000184 	.word	0x20000184
 800eee4:	40490fdb 	.word	0x40490fdb
 800eee8:	43340000 	.word	0x43340000
 800eeec:	43b40000 	.word	0x43b40000
 800eef0:	42c6ab07 	.word	0x42c6ab07
 800eef4:	3c03126f 	.word	0x3c03126f
 800eef8:	3c8efa35 	.word	0x3c8efa35
 800eefc:	3ed93dd9 	.word	0x3ed93dd9
 800ef00:	3b656042 	.word	0x3b656042
 800ef04:	42c80000 	.word	0x42c80000
 800ef08:	ee07 3a90 	vmov	s15, r3
 800ef0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ef10:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 800eef4 <iNemoEngine_API_Update+0x314>
 800ef14:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 800eef8 <iNemoEngine_API_Update+0x318>
 800ef18:	ed1f aa08 	vldr	s20, [pc, #-32]	@ 800eefc <iNemoEngine_API_Update+0x31c>
 800ef1c:	ee67 7a88 	vmul.f32	s15, s15, s16
 800ef20:	f607 145c 	addw	r4, r7, #2396	@ 0x95c
 800ef24:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800ef28:	f507 6016 	add.w	r0, r7, #2400	@ 0x960
 800ef2c:	f607 1164 	addw	r1, r7, #2404	@ 0x964
 800ef30:	2200      	movs	r2, #0
 800ef32:	f04f 0c00 	mov.w	ip, #0
 800ef36:	ab63      	add	r3, sp, #396	@ 0x18c
 800ef38:	edcd 7a07 	vstr	s15, [sp, #28]
 800ef3c:	eef1 7ac6 	vsqrt.f32	s15, s12
 800ef40:	ed5f 6a11 	vldr	s13, [pc, #-68]	@ 800ef00 <iNemoEngine_API_Update+0x320>
 800ef44:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800ef48:	edd4 6a00 	vldr	s13, [r4]
 800ef4c:	ee66 fa87 	vmul.f32	s31, s13, s14
 800ef50:	edcd 6a1d 	vstr	s13, [sp, #116]	@ 0x74
 800ef54:	edd0 6a00 	vldr	s13, [r0]
 800ef58:	ee26 fa87 	vmul.f32	s30, s13, s14
 800ef5c:	edcd 6a1e 	vstr	s13, [sp, #120]	@ 0x78
 800ef60:	edd1 6a00 	vldr	s13, [r1]
 800ef64:	f8a7 c950 	strh.w	ip, [r7, #2384]	@ 0x950
 800ef68:	6022      	str	r2, [r4, #0]
 800ef6a:	6002      	str	r2, [r0, #0]
 800ef6c:	600a      	str	r2, [r1, #0]
 800ef6e:	797a      	ldrb	r2, [r7, #5]
 800ef70:	9209      	str	r2, [sp, #36]	@ 0x24
 800ef72:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800ef76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ef7a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ef7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef80:	edcd 6a08 	vstr	s13, [sp, #32]
 800ef84:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ef88:	ac60      	add	r4, sp, #384	@ 0x180
 800ef8a:	2b01      	cmp	r3, #1
 800ef8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ef90:	ee27 aa8a 	vmul.f32	s20, s15, s20
 800ef94:	ed8d 7a10 	vstr	s14, [sp, #64]	@ 0x40
 800ef98:	f002 83ff 	beq.w	801179a <iNemoEngine_API_Update+0x2bba>
 800ef9c:	2b02      	cmp	r3, #2
 800ef9e:	f002 83f3 	beq.w	8011788 <iNemoEngine_API_Update+0x2ba8>
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	f002 8261 	beq.w	801146a <iNemoEngine_API_Update+0x288a>
 800efa8:	edd7 9a05 	vldr	s19, [r7, #20]
 800efac:	ed1f 7a2b 	vldr	s14, [pc, #-172]	@ 800ef04 <iNemoEngine_API_Update+0x324>
 800efb0:	4a1a      	ldr	r2, [pc, #104]	@ (800f01c <iNemoEngine_API_Update+0x43c>)
 800efb2:	eef6 8a00 	vmov.f32	s17, #96	@ 0x3f000000  0.5
 800efb6:	ee69 9a87 	vmul.f32	s19, s19, s14
 800efba:	ee67 8aa8 	vmul.f32	s17, s15, s17
 800efbe:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800efc2:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800f020 <iNemoEngine_API_Update+0x440>
 800efc6:	eddf 5a17 	vldr	s11, [pc, #92]	@ 800f024 <iNemoEngine_API_Update+0x444>
 800efca:	887b      	ldrh	r3, [r7, #2]
 800efcc:	ee26 7a87 	vmul.f32	s14, s13, s14
 800efd0:	ee67 5aa5 	vmul.f32	s11, s15, s11
 800efd4:	1e59      	subs	r1, r3, #1
 800efd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800efda:	2912      	cmp	r1, #18
 800efdc:	edcd 5a2f 	vstr	s11, [sp, #188]	@ 0xbc
 800efe0:	edcd 7a21 	vstr	s15, [sp, #132]	@ 0x84
 800efe4:	d824      	bhi.n	800f030 <iNemoEngine_API_Update+0x450>
 800efe6:	3301      	adds	r3, #1
 800efe8:	b299      	uxth	r1, r3
 800efea:	2903      	cmp	r1, #3
 800efec:	b21b      	sxth	r3, r3
 800efee:	f202 8232 	bhi.w	8011456 <iNemoEngine_API_Update+0x2876>
 800eff2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800f028 <iNemoEngine_API_Update+0x448>
 800eff6:	ee86 6a07 	vdiv.f32	s12, s12, s14
 800effa:	ee6a 7a07 	vmul.f32	s15, s20, s14
 800effe:	ed8d 6a29 	vstr	s12, [sp, #164]	@ 0xa4
 800f002:	ed9d 6a21 	vldr	s12, [sp, #132]	@ 0x84
 800f006:	ee26 7a07 	vmul.f32	s14, s12, s14
 800f00a:	eeb0 aa67 	vmov.f32	s20, s15
 800f00e:	ed8d 7a21 	vstr	s14, [sp, #132]	@ 0x84
 800f012:	e020      	b.n	800f056 <iNemoEngine_API_Update+0x476>
 800f014:	ab50      	add	r3, sp, #320	@ 0x140
 800f016:	932a      	str	r3, [sp, #168]	@ 0xa8
 800f018:	e5f1      	b.n	800ebfe <iNemoEngine_API_Update+0x1e>
 800f01a:	bf00      	nop
 800f01c:	3a83126f 	.word	0x3a83126f
 800f020:	3fb50481 	.word	0x3fb50481
 800f024:	3e0f5c29 	.word	0x3e0f5c29
 800f028:	3e4ccccd 	.word	0x3e4ccccd
 800f02c:	358637bd 	.word	0x358637bd
 800f030:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800f02c <iNemoEngine_API_Update+0x44c>
 800f034:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800f038:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f03c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800f040:	ee86 7a07 	vdiv.f32	s14, s12, s14
 800f044:	2300      	movs	r3, #0
 800f046:	ee6a 7a27 	vmul.f32	s15, s20, s15
 800f04a:	ed8d 7a29 	vstr	s14, [sp, #164]	@ 0xa4
 800f04e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800f052:	ee2a aa07 	vmul.f32	s20, s20, s14
 800f056:	edcd 7a8d 	vstr	s15, [sp, #564]	@ 0x234
 800f05a:	edcd 7a8e 	vstr	s15, [sp, #568]	@ 0x238
 800f05e:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 800f062:	eddd 7a21 	vldr	s15, [sp, #132]	@ 0x84
 800f066:	807b      	strh	r3, [r7, #2]
 800f068:	edcd 7a96 	vstr	s15, [sp, #600]	@ 0x258
 800f06c:	eddd 7a2f 	vldr	s15, [sp, #188]	@ 0xbc
 800f070:	4be5      	ldr	r3, [pc, #916]	@ (800f408 <iNemoEngine_API_Update+0x828>)
 800f072:	edcd 7a97 	vstr	s15, [sp, #604]	@ 0x25c
 800f076:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800f07a:	eddd 7a29 	vldr	s15, [sp, #164]	@ 0xa4
 800f07e:	926c      	str	r2, [sp, #432]	@ 0x1b0
 800f080:	ee26 7a87 	vmul.f32	s14, s13, s14
 800f084:	a8d6      	add	r0, sp, #856	@ 0x358
 800f086:	926d      	str	r2, [sp, #436]	@ 0x1b4
 800f088:	926e      	str	r2, [sp, #440]	@ 0x1b8
 800f08a:	2100      	movs	r1, #0
 800f08c:	f44f 72d8 	mov.w	r2, #432	@ 0x1b0
 800f090:	4605      	mov	r5, r0
 800f092:	9371      	str	r3, [sp, #452]	@ 0x1c4
 800f094:	ed8d 7a1f 	vstr	s14, [sp, #124]	@ 0x7c
 800f098:	901c      	str	r0, [sp, #112]	@ 0x70
 800f09a:	ed8d aa90 	vstr	s20, [sp, #576]	@ 0x240
 800f09e:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 800f0a2:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 800f0a6:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 800f0aa:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 800f0ae:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 800f0b2:	ed8d 7a98 	vstr	s14, [sp, #608]	@ 0x260
 800f0b6:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800f0ba:	edcd 7a6a 	vstr	s15, [sp, #424]	@ 0x1a8
 800f0be:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 800f0c2:	f004 faeb 	bl	801369c <memset>
 800f0c6:	7b79      	ldrb	r1, [r7, #13]
 800f0c8:	9120      	str	r1, [sp, #128]	@ 0x80
 800f0ca:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800f0ce:	f8c5 30a8 	str.w	r3, [r5, #168]	@ 0xa8
 800f0d2:	f8c5 30dc 	str.w	r3, [r5, #220]	@ 0xdc
 800f0d6:	f8c5 3110 	str.w	r3, [r5, #272]	@ 0x110
 800f0da:	f8c5 3144 	str.w	r3, [r5, #324]	@ 0x144
 800f0de:	f8c5 3178 	str.w	r3, [r5, #376]	@ 0x178
 800f0e2:	f8c5 31ac 	str.w	r3, [r5, #428]	@ 0x1ac
 800f0e6:	2900      	cmp	r1, #0
 800f0e8:	f001 8103 	beq.w	80102f2 <iNemoEngine_API_Update+0x1712>
 800f0ec:	ed94 8a01 	vldr	s16, [r4, #4]
 800f0f0:	ed94 9a00 	vldr	s18, [r4]
 800f0f4:	edd4 ea02 	vldr	s29, [r4, #8]
 800f0f8:	ee68 7a08 	vmul.f32	s15, s16, s16
 800f0fc:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800f100:	eee9 7a09 	vfma.f32	s15, s18, s18
 800f104:	ee28 7a07 	vmul.f32	s14, s16, s14
 800f108:	eeee 7aae 	vfma.f32	s15, s29, s29
 800f10c:	ee39 6a09 	vadd.f32	s12, s18, s18
 800f110:	ee7e 5aae 	vadd.f32	s11, s29, s29
 800f114:	edcd 7a04 	vstr	s15, [sp, #16]
 800f118:	eeb1 5a65 	vneg.f32	s10, s11
 800f11c:	eef1 7a46 	vneg.f32	s15, s12
 800f120:	eef1 6a47 	vneg.f32	s13, s14
 800f124:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800f126:	ed94 da04 	vldr	s26, [r4, #16]
 800f12a:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
 800f12e:	eef1 7a4d 	vneg.f32	s15, s26
 800f132:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f136:	edd4 ba05 	vldr	s23, [r4, #20]
 800f13a:	edc3 7a05 	vstr	s15, [r3, #20]
 800f13e:	eef1 7a67 	vneg.f32	s15, s15
 800f142:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
 800f146:	ee7b 7aab 	vadd.f32	s15, s23, s23
 800f14a:	ed94 ca03 	vldr	s24, [r4, #12]
 800f14e:	edc3 7a04 	vstr	s15, [r3, #16]
 800f152:	eef1 7a67 	vneg.f32	s15, s15
 800f156:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 800f15a:	ee7c 7a0c 	vadd.f32	s15, s24, s24
 800f15e:	edc3 5a01 	vstr	s11, [r3, #4]
 800f162:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 800f166:	eef1 7a67 	vneg.f32	s15, s15
 800f16a:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
 800f16e:	ed83 7a02 	vstr	s14, [r3, #8]
 800f172:	ed83 5a0c 	vstr	s10, [r3, #48]	@ 0x30
 800f176:	ed83 6a0e 	vstr	s12, [r3, #56]	@ 0x38
 800f17a:	edc3 6a18 	vstr	s13, [r3, #96]	@ 0x60
 800f17e:	2230      	movs	r2, #48	@ 0x30
 800f180:	f04f 3301 	mov.w	r3, #16843009	@ 0x1010101
 800f184:	2100      	movs	r1, #0
 800f186:	a899      	add	r0, sp, #612	@ 0x264
 800f188:	e9cd 3344 	strd	r3, r3, [sp, #272]	@ 0x110
 800f18c:	9346      	str	r3, [sp, #280]	@ 0x118
 800f18e:	f004 fa85 	bl	801369c <memset>
 800f192:	edd7 7a06 	vldr	s15, [r7, #24]
 800f196:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 800f19a:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f19e:	edcd 7a11 	vstr	s15, [sp, #68]	@ 0x44
 800f1a2:	edd7 7a07 	vldr	s15, [r7, #28]
 800f1a6:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f1aa:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
 800f1ae:	edd7 7a08 	vldr	s15, [r7, #32]
 800f1b2:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f1b6:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	f042 8660 	bne.w	8011e80 <iNemoEngine_API_Update+0x32a0>
 800f1c0:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 800f1c4:	932b      	str	r3, [sp, #172]	@ 0xac
 800f1c6:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 800f1ca:	932c      	str	r3, [sp, #176]	@ 0xb0
 800f1cc:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 800f1d0:	932d      	str	r3, [sp, #180]	@ 0xb4
 800f1d2:	f897 3318 	ldrb.w	r3, [r7, #792]	@ 0x318
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	f042 8470 	bne.w	8011abc <iNemoEngine_API_Update+0x2edc>
 800f1dc:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 800f1e0:	9305      	str	r3, [sp, #20]
 800f1e2:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 800f1e6:	9306      	str	r3, [sp, #24]
 800f1e8:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 800f1ec:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 800f1f0:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 800f1f4:	930e      	str	r3, [sp, #56]	@ 0x38
 800f1f6:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 800f1fa:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800f1fe:	ed93 ba00 	vldr	s22, [r3]
 800f202:	9323      	str	r3, [sp, #140]	@ 0x8c
 800f204:	f607 1234 	addw	r2, r7, #2356	@ 0x934
 800f208:	f607 1138 	addw	r1, r7, #2360	@ 0x938
 800f20c:	f607 103c 	addw	r0, r7, #2364	@ 0x93c
 800f210:	edd2 aa00 	vldr	s21, [r2]
 800f214:	edd1 9a00 	vldr	s19, [r1]
 800f218:	edd0 ca00 	vldr	s25, [r0]
 800f21c:	9224      	str	r2, [sp, #144]	@ 0x90
 800f21e:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800f222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f226:	9125      	str	r1, [sp, #148]	@ 0x94
 800f228:	9026      	str	r0, [sp, #152]	@ 0x98
 800f22a:	ed8d ba58 	vstr	s22, [sp, #352]	@ 0x160
 800f22e:	edcd aa59 	vstr	s21, [sp, #356]	@ 0x164
 800f232:	edcd 9a5a 	vstr	s19, [sp, #360]	@ 0x168
 800f236:	edcd ca5b 	vstr	s25, [sp, #364]	@ 0x16c
 800f23a:	f04f 0300 	mov.w	r3, #0
 800f23e:	d142      	bne.n	800f2c6 <iNemoEngine_API_Update+0x6e6>
 800f240:	eef5 aa40 	vcmp.f32	s21, #0.0
 800f244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f248:	d13d      	bne.n	800f2c6 <iNemoEngine_API_Update+0x6e6>
 800f24a:	eef5 9a40 	vcmp.f32	s19, #0.0
 800f24e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f252:	f043 856d 	bne.w	8012d30 <iNemoEngine_API_Update+0x4150>
 800f256:	eef5 ca40 	vcmp.f32	s25, #0.0
 800f25a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f25e:	f043 867f 	bne.w	8012f60 <iNemoEngine_API_Update+0x4380>
 800f262:	eef7 da00 	vmov.f32	s27, #112	@ 0x3f800000  1.0
 800f266:	9358      	str	r3, [sp, #352]	@ 0x160
 800f268:	9359      	str	r3, [sp, #356]	@ 0x164
 800f26a:	935a      	str	r3, [sp, #360]	@ 0x168
 800f26c:	2100      	movs	r1, #0
 800f26e:	4b67      	ldr	r3, [pc, #412]	@ (800f40c <iNemoEngine_API_Update+0x82c>)
 800f270:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800f274:	edc7 da73 	vstr	s27, [r7, #460]	@ 0x1cc
 800f278:	edc7 da74 	vstr	s27, [r7, #464]	@ 0x1d0
 800f27c:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 800f280:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800f284:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 800f288:	edcd da5b 	vstr	s27, [sp, #364]	@ 0x16c
 800f28c:	f004 fa06 	bl	801369c <memset>
 800f290:	4b5f      	ldr	r3, [pc, #380]	@ (800f410 <iNemoEngine_API_Update+0x830>)
 800f292:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800f296:	eef0 9a6c 	vmov.f32	s19, s25
 800f29a:	eef0 aa6c 	vmov.f32	s21, s25
 800f29e:	eeb0 ba6c 	vmov.f32	s22, s25
 800f2a2:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 800f2a6:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 800f2aa:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 800f2ae:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 800f2b2:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 800f2b6:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 800f2ba:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 800f2be:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 800f2c2:	eef0 ca6d 	vmov.f32	s25, s27
 800f2c6:	eddf 7a53 	vldr	s15, [pc, #332]	@ 800f414 <iNemoEngine_API_Update+0x834>
 800f2ca:	ed9d 7a04 	vldr	s14, [sp, #16]
 800f2ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f2d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2d6:	f100 87fe 	bmi.w	80102d6 <iNemoEngine_API_Update+0x16f6>
 800f2da:	eeb1 eac7 	vsqrt.f32	s28, s14
 800f2de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f2e2:	ee3e 6a47 	vsub.f32	s12, s28, s14
 800f2e6:	eec7 7a0e 	vdiv.f32	s15, s14, s28
 800f2ea:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800f2ee:	eeb0 7ac6 	vabs.f32	s14, s12
 800f2f2:	ed8d 7a2e 	vstr	s14, [sp, #184]	@ 0xb8
 800f2f6:	ee37 7a66 	vsub.f32	s14, s14, s13
 800f2fa:	ed8d 7a30 	vstr	s14, [sp, #192]	@ 0xc0
 800f2fe:	ee2d 7a0d 	vmul.f32	s14, s26, s26
 800f302:	edd4 6a00 	vldr	s13, [r4]
 800f306:	ed94 6a01 	vldr	s12, [r4, #4]
 800f30a:	edcd 6a34 	vstr	s13, [sp, #208]	@ 0xd0
 800f30e:	eeac 7a0c 	vfma.f32	s14, s24, s24
 800f312:	9b05      	ldr	r3, [sp, #20]
 800f314:	ee67 5aa6 	vmul.f32	s11, s15, s13
 800f318:	eeab 7aab 	vfma.f32	s14, s23, s23
 800f31c:	4628      	mov	r0, r5
 800f31e:	ee67 6a86 	vmul.f32	s13, s15, s12
 800f322:	ed8d 6a35 	vstr	s12, [sp, #212]	@ 0xd4
 800f326:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 800f414 <iNemoEngine_API_Update+0x834>
 800f32a:	edcd 6a48 	vstr	s13, [sp, #288]	@ 0x120
 800f32e:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800f332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f336:	bf54      	ite	pl
 800f338:	eeb1 7ac7 	vsqrtpl.f32	s14, s14
 800f33c:	ed9f 7a36 	vldrmi	s14, [pc, #216]	@ 800f418 <iNemoEngine_API_Update+0x838>
 800f340:	ed94 5a02 	vldr	s10, [r4, #8]
 800f344:	ed8d 7a0a 	vstr	s14, [sp, #40]	@ 0x28
 800f348:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 800f34c:	ee82 7a87 	vdiv.f32	s14, s5, s14
 800f350:	ee65 7a27 	vmul.f32	s15, s10, s15
 800f354:	ee2d 6a07 	vmul.f32	s12, s26, s14
 800f358:	ed93 3a00 	vldr	s6, [r3]
 800f35c:	ed8d 6a4b 	vstr	s12, [sp, #300]	@ 0x12c
 800f360:	ee66 6a26 	vmul.f32	s13, s12, s13
 800f364:	ee2c 6a07 	vmul.f32	s12, s24, s14
 800f368:	ee2b 7a87 	vmul.f32	s14, s23, s14
 800f36c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800f370:	eeb0 0a43 	vmov.f32	s0, s6
 800f374:	eee7 6a87 	vfma.f32	s13, s15, s14
 800f378:	ed8d 7a4c 	vstr	s14, [sp, #304]	@ 0x130
 800f37c:	ed8d 5a32 	vstr	s10, [sp, #200]	@ 0xc8
 800f380:	edcd 5a47 	vstr	s11, [sp, #284]	@ 0x11c
 800f384:	ed8d 6a4a 	vstr	s12, [sp, #296]	@ 0x128
 800f388:	edcd 6a22 	vstr	s13, [sp, #136]	@ 0x88
 800f38c:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 800f390:	f7fd ff5c 	bl	800d24c <dataDerivative5>
 800f394:	9b06      	ldr	r3, [sp, #24]
 800f396:	ed8d 0a14 	vstr	s0, [sp, #80]	@ 0x50
 800f39a:	edd3 7a00 	vldr	s15, [r3]
 800f39e:	4630      	mov	r0, r6
 800f3a0:	eeb0 0a67 	vmov.f32	s0, s15
 800f3a4:	edcd 7a03 	vstr	s15, [sp, #12]
 800f3a8:	f7fd ff50 	bl	800d24c <dataDerivative5>
 800f3ac:	eddb da00 	vldr	s27, [fp]
 800f3b0:	ed8d 0a0c 	vstr	s0, [sp, #48]	@ 0x30
 800f3b4:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800f3b6:	eeb0 0a6d 	vmov.f32	s0, s27
 800f3ba:	f7fd ff47 	bl	800d24c <dataDerivative5>
 800f3be:	eec2 7a83 	vdiv.f32	s15, s5, s6
 800f3c2:	ed8d 0a16 	vstr	s0, [sp, #88]	@ 0x58
 800f3c6:	ee29 9a27 	vmul.f32	s18, s18, s15
 800f3ca:	ee28 8a27 	vmul.f32	s16, s16, s15
 800f3ce:	ee6e eaa7 	vmul.f32	s29, s29, s15
 800f3d2:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800f41c <iNemoEngine_API_Update+0x83c>
 800f3d6:	eeb0 7ac9 	vabs.f32	s14, s18
 800f3da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f3de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3e2:	d52d      	bpl.n	800f440 <iNemoEngine_API_Update+0x860>
 800f3e4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f3e8:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f3ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3f0:	f282 8092 	bge.w	8011518 <iNemoEngine_API_Update+0x2938>
 800f3f4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f3f8:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f3fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f400:	f303 8088 	bgt.w	8012514 <iNemoEngine_API_Update+0x3934>
 800f404:	e00c      	b.n	800f420 <iNemoEngine_API_Update+0x840>
 800f406:	bf00      	nop
 800f408:	3a9d4952 	.word	0x3a9d4952
 800f40c:	bf666666 	.word	0xbf666666
 800f410:	40a00000 	.word	0x40a00000
 800f414:	3c23d70a 	.word	0x3c23d70a
 800f418:	3dcccccd 	.word	0x3dcccccd
 800f41c:	4b000000 	.word	0x4b000000
 800f420:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f424:	ee17 0a90 	vmov	r0, s15
 800f428:	f7f1 f832 	bl	8000490 <__aeabi_f2d>
 800f42c:	ec41 0b10 	vmov	d0, r0, r1
 800f430:	f004 fb6a 	bl	8013b08 <ceil>
 800f434:	ec51 0b10 	vmov	r0, r1, d0
 800f438:	f7f1 fb32 	bl	8000aa0 <__aeabi_d2f>
 800f43c:	ee09 0a10 	vmov	s18, r0
 800f440:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f41c <iNemoEngine_API_Update+0x83c>
 800f444:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 800f448:	eeb0 7ac8 	vabs.f32	s14, s16
 800f44c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f454:	d51f      	bpl.n	800f496 <iNemoEngine_API_Update+0x8b6>
 800f456:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f45a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f45e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f462:	f282 802d 	bge.w	80114c0 <iNemoEngine_API_Update+0x28e0>
 800f466:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f46a:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f46e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f472:	f303 804b 	bgt.w	801250c <iNemoEngine_API_Update+0x392c>
 800f476:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f47a:	ee17 0a90 	vmov	r0, s15
 800f47e:	f7f1 f807 	bl	8000490 <__aeabi_f2d>
 800f482:	ec41 0b10 	vmov	d0, r0, r1
 800f486:	f004 fb3f 	bl	8013b08 <ceil>
 800f48a:	ec51 0b10 	vmov	r0, r1, d0
 800f48e:	f7f1 fb07 	bl	8000aa0 <__aeabi_d2f>
 800f492:	ee08 0a10 	vmov	s16, r0
 800f496:	ed5f 7a1f 	vldr	s15, [pc, #-124]	@ 800f41c <iNemoEngine_API_Update+0x83c>
 800f49a:	ed8d 8a4e 	vstr	s16, [sp, #312]	@ 0x138
 800f49e:	eeb0 7aee 	vabs.f32	s14, s29
 800f4a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f4a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4aa:	d51f      	bpl.n	800f4ec <iNemoEngine_API_Update+0x90c>
 800f4ac:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f4b0:	eef4 eae7 	vcmpe.f32	s29, s15
 800f4b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4b8:	f281 87f0 	bge.w	801149c <iNemoEngine_API_Update+0x28bc>
 800f4bc:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f4c0:	eef4 eac7 	vcmpe.f32	s29, s14
 800f4c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4c8:	f303 801c 	bgt.w	8012504 <iNemoEngine_API_Update+0x3924>
 800f4cc:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f4d0:	ee17 0a90 	vmov	r0, s15
 800f4d4:	f7f0 ffdc 	bl	8000490 <__aeabi_f2d>
 800f4d8:	ec41 0b10 	vmov	d0, r0, r1
 800f4dc:	f004 fb14 	bl	8013b08 <ceil>
 800f4e0:	ec51 0b10 	vmov	r0, r1, d0
 800f4e4:	f7f1 fadc 	bl	8000aa0 <__aeabi_d2f>
 800f4e8:	ee0e 0a90 	vmov	s29, r0
 800f4ec:	f897 04b1 	ldrb.w	r0, [r7, #1201]	@ 0x4b1
 800f4f0:	edcd ea4f 	vstr	s29, [sp, #316]	@ 0x13c
 800f4f4:	1e43      	subs	r3, r0, #1
 800f4f6:	b25a      	sxtb	r2, r3
 800f4f8:	2a00      	cmp	r2, #0
 800f4fa:	b2db      	uxtb	r3, r3
 800f4fc:	dd17      	ble.n	800f52e <iNemoEngine_API_Update+0x94e>
 800f4fe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f502:	1e82      	subs	r2, r0, #2
 800f504:	009b      	lsls	r3, r3, #2
 800f506:	b2d2      	uxtb	r2, r2
 800f508:	f507 6194 	add.w	r1, r7, #1184	@ 0x4a0
 800f50c:	4419      	add	r1, r3
 800f50e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f512:	f203 43ac 	addw	r3, r3, #1196	@ 0x4ac
 800f516:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f51a:	443b      	add	r3, r7
 800f51c:	681a      	ldr	r2, [r3, #0]
 800f51e:	60da      	str	r2, [r3, #12]
 800f520:	685a      	ldr	r2, [r3, #4]
 800f522:	611a      	str	r2, [r3, #16]
 800f524:	689a      	ldr	r2, [r3, #8]
 800f526:	615a      	str	r2, [r3, #20]
 800f528:	3b0c      	subs	r3, #12
 800f52a:	428b      	cmp	r3, r1
 800f52c:	d1f6      	bne.n	800f51c <iNemoEngine_API_Update+0x93c>
 800f52e:	ed9d 7a03 	vldr	s14, [sp, #12]
 800f532:	ed85 9a00 	vstr	s18, [r5]
 800f536:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f53a:	ee87 9a87 	vdiv.f32	s18, s15, s14
 800f53e:	f207 43bc 	addw	r3, r7, #1212	@ 0x4bc
 800f542:	ed83 8a00 	vstr	s16, [r3]
 800f546:	f507 6398 	add.w	r3, r7, #1216	@ 0x4c0
 800f54a:	edc3 ea00 	vstr	s29, [r3]
 800f54e:	f897 34b0 	ldrb.w	r3, [r7, #1200]	@ 0x4b0
 800f552:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f41c <iNemoEngine_API_Update+0x83c>
 800f556:	ee2c 8a09 	vmul.f32	s16, s24, s18
 800f55a:	3301      	adds	r3, #1
 800f55c:	b2db      	uxtb	r3, r3
 800f55e:	eeb0 7ac8 	vabs.f32	s14, s16
 800f562:	4283      	cmp	r3, r0
 800f564:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f568:	bf28      	it	cs
 800f56a:	4603      	movcs	r3, r0
 800f56c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f570:	ee6d ea09 	vmul.f32	s29, s26, s18
 800f574:	f887 34b0 	strb.w	r3, [r7, #1200]	@ 0x4b0
 800f578:	ee2b 9a89 	vmul.f32	s18, s23, s18
 800f57c:	d51f      	bpl.n	800f5be <iNemoEngine_API_Update+0x9de>
 800f57e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f582:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f58a:	f281 8775 	bge.w	8011478 <iNemoEngine_API_Update+0x2898>
 800f58e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f592:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f59a:	f302 87af 	bgt.w	80124fc <iNemoEngine_API_Update+0x391c>
 800f59e:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f5a2:	ee17 0a90 	vmov	r0, s15
 800f5a6:	f7f0 ff73 	bl	8000490 <__aeabi_f2d>
 800f5aa:	ec41 0b10 	vmov	d0, r0, r1
 800f5ae:	f004 faab 	bl	8013b08 <ceil>
 800f5b2:	ec51 0b10 	vmov	r0, r1, d0
 800f5b6:	f7f1 fa73 	bl	8000aa0 <__aeabi_d2f>
 800f5ba:	ee08 0a10 	vmov	s16, r0
 800f5be:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 800f41c <iNemoEngine_API_Update+0x83c>
 800f5c2:	ed8d 8a4d 	vstr	s16, [sp, #308]	@ 0x134
 800f5c6:	eeb0 7aee 	vabs.f32	s14, s29
 800f5ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f5ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5d2:	d51f      	bpl.n	800f614 <iNemoEngine_API_Update+0xa34>
 800f5d4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f5d8:	eef4 eae7 	vcmpe.f32	s29, s15
 800f5dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5e0:	f282 80ae 	bge.w	8011740 <iNemoEngine_API_Update+0x2b60>
 800f5e4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f5e8:	eef4 eac7 	vcmpe.f32	s29, s14
 800f5ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5f0:	f302 8780 	bgt.w	80124f4 <iNemoEngine_API_Update+0x3914>
 800f5f4:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f5f8:	ee17 0a90 	vmov	r0, s15
 800f5fc:	f7f0 ff48 	bl	8000490 <__aeabi_f2d>
 800f600:	ec41 0b10 	vmov	d0, r0, r1
 800f604:	f004 fa80 	bl	8013b08 <ceil>
 800f608:	ec51 0b10 	vmov	r0, r1, d0
 800f60c:	f7f1 fa48 	bl	8000aa0 <__aeabi_d2f>
 800f610:	ee0e 0a90 	vmov	s29, r0
 800f614:	ed5f 7a7f 	vldr	s15, [pc, #-508]	@ 800f41c <iNemoEngine_API_Update+0x83c>
 800f618:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 800f61c:	eeb0 7ac9 	vabs.f32	s14, s18
 800f620:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f628:	d51f      	bpl.n	800f66a <iNemoEngine_API_Update+0xa8a>
 800f62a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f62e:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f636:	f282 8071 	bge.w	801171c <iNemoEngine_API_Update+0x2b3c>
 800f63a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f63e:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f646:	f302 8751 	bgt.w	80124ec <iNemoEngine_API_Update+0x390c>
 800f64a:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f64e:	ee17 0a90 	vmov	r0, s15
 800f652:	f7f0 ff1d 	bl	8000490 <__aeabi_f2d>
 800f656:	ec41 0b10 	vmov	d0, r0, r1
 800f65a:	f004 fa55 	bl	8013b08 <ceil>
 800f65e:	ec51 0b10 	vmov	r0, r1, d0
 800f662:	f7f1 fa1d 	bl	8000aa0 <__aeabi_d2f>
 800f666:	ee09 0a10 	vmov	s18, r0
 800f66a:	f897 0621 	ldrb.w	r0, [r7, #1569]	@ 0x621
 800f66e:	ed8d 9a4f 	vstr	s18, [sp, #316]	@ 0x13c
 800f672:	1e43      	subs	r3, r0, #1
 800f674:	b25a      	sxtb	r2, r3
 800f676:	2a00      	cmp	r2, #0
 800f678:	b2db      	uxtb	r3, r3
 800f67a:	dd17      	ble.n	800f6ac <iNemoEngine_API_Update+0xacc>
 800f67c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f680:	1e82      	subs	r2, r0, #2
 800f682:	009b      	lsls	r3, r3, #2
 800f684:	b2d2      	uxtb	r2, r2
 800f686:	f507 61c2 	add.w	r1, r7, #1552	@ 0x610
 800f68a:	4419      	add	r1, r3
 800f68c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f690:	f203 631c 	addw	r3, r3, #1564	@ 0x61c
 800f694:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f698:	443b      	add	r3, r7
 800f69a:	681a      	ldr	r2, [r3, #0]
 800f69c:	60da      	str	r2, [r3, #12]
 800f69e:	685a      	ldr	r2, [r3, #4]
 800f6a0:	611a      	str	r2, [r3, #16]
 800f6a2:	689a      	ldr	r2, [r3, #8]
 800f6a4:	615a      	str	r2, [r3, #20]
 800f6a6:	3b0c      	subs	r3, #12
 800f6a8:	428b      	cmp	r3, r1
 800f6aa:	d1f6      	bne.n	800f69a <iNemoEngine_API_Update+0xaba>
 800f6ac:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f6b0:	ed86 8a00 	vstr	s16, [r6]
 800f6b4:	ee87 8aad 	vdiv.f32	s16, s15, s27
 800f6b8:	f207 632c 	addw	r3, r7, #1580	@ 0x62c
 800f6bc:	edc3 ea00 	vstr	s29, [r3]
 800f6c0:	f507 63c6 	add.w	r3, r7, #1584	@ 0x630
 800f6c4:	ed83 9a00 	vstr	s18, [r3]
 800f6c8:	f897 3620 	ldrb.w	r3, [r7, #1568]	@ 0x620
 800f6cc:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 800f6d0:	ed5f 7aae 	vldr	s15, [pc, #-696]	@ 800f41c <iNemoEngine_API_Update+0x83c>
 800f6d4:	ee28 9a2f 	vmul.f32	s18, s16, s31
 800f6d8:	3301      	adds	r3, #1
 800f6da:	b2db      	uxtb	r3, r3
 800f6dc:	ee68 ea0f 	vmul.f32	s29, s16, s30
 800f6e0:	ee27 8a08 	vmul.f32	s16, s14, s16
 800f6e4:	eeb0 7ac9 	vabs.f32	s14, s18
 800f6e8:	4283      	cmp	r3, r0
 800f6ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f6ee:	bf28      	it	cs
 800f6f0:	4603      	movcs	r3, r0
 800f6f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6f6:	f887 3620 	strb.w	r3, [r7, #1568]	@ 0x620
 800f6fa:	d51f      	bpl.n	800f73c <iNemoEngine_API_Update+0xb5c>
 800f6fc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f700:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f708:	f282 802c 	bge.w	8011764 <iNemoEngine_API_Update+0x2b84>
 800f70c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f710:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f718:	f302 86ca 	bgt.w	80124b0 <iNemoEngine_API_Update+0x38d0>
 800f71c:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f720:	ee17 0a90 	vmov	r0, s15
 800f724:	f7f0 feb4 	bl	8000490 <__aeabi_f2d>
 800f728:	ec41 0b10 	vmov	d0, r0, r1
 800f72c:	f004 f9ec 	bl	8013b08 <ceil>
 800f730:	ec51 0b10 	vmov	r0, r1, d0
 800f734:	f7f1 f9b4 	bl	8000aa0 <__aeabi_d2f>
 800f738:	ee09 0a10 	vmov	s18, r0
 800f73c:	ed5f 7ac9 	vldr	s15, [pc, #-804]	@ 800f41c <iNemoEngine_API_Update+0x83c>
 800f740:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 800f744:	eeb0 7aee 	vabs.f32	s14, s29
 800f748:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f74c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f750:	d51f      	bpl.n	800f792 <iNemoEngine_API_Update+0xbb2>
 800f752:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f756:	eef4 eae7 	vcmpe.f32	s29, s15
 800f75a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f75e:	f281 87cb 	bge.w	80116f8 <iNemoEngine_API_Update+0x2b18>
 800f762:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f766:	eef4 eac7 	vcmpe.f32	s29, s14
 800f76a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f76e:	f302 86b9 	bgt.w	80124e4 <iNemoEngine_API_Update+0x3904>
 800f772:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f776:	ee17 0a90 	vmov	r0, s15
 800f77a:	f7f0 fe89 	bl	8000490 <__aeabi_f2d>
 800f77e:	ec41 0b10 	vmov	d0, r0, r1
 800f782:	f004 f9c1 	bl	8013b08 <ceil>
 800f786:	ec51 0b10 	vmov	r0, r1, d0
 800f78a:	f7f1 f989 	bl	8000aa0 <__aeabi_d2f>
 800f78e:	ee0e 0a90 	vmov	s29, r0
 800f792:	ed5f 7ade 	vldr	s15, [pc, #-888]	@ 800f41c <iNemoEngine_API_Update+0x83c>
 800f796:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 800f79a:	eeb0 7ac8 	vabs.f32	s14, s16
 800f79e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f7a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7a6:	d51f      	bpl.n	800f7e8 <iNemoEngine_API_Update+0xc08>
 800f7a8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f7ac:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f7b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7b4:	f281 878e 	bge.w	80116d4 <iNemoEngine_API_Update+0x2af4>
 800f7b8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f7bc:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f7c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7c4:	f302 8678 	bgt.w	80124b8 <iNemoEngine_API_Update+0x38d8>
 800f7c8:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f7cc:	ee17 0a90 	vmov	r0, s15
 800f7d0:	f7f0 fe5e 	bl	8000490 <__aeabi_f2d>
 800f7d4:	ec41 0b10 	vmov	d0, r0, r1
 800f7d8:	f004 f996 	bl	8013b08 <ceil>
 800f7dc:	ec51 0b10 	vmov	r0, r1, d0
 800f7e0:	f7f1 f95e 	bl	8000aa0 <__aeabi_d2f>
 800f7e4:	ee08 0a10 	vmov	s16, r0
 800f7e8:	f897 0791 	ldrb.w	r0, [r7, #1937]	@ 0x791
 800f7ec:	ed8d 8a4f 	vstr	s16, [sp, #316]	@ 0x13c
 800f7f0:	1e43      	subs	r3, r0, #1
 800f7f2:	b25a      	sxtb	r2, r3
 800f7f4:	2a00      	cmp	r2, #0
 800f7f6:	b2db      	uxtb	r3, r3
 800f7f8:	dd17      	ble.n	800f82a <iNemoEngine_API_Update+0xc4a>
 800f7fa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f7fe:	1e82      	subs	r2, r0, #2
 800f800:	009b      	lsls	r3, r3, #2
 800f802:	b2d2      	uxtb	r2, r2
 800f804:	f507 61f0 	add.w	r1, r7, #1920	@ 0x780
 800f808:	4419      	add	r1, r3
 800f80a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f80e:	f203 738c 	addw	r3, r3, #1932	@ 0x78c
 800f812:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f816:	443b      	add	r3, r7
 800f818:	681a      	ldr	r2, [r3, #0]
 800f81a:	60da      	str	r2, [r3, #12]
 800f81c:	685a      	ldr	r2, [r3, #4]
 800f81e:	611a      	str	r2, [r3, #16]
 800f820:	689a      	ldr	r2, [r3, #8]
 800f822:	615a      	str	r2, [r3, #20]
 800f824:	3b0c      	subs	r3, #12
 800f826:	428b      	cmp	r3, r1
 800f828:	d1f6      	bne.n	800f818 <iNemoEngine_API_Update+0xc38>
 800f82a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f82c:	ed83 9a00 	vstr	s18, [r3]
 800f830:	f207 739c 	addw	r3, r7, #1948	@ 0x79c
 800f834:	edc3 ea00 	vstr	s29, [r3]
 800f838:	9336      	str	r3, [sp, #216]	@ 0xd8
 800f83a:	f507 63f4 	add.w	r3, r7, #1952	@ 0x7a0
 800f83e:	ed83 8a00 	vstr	s16, [r3]
 800f842:	9337      	str	r3, [sp, #220]	@ 0xdc
 800f844:	f897 3790 	ldrb.w	r3, [r7, #1936]	@ 0x790
 800f848:	3301      	adds	r3, #1
 800f84a:	b2db      	uxtb	r3, r3
 800f84c:	4283      	cmp	r3, r0
 800f84e:	bf28      	it	cs
 800f850:	4603      	movcs	r3, r0
 800f852:	f887 3790 	strb.w	r3, [r7, #1936]	@ 0x790
 800f856:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f858:	a947      	add	r1, sp, #284	@ 0x11c
 800f85a:	a84a      	add	r0, sp, #296	@ 0x128
 800f85c:	f7fd fddc 	bl	800d418 <getRotationMatrix>
 800f860:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800f864:	f507 7347 	add.w	r3, r7, #796	@ 0x31c
 800f868:	9331      	str	r3, [sp, #196]	@ 0xc4
 800f86a:	461e      	mov	r6, r3
 800f86c:	46d4      	mov	ip, sl
 800f86e:	f507 754f 	add.w	r5, r7, #828	@ 0x33c
 800f872:	6830      	ldr	r0, [r6, #0]
 800f874:	6871      	ldr	r1, [r6, #4]
 800f876:	68b2      	ldr	r2, [r6, #8]
 800f878:	68f3      	ldr	r3, [r6, #12]
 800f87a:	4664      	mov	r4, ip
 800f87c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f87e:	3610      	adds	r6, #16
 800f880:	42ae      	cmp	r6, r5
 800f882:	46a4      	mov	ip, r4
 800f884:	d1f5      	bne.n	800f872 <iNemoEngine_API_Update+0xc92>
 800f886:	6830      	ldr	r0, [r6, #0]
 800f888:	6020      	str	r0, [r4, #0]
 800f88a:	ed97 7ac7 	vldr	s14, [r7, #796]	@ 0x31c
 800f88e:	edd7 7ac8 	vldr	s15, [r7, #800]	@ 0x320
 800f892:	eeb0 7ac7 	vabs.f32	s14, s14
 800f896:	eef0 7ae7 	vabs.f32	s15, s15
 800f89a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f89e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8a2:	f140 850a 	bpl.w	80102ba <iNemoEngine_API_Update+0x16da>
 800f8a6:	2004      	movs	r0, #4
 800f8a8:	2400      	movs	r4, #0
 800f8aa:	2107      	movs	r1, #7
 800f8ac:	f04f 0c06 	mov.w	ip, #6
 800f8b0:	2203      	movs	r2, #3
 800f8b2:	4603      	mov	r3, r0
 800f8b4:	9403      	str	r4, [sp, #12]
 800f8b6:	f04f 0e01 	mov.w	lr, #1
 800f8ba:	ed97 7ac9 	vldr	s14, [r7, #804]	@ 0x324
 800f8be:	eeb0 7ac7 	vabs.f32	s14, s14
 800f8c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f8c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8ca:	f300 84e4 	bgt.w	8010296 <iNemoEngine_API_Update+0x16b6>
 800f8ce:	2505      	movs	r5, #5
 800f8d0:	9504      	str	r5, [sp, #16]
 800f8d2:	f04f 0b08 	mov.w	fp, #8
 800f8d6:	2502      	movs	r5, #2
 800f8d8:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 800f8da:	4434      	add	r4, r6
 800f8dc:	4433      	add	r3, r6
 800f8de:	edd4 6a00 	vldr	s13, [r4]
 800f8e2:	ed93 7a00 	vldr	s14, [r3]
 800f8e6:	9b03      	ldr	r3, [sp, #12]
 800f8e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f8ec:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 800f8f0:	eb0a 0485 	add.w	r4, sl, r5, lsl #2
 800f8f4:	00ab      	lsls	r3, r5, #2
 800f8f6:	eb0a 058e 	add.w	r5, sl, lr, lsl #2
 800f8fa:	ea4f 0980 	mov.w	r9, r0, lsl #2
 800f8fe:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800f902:	edc6 7a00 	vstr	s15, [r6]
 800f906:	ed95 7a00 	vldr	s14, [r5]
 800f90a:	edd4 6a00 	vldr	s13, [r4]
 800f90e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f912:	eb0a 0582 	add.w	r5, sl, r2, lsl #2
 800f916:	edc4 7a00 	vstr	s15, [r4]
 800f91a:	eb0a 0480 	add.w	r4, sl, r0, lsl #2
 800f91e:	edd6 6a00 	vldr	s13, [r6]
 800f922:	ed94 6a00 	vldr	s12, [r4]
 800f926:	ed95 7a00 	vldr	s14, [r5]
 800f92a:	eea6 7ac6 	vfms.f32	s14, s13, s12
 800f92e:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800f932:	ed85 7a00 	vstr	s14, [r5]
 800f936:	ed94 7a00 	vldr	s14, [r4]
 800f93a:	9c04      	ldr	r4, [sp, #16]
 800f93c:	eb0a 0084 	add.w	r0, sl, r4, lsl #2
 800f940:	ed90 6a00 	vldr	s12, [r0]
 800f944:	eea7 6ac7 	vfms.f32	s12, s15, s14
 800f948:	00a4      	lsls	r4, r4, #2
 800f94a:	ed80 6a00 	vstr	s12, [r0]
 800f94e:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 800f952:	0089      	lsls	r1, r1, #2
 800f954:	9104      	str	r1, [sp, #16]
 800f956:	eb0a 018c 	add.w	r1, sl, ip, lsl #2
 800f95a:	edd0 5a00 	vldr	s11, [r0]
 800f95e:	ed91 7a00 	vldr	s14, [r1]
 800f962:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800f966:	eef0 5ac6 	vabs.f32	s11, s12
 800f96a:	ed81 7a00 	vstr	s14, [r1]
 800f96e:	edd0 6a00 	vldr	s13, [r0]
 800f972:	eb0a 008b 	add.w	r0, sl, fp, lsl #2
 800f976:	ed90 7a00 	vldr	s14, [r0]
 800f97a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f97e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800f982:	ed80 7a00 	vstr	s14, [r0]
 800f986:	edd5 6a00 	vldr	s13, [r5]
 800f98a:	9803      	ldr	r0, [sp, #12]
 800f98c:	eef0 7ae6 	vabs.f32	s15, s13
 800f990:	eef4 5ae7 	vcmpe.f32	s11, s15
 800f994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f998:	ea4f 0080 	mov.w	r0, r0, lsl #2
 800f99c:	ea4f 0582 	mov.w	r5, r2, lsl #2
 800f9a0:	f300 8465 	bgt.w	801026e <iNemoEngine_API_Update+0x168e>
 800f9a4:	edd1 5a00 	vldr	s11, [r1]
 800f9a8:	eef0 7a47 	vmov.f32	s15, s14
 800f9ac:	ee86 4a26 	vdiv.f32	s8, s12, s13
 800f9b0:	eb0a 020b 	add.w	r2, sl, fp
 800f9b4:	4454      	add	r4, sl
 800f9b6:	4455      	add	r5, sl
 800f9b8:	a978      	add	r1, sp, #480	@ 0x1e0
 800f9ba:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800f9be:	eee4 7a65 	vfms.f32	s15, s8, s11
 800f9c2:	ed84 4a00 	vstr	s8, [r4]
 800f9c6:	edc2 7a00 	vstr	s15, [r2]
 800f9ca:	4632      	mov	r2, r6
 800f9cc:	4452      	add	r2, sl
 800f9ce:	edd2 1a00 	vldr	s3, [r2]
 800f9d2:	9a04      	ldr	r2, [sp, #16]
 800f9d4:	ed95 7a00 	vldr	s14, [r5]
 800f9d8:	4452      	add	r2, sl
 800f9da:	ed92 2a00 	vldr	s4, [r2]
 800f9de:	eb0a 0209 	add.w	r2, sl, r9
 800f9e2:	ed92 3a00 	vldr	s6, [r2]
 800f9e6:	eb0a 0200 	add.w	r2, sl, r0
 800f9ea:	ed92 0a00 	vldr	s0, [r2]
 800f9ee:	eb0a 0203 	add.w	r2, sl, r3
 800f9f2:	edd2 0a00 	vldr	s1, [r2]
 800f9f6:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f9f8:	ee83 1aa7 	vdiv.f32	s2, s7, s15
 800f9fc:	4472      	add	r2, lr
 800f9fe:	eec3 2a87 	vdiv.f32	s5, s7, s14
 800fa02:	ed92 7a00 	vldr	s14, [r2]
 800fa06:	aa72      	add	r2, sp, #456	@ 0x1c8
 800fa08:	4402      	add	r2, r0
 800fa0a:	edd2 7a00 	vldr	s15, [r2]
 800fa0e:	aa72      	add	r2, sp, #456	@ 0x1c8
 800fa10:	441a      	add	r2, r3
 800fa12:	edd2 5a00 	vldr	s11, [r2]
 800fa16:	eee0 7a47 	vfms.f32	s15, s0, s14
 800fa1a:	aa75      	add	r2, sp, #468	@ 0x1d4
 800fa1c:	4472      	add	r2, lr
 800fa1e:	eee0 5ac7 	vfms.f32	s11, s1, s14
 800fa22:	edd2 4a00 	vldr	s9, [r2]
 800fa26:	eee4 5a67 	vfms.f32	s11, s8, s15
 800fa2a:	aa75      	add	r2, sp, #468	@ 0x1d4
 800fa2c:	4402      	add	r2, r0
 800fa2e:	ed92 6a00 	vldr	s12, [r2]
 800fa32:	ee61 5a25 	vmul.f32	s11, s2, s11
 800fa36:	aa75      	add	r2, sp, #468	@ 0x1d4
 800fa38:	eea2 7a65 	vfms.f32	s14, s4, s11
 800fa3c:	441a      	add	r2, r3
 800fa3e:	440b      	add	r3, r1
 800fa40:	eee1 7ae5 	vfms.f32	s15, s3, s11
 800fa44:	4408      	add	r0, r1
 800fa46:	eef0 6a47 	vmov.f32	s13, s14
 800fa4a:	ee22 7aa7 	vmul.f32	s14, s5, s15
 800fa4e:	eea0 6a64 	vfms.f32	s12, s0, s9
 800fa52:	eee3 6a47 	vfms.f32	s13, s6, s14
 800fa56:	edd3 7a00 	vldr	s15, [r3]
 800fa5a:	ed90 5a00 	vldr	s10, [r0]
 800fa5e:	eeb0 8a66 	vmov.f32	s16, s13
 800fa62:	edd2 6a00 	vldr	s13, [r2]
 800fa66:	eee0 6ae4 	vfms.f32	s13, s1, s9
 800fa6a:	460b      	mov	r3, r1
 800fa6c:	4473      	add	r3, lr
 800fa6e:	44d6      	add	lr, sl
 800fa70:	eee4 6a46 	vfms.f32	s13, s8, s12
 800fa74:	ee61 6a26 	vmul.f32	s13, s2, s13
 800fa78:	eea1 6ae6 	vfms.f32	s12, s3, s13
 800fa7c:	eee2 4a66 	vfms.f32	s9, s4, s13
 800fa80:	ee22 6a86 	vmul.f32	s12, s5, s12
 800fa84:	eee3 4a46 	vfms.f32	s9, s6, s12
 800fa88:	eeb0 9a64 	vmov.f32	s18, s9
 800fa8c:	edd3 4a00 	vldr	s9, [r3]
 800fa90:	eea4 5ac0 	vfms.f32	s10, s9, s0
 800fa94:	eee4 7ae0 	vfms.f32	s15, s9, s1
 800fa98:	eee4 7a45 	vfms.f32	s15, s8, s10
 800fa9c:	ee67 7a81 	vmul.f32	s15, s15, s2
 800faa0:	eea7 5ae1 	vfms.f32	s10, s15, s3
 800faa4:	eee7 4ac2 	vfms.f32	s9, s15, s4
 800faa8:	ee22 4a85 	vmul.f32	s8, s5, s10
 800faac:	eeb0 5a64 	vmov.f32	s10, s9
 800fab0:	eea4 5a43 	vfms.f32	s10, s8, s6
 800fab4:	ed9e 3a00 	vldr	s6, [lr]
 800fab8:	eec3 4a83 	vdiv.f32	s9, s7, s6
 800fabc:	eebf 2a00 	vmov.f32	s4, #240	@ 0xbf800000 -1.0
 800fac0:	ee64 2a88 	vmul.f32	s5, s9, s16
 800fac4:	ee24 3a89 	vmul.f32	s6, s9, s18
 800fac8:	ee64 4a85 	vmul.f32	s9, s9, s10
 800facc:	ee37 5a86 	vadd.f32	s10, s15, s12
 800fad0:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800fad4:	ee32 5ac5 	vsub.f32	s10, s5, s10
 800fad8:	eeb4 5ac2 	vcmpe.f32	s10, s4
 800fadc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fae0:	bfc8      	it	gt
 800fae2:	ee75 3a23 	vaddgt.f32	s7, s10, s7
 800fae6:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800faea:	bfcc      	ite	gt
 800faec:	eeb1 5ae3 	vsqrtgt.f32	s10, s7
 800faf0:	ed9f 5ada 	vldrle	s10, [pc, #872]	@ 800fe5c <iNemoEngine_API_Update+0x127c>
 800faf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800faf8:	f101 83df 	bmi.w	80112ba <iNemoEngine_API_Update+0x26da>
 800fafc:	bfd8      	it	le
 800fafe:	ee25 5a26 	vmulle.f32	s10, s10, s13
 800fb02:	ee76 6a67 	vsub.f32	s13, s12, s15
 800fb06:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800fb0a:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800fb0e:	ee25 5a04 	vmul.f32	s10, s10, s8
 800fb12:	eebf 4a00 	vmov.f32	s8, #240	@ 0xbf800000 -1.0
 800fb16:	eef4 6ac4 	vcmpe.f32	s13, s8
 800fb1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb1e:	bf88      	it	hi
 800fb20:	eeb7 4a00 	vmovhi.f32	s8, #112	@ 0x3f800000  1.0
 800fb24:	ee74 4ae5 	vsub.f32	s9, s9, s11
 800fb28:	bf88      	it	hi
 800fb2a:	ee36 4a84 	vaddhi.f32	s8, s13, s8
 800fb2e:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 800fb32:	bf8c      	ite	hi
 800fb34:	eef1 6ac4 	vsqrthi.f32	s13, s8
 800fb38:	eddf 6ac8 	vldrls	s13, [pc, #800]	@ 800fe5c <iNemoEngine_API_Update+0x127c>
 800fb3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb40:	f101 83b7 	bmi.w	80112b2 <iNemoEngine_API_Update+0x26d2>
 800fb44:	bfd8      	it	le
 800fb46:	ee66 6aa4 	vmulle.f32	s13, s13, s9
 800fb4a:	ee72 2a86 	vadd.f32	s5, s5, s12
 800fb4e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800fb52:	ee77 7ae2 	vsub.f32	s15, s15, s5
 800fb56:	ee26 6a86 	vmul.f32	s12, s13, s12
 800fb5a:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 800fb5e:	eef4 7ae6 	vcmpe.f32	s15, s13
 800fb62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb66:	bf88      	it	hi
 800fb68:	eef7 6a00 	vmovhi.f32	s13, #112	@ 0x3f800000  1.0
 800fb6c:	ee37 7a43 	vsub.f32	s14, s14, s6
 800fb70:	bf88      	it	hi
 800fb72:	ee77 6aa6 	vaddhi.f32	s13, s15, s13
 800fb76:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800fb7a:	bf8c      	ite	hi
 800fb7c:	eef1 7ae6 	vsqrthi.f32	s15, s13
 800fb80:	eddf 7ab6 	vldrls	s15, [pc, #728]	@ 800fe5c <iNemoEngine_API_Update+0x127c>
 800fb84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb88:	f100 83d1 	bmi.w	801032e <iNemoEngine_API_Update+0x174e>
 800fb8c:	bfd8      	it	le
 800fb8e:	ee67 7a87 	vmulle.f32	s15, s15, s14
 800fb92:	f897 2341 	ldrb.w	r2, [r7, #833]	@ 0x341
 800fb96:	1e53      	subs	r3, r2, #1
 800fb98:	b259      	sxtb	r1, r3
 800fb9a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800fb9e:	2900      	cmp	r1, #0
 800fba0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fba4:	b2db      	uxtb	r3, r3
 800fba6:	dd1c      	ble.n	800fbe2 <iNemoEngine_API_Update+0x1002>
 800fba8:	3a02      	subs	r2, #2
 800fbaa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fbae:	b2d2      	uxtb	r2, r2
 800fbb0:	f1a7 010c 	sub.w	r1, r7, #12
 800fbb4:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800fbb8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800fbbc:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800fbc0:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800fbc4:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 800fbc8:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
 800fbcc:	f8d3 2340 	ldr.w	r2, [r3, #832]	@ 0x340
 800fbd0:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
 800fbd4:	f8d3 2344 	ldr.w	r2, [r3, #836]	@ 0x344
 800fbd8:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
 800fbdc:	3b0c      	subs	r3, #12
 800fbde:	428b      	cmp	r3, r1
 800fbe0:	d1f0      	bne.n	800fbc4 <iNemoEngine_API_Update+0xfe4>
 800fbe2:	ed9d 7a07 	vldr	s14, [sp, #28]
 800fbe6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800fbea:	ee86 7a87 	vdiv.f32	s14, s13, s14
 800fbee:	ab47      	add	r3, sp, #284	@ 0x11c
 800fbf0:	f20d 12eb 	addw	r2, sp, #491	@ 0x1eb
 800fbf4:	4699      	mov	r9, r3
 800fbf6:	f1c2 0601 	rsb	r6, r2, #1
 800fbfa:	9333      	str	r3, [sp, #204]	@ 0xcc
 800fbfc:	2300      	movs	r3, #0
 800fbfe:	e9cd 7838 	strd	r7, r8, [sp, #224]	@ 0xe0
 800fc02:	ad7b      	add	r5, sp, #492	@ 0x1ec
 800fc04:	46c8      	mov	r8, r9
 800fc06:	f50d 7b04 	add.w	fp, sp, #528	@ 0x210
 800fc0a:	46b9      	mov	r9, r7
 800fc0c:	ee25 5a07 	vmul.f32	s10, s10, s14
 800fc10:	ee66 6a07 	vmul.f32	s13, s12, s14
 800fc14:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fc18:	ed87 5ad2 	vstr	s10, [r7, #840]	@ 0x348
 800fc1c:	edc7 6ad3 	vstr	s13, [r7, #844]	@ 0x34c
 800fc20:	edc7 7ad4 	vstr	s15, [r7, #848]	@ 0x350
 800fc24:	4637      	mov	r7, r6
 800fc26:	461e      	mov	r6, r3
 800fc28:	3601      	adds	r6, #1
 800fc2a:	4651      	mov	r1, sl
 800fc2c:	f20d 13eb 	addw	r3, sp, #491	@ 0x1eb
 800fc30:	464a      	mov	r2, r9
 800fc32:	18f8      	adds	r0, r7, r3
 800fc34:	f803 0f01 	strb.w	r0, [r3, #1]!
 800fc38:	f8d2 0348 	ldr.w	r0, [r2, #840]	@ 0x348
 800fc3c:	f841 0b04 	str.w	r0, [r1], #4
 800fc40:	f20d 2009 	addw	r0, sp, #521	@ 0x209
 800fc44:	4298      	cmp	r0, r3
 800fc46:	f102 020c 	add.w	r2, r2, #12
 800fc4a:	d1f2      	bne.n	800fc32 <iNemoEngine_API_Update+0x1052>
 800fc4c:	ed9a 7a00 	vldr	s14, [sl]
 800fc50:	edda 7a01 	vldr	s15, [sl, #4]
 800fc54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc58:	ed9a 7a02 	vldr	s14, [sl, #8]
 800fc5c:	edda 7a03 	vldr	s15, [sl, #12]
 800fc60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc64:	bf88      	it	hi
 800fc66:	f44f 7381 	movhi.w	r3, #258	@ 0x102
 800fc6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc6e:	ed9a 7a04 	vldr	s14, [sl, #16]
 800fc72:	edda 7a05 	vldr	s15, [sl, #20]
 800fc76:	bf88      	it	hi
 800fc78:	802b      	strhhi	r3, [r5, #0]
 800fc7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc7e:	bf88      	it	hi
 800fc80:	f44f 7341 	movhi.w	r3, #772	@ 0x304
 800fc84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc88:	ed9a 7a06 	vldr	s14, [sl, #24]
 800fc8c:	edda 7a07 	vldr	s15, [sl, #28]
 800fc90:	bf88      	it	hi
 800fc92:	806b      	strhhi	r3, [r5, #2]
 800fc94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc98:	bf88      	it	hi
 800fc9a:	f240 5306 	movwhi	r3, #1286	@ 0x506
 800fc9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fca2:	ed9a 7a08 	vldr	s14, [sl, #32]
 800fca6:	edda 7a09 	vldr	s15, [sl, #36]	@ 0x24
 800fcaa:	bf88      	it	hi
 800fcac:	80ab      	strhhi	r3, [r5, #4]
 800fcae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcb2:	bf88      	it	hi
 800fcb4:	f44f 63e1 	movhi.w	r3, #1800	@ 0x708
 800fcb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fcbc:	ed9a 7a0a 	vldr	s14, [sl, #40]	@ 0x28
 800fcc0:	edda 7a0b 	vldr	s15, [sl, #44]	@ 0x2c
 800fcc4:	bf88      	it	hi
 800fcc6:	80eb      	strhhi	r3, [r5, #6]
 800fcc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fccc:	bf88      	it	hi
 800fcce:	f640 130a 	movwhi	r3, #2314	@ 0x90a
 800fcd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fcd6:	ed9a 7a0c 	vldr	s14, [sl, #48]	@ 0x30
 800fcda:	edda 7a0d 	vldr	s15, [sl, #52]	@ 0x34
 800fcde:	bf88      	it	hi
 800fce0:	812b      	strhhi	r3, [r5, #8]
 800fce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fce6:	bf88      	it	hi
 800fce8:	f640 330c 	movwhi	r3, #2828	@ 0xb0c
 800fcec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fcf0:	ed9a 7a0e 	vldr	s14, [sl, #56]	@ 0x38
 800fcf4:	edda 7a0f 	vldr	s15, [sl, #60]	@ 0x3c
 800fcf8:	bf88      	it	hi
 800fcfa:	816b      	strhhi	r3, [r5, #10]
 800fcfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd00:	bf88      	it	hi
 800fd02:	f640 530e 	movwhi	r3, #3342	@ 0xd0e
 800fd06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd0a:	ed9a 7a10 	vldr	s14, [sl, #64]	@ 0x40
 800fd0e:	edda 7a11 	vldr	s15, [sl, #68]	@ 0x44
 800fd12:	bf88      	it	hi
 800fd14:	81ab      	strhhi	r3, [r5, #12]
 800fd16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd1a:	bf88      	it	hi
 800fd1c:	f44f 6371 	movhi.w	r3, #3856	@ 0xf10
 800fd20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd24:	ed9a 7a12 	vldr	s14, [sl, #72]	@ 0x48
 800fd28:	edda 7a13 	vldr	s15, [sl, #76]	@ 0x4c
 800fd2c:	bf88      	it	hi
 800fd2e:	81eb      	strhhi	r3, [r5, #14]
 800fd30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd34:	bf88      	it	hi
 800fd36:	f241 1312 	movwhi	r3, #4370	@ 0x1112
 800fd3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd3e:	ed9a 7a14 	vldr	s14, [sl, #80]	@ 0x50
 800fd42:	edda 7a15 	vldr	s15, [sl, #84]	@ 0x54
 800fd46:	bf88      	it	hi
 800fd48:	822b      	strhhi	r3, [r5, #16]
 800fd4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd4e:	bf88      	it	hi
 800fd50:	f241 3314 	movwhi	r3, #4884	@ 0x1314
 800fd54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd58:	bf88      	it	hi
 800fd5a:	826b      	strhhi	r3, [r5, #18]
 800fd5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd60:	bf84      	itt	hi
 800fd62:	f241 5316 	movwhi	r3, #5398	@ 0x1516
 800fd66:	82ab      	strhhi	r3, [r5, #20]
 800fd68:	ed9a 7a16 	vldr	s14, [sl, #88]	@ 0x58
 800fd6c:	edda 7a17 	vldr	s15, [sl, #92]	@ 0x5c
 800fd70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd74:	ed9a 7a18 	vldr	s14, [sl, #96]	@ 0x60
 800fd78:	edda 7a19 	vldr	s15, [sl, #100]	@ 0x64
 800fd7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd80:	bf88      	it	hi
 800fd82:	f241 7318 	movwhi	r3, #5912	@ 0x1718
 800fd86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd8a:	ed9a 7a1a 	vldr	s14, [sl, #104]	@ 0x68
 800fd8e:	edda 7a1b 	vldr	s15, [sl, #108]	@ 0x6c
 800fd92:	bf88      	it	hi
 800fd94:	82eb      	strhhi	r3, [r5, #22]
 800fd96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd9a:	bf88      	it	hi
 800fd9c:	f641 131a 	movwhi	r3, #6426	@ 0x191a
 800fda0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fda4:	ed9a 7a1c 	vldr	s14, [sl, #112]	@ 0x70
 800fda8:	edda 7a1d 	vldr	s15, [sl, #116]	@ 0x74
 800fdac:	bf88      	it	hi
 800fdae:	832b      	strhhi	r3, [r5, #24]
 800fdb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdb4:	bf88      	it	hi
 800fdb6:	f641 331c 	movwhi	r3, #6940	@ 0x1b1c
 800fdba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fdbe:	bf88      	it	hi
 800fdc0:	836b      	strhhi	r3, [r5, #26]
 800fdc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdc6:	bf88      	it	hi
 800fdc8:	f641 531e 	movwhi	r3, #7454	@ 0x1d1e
 800fdcc:	f04f 0101 	mov.w	r1, #1
 800fdd0:	bf88      	it	hi
 800fdd2:	83ab      	strhhi	r3, [r5, #28]
 800fdd4:	221e      	movs	r2, #30
 800fdd6:	4658      	mov	r0, fp
 800fdd8:	f003 fc60 	bl	801369c <memset>
 800fddc:	e9cd 971d 	strd	r9, r7, [sp, #116]	@ 0x74
 800fde0:	2404      	movs	r4, #4
 800fde2:	2102      	movs	r1, #2
 800fde4:	9618      	str	r6, [sp, #96]	@ 0x60
 800fde6:	f8cd 8068 	str.w	r8, [sp, #104]	@ 0x68
 800fdea:	460a      	mov	r2, r1
 800fdec:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800fdf0:	0049      	lsls	r1, r1, #1
 800fdf2:	1c53      	adds	r3, r2, #1
 800fdf4:	9303      	str	r3, [sp, #12]
 800fdf6:	f04f 0801 	mov.w	r8, #1
 800fdfa:	9105      	str	r1, [sp, #20]
 800fdfc:	9b05      	ldr	r3, [sp, #20]
 800fdfe:	9a03      	ldr	r2, [sp, #12]
 800fe00:	46c1      	mov	r9, r8
 800fe02:	4498      	add	r8, r3
 800fe04:	f1b8 0f1f 	cmp.w	r8, #31
 800fe08:	bfa8      	it	ge
 800fe0a:	f04f 081f 	movge.w	r8, #31
 800fe0e:	eba8 0309 	sub.w	r3, r8, r9
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	f102 3cff 	add.w	ip, r2, #4294967295
 800fe18:	dd34      	ble.n	800fe84 <iNemoEngine_API_Update+0x12a4>
 800fe1a:	464f      	mov	r7, r9
 800fe1c:	f8cd 9010 	str.w	r9, [sp, #16]
 800fe20:	2400      	movs	r4, #0
 800fe22:	4699      	mov	r9, r3
 800fe24:	1e79      	subs	r1, r7, #1
 800fe26:	f915 200c 	ldrsb.w	r2, [r5, ip]
 800fe2a:	566b      	ldrsb	r3, [r5, r1]
 800fe2c:	eb0a 0082 	add.w	r0, sl, r2, lsl #2
 800fe30:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 800fe34:	ed16 7a01 	vldr	s14, [r6, #-4]
 800fe38:	ed50 7a01 	vldr	s15, [r0, #-4]
 800fe3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fe40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe44:	f10c 0002 	add.w	r0, ip, #2
 800fe48:	f10c 0601 	add.w	r6, ip, #1
 800fe4c:	f240 81d0 	bls.w	80101f0 <iNemoEngine_API_Update+0x1610>
 800fe50:	4580      	cmp	r8, r0
 800fe52:	f80b 2004 	strb.w	r2, [fp, r4]
 800fe56:	f000 81ba 	beq.w	80101ce <iNemoEngine_API_Update+0x15ee>
 800fe5a:	e005      	b.n	800fe68 <iNemoEngine_API_Update+0x1288>
 800fe5c:	00000000 	.word	0x00000000
 800fe60:	3f333333 	.word	0x3f333333
 800fe64:	3f4ccccd 	.word	0x3f4ccccd
 800fe68:	46b4      	mov	ip, r6
 800fe6a:	3401      	adds	r4, #1
 800fe6c:	45a1      	cmp	r9, r4
 800fe6e:	dcd9      	bgt.n	800fe24 <iNemoEngine_API_Update+0x1244>
 800fe70:	464b      	mov	r3, r9
 800fe72:	f8dd 9010 	ldr.w	r9, [sp, #16]
 800fe76:	f109 30ff 	add.w	r0, r9, #4294967295
 800fe7a:	461a      	mov	r2, r3
 800fe7c:	4428      	add	r0, r5
 800fe7e:	4659      	mov	r1, fp
 800fe80:	f003 fc3e 	bl	8013700 <memcpy>
 800fe84:	9b07      	ldr	r3, [sp, #28]
 800fe86:	4443      	add	r3, r8
 800fe88:	2b1e      	cmp	r3, #30
 800fe8a:	9303      	str	r3, [sp, #12]
 800fe8c:	ddb6      	ble.n	800fdfc <iNemoEngine_API_Update+0x121c>
 800fe8e:	9c08      	ldr	r4, [sp, #32]
 800fe90:	9905      	ldr	r1, [sp, #20]
 800fe92:	3c01      	subs	r4, #1
 800fe94:	d1a9      	bne.n	800fdea <iNemoEngine_API_Update+0x120a>
 800fe96:	f995 300e 	ldrsb.w	r3, [r5, #14]
 800fe9a:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 800fe9c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800fea0:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800fea4:	ed53 7a01 	vldr	s15, [r3, #-4]
 800fea8:	f995 300f 	ldrsb.w	r3, [r5, #15]
 800feac:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800feb0:	ed13 7a01 	vldr	s14, [r3, #-4]
 800feb4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800feb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800febc:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800fec0:	bf4c      	ite	mi
 800fec2:	2201      	movmi	r2, #1
 800fec4:	2200      	movpl	r2, #0
 800fec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800feca:	bf4c      	ite	mi
 800fecc:	2301      	movmi	r3, #1
 800fece:	2300      	movpl	r3, #0
 800fed0:	429a      	cmp	r2, r3
 800fed2:	e9dd 971d 	ldrd	r9, r7, [sp, #116]	@ 0x74
 800fed6:	f000 81a9 	beq.w	801022c <iNemoEngine_API_Update+0x164c>
 800feda:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fede:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800fee2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fee6:	2e03      	cmp	r6, #3
 800fee8:	ece8 7a01 	vstmia	r8!, {s15}
 800feec:	f109 0904 	add.w	r9, r9, #4
 800fef0:	f47f ae9a 	bne.w	800fc28 <iNemoEngine_API_Update+0x1048>
 800fef4:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 800fef8:	eddd 6a47 	vldr	s13, [sp, #284]	@ 0x11c
 800fefc:	ed9d 5a0c 	vldr	s10, [sp, #48]	@ 0x30
 800ff00:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 800ff04:	eddd 3a16 	vldr	s7, [sp, #88]	@ 0x58
 800ff08:	9605      	str	r6, [sp, #20]
 800ff0a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ff0e:	e9dd 7838 	ldrd	r7, r8, [sp, #224]	@ 0xe0
 800ff12:	eee6 7aa6 	vfma.f32	s15, s13, s13
 800ff16:	f897 3900 	ldrb.w	r3, [r7, #2304]	@ 0x900
 800ff1a:	eddd 6a14 	vldr	s13, [sp, #80]	@ 0x50
 800ff1e:	eeb0 7a67 	vmov.f32	s14, s15
 800ff22:	eddd 7a49 	vldr	s15, [sp, #292]	@ 0x124
 800ff26:	eea7 7aa7 	vfma.f32	s14, s15, s15
 800ff2a:	46a1      	mov	r9, r4
 800ff2c:	f507 6410 	add.w	r4, r7, #2304	@ 0x900
 800ff30:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800ff34:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800ff38:	ee65 5a27 	vmul.f32	s11, s10, s15
 800ff3c:	eec6 4a86 	vdiv.f32	s9, s13, s12
 800ff40:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 800ff44:	edcd 4a5c 	vstr	s9, [sp, #368]	@ 0x170
 800ff48:	ee85 6a86 	vdiv.f32	s12, s11, s12
 800ff4c:	ee63 7aa7 	vmul.f32	s15, s7, s15
 800ff50:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 800ff54:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 800ff58:	eef1 6ac7 	vsqrt.f32	s13, s14
 800ff5c:	ee87 4aa5 	vdiv.f32	s8, s15, s11
 800ff60:	ed5f 7a41 	vldr	s15, [pc, #-260]	@ 800fe60 <iNemoEngine_API_Update+0x1280>
 800ff64:	ed8d 4a5e 	vstr	s8, [sp, #376]	@ 0x178
 800ff68:	ee63 7aa7 	vmul.f32	s15, s7, s15
 800ff6c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 800ff70:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ff74:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800ff78:	eeb0 5a67 	vmov.f32	s10, s15
 800ff7c:	edcd 7a03 	vstr	s15, [sp, #12]
 800ff80:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 800fe64 <iNemoEngine_API_Update+0x1284>
 800ff84:	edcd 6a5f 	vstr	s13, [sp, #380]	@ 0x17c
 800ff88:	ee65 7a27 	vmul.f32	s15, s10, s15
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	f040 8160 	bne.w	8010252 <iNemoEngine_API_Update+0x1672>
 800ff92:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800ff94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ff96:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800ff98:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ff9a:	6a23      	ldr	r3, [r4, #32]
 800ff9c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ff9e:	69e3      	ldr	r3, [r4, #28]
 800ffa0:	6223      	str	r3, [r4, #32]
 800ffa2:	edc4 7a07 	vstr	s15, [r4, #28]
 800ffa6:	f607 130c 	addw	r3, r7, #2316	@ 0x90c
 800ffaa:	ed93 8a00 	vldr	s16, [r3]
 800ffae:	ed97 0a02 	vldr	s0, [r7, #8]
 800ffb2:	f607 1324 	addw	r3, r7, #2340	@ 0x924
 800ffb6:	edd3 7a00 	vldr	s15, [r3]
 800ffba:	f607 1308 	addw	r3, r7, #2312	@ 0x908
 800ffbe:	edd3 5a00 	vldr	s11, [r3]
 800ffc2:	f507 6312 	add.w	r3, r7, #2336	@ 0x920
 800ffc6:	ee28 8a27 	vmul.f32	s16, s16, s15
 800ffca:	edd3 7a00 	vldr	s15, [r3]
 800ffce:	f607 1304 	addw	r3, r7, #2308	@ 0x904
 800ffd2:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800ffd6:	edd3 5a00 	vldr	s11, [r3]
 800ffda:	f607 131c 	addw	r3, r7, #2332	@ 0x91c
 800ffde:	edd3 7a00 	vldr	s15, [r3]
 800ffe2:	f507 6311 	add.w	r3, r7, #2320	@ 0x910
 800ffe6:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800ffea:	edd3 5a00 	vldr	s11, [r3]
 800ffee:	f607 1328 	addw	r3, r7, #2344	@ 0x928
 800fff2:	edd3 7a00 	vldr	s15, [r3]
 800fff6:	f607 1314 	addw	r3, r7, #2324	@ 0x914
 800fffa:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800fffe:	edd3 5a00 	vldr	s11, [r3]
 8010002:	f607 132c 	addw	r3, r7, #2348	@ 0x92c
 8010006:	edd3 7a00 	vldr	s15, [r3]
 801000a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801000e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010012:	eea5 8aa7 	vfma.f32	s16, s11, s15
 8010016:	f340 818d 	ble.w	8010334 <iNemoEngine_API_Update+0x1754>
 801001a:	edd7 3a30 	vldr	s7, [r7, #192]	@ 0xc0
 801001e:	eef4 3ac8 	vcmpe.f32	s7, s16
 8010022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010026:	f101 8293 	bmi.w	8011550 <iNemoEngine_API_Update+0x2970>
 801002a:	ed97 9a31 	vldr	s18, [r7, #196]	@ 0xc4
 801002e:	eddd 7a1f 	vldr	s15, [sp, #124]	@ 0x7c
 8010032:	edd7 3a4a 	vldr	s7, [r7, #296]	@ 0x128
 8010036:	ee67 7a89 	vmul.f32	s15, s15, s18
 801003a:	eef4 3ac8 	vcmpe.f32	s7, s16
 801003e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010042:	edcd 7a1f 	vstr	s15, [sp, #124]	@ 0x7c
 8010046:	f142 81a1 	bpl.w	801238c <iNemoEngine_API_Update+0x37ac>
 801004a:	ed97 5a62 	vldr	s10, [r7, #392]	@ 0x188
 801004e:	eeb4 5ac8 	vcmpe.f32	s10, s16
 8010052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010056:	f342 819f 	ble.w	8012398 <iNemoEngine_API_Update+0x37b8>
 801005a:	edd7 5a4c 	vldr	s11, [r7, #304]	@ 0x130
 801005e:	edd7 7a4e 	vldr	s15, [r7, #312]	@ 0x138
 8010062:	eef4 5ac8 	vcmpe.f32	s11, s16
 8010066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801006a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801006e:	f342 8497 	ble.w	80129a0 <iNemoEngine_API_Update+0x3dc0>
 8010072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010076:	f282 84a8 	bge.w	80129ca <iNemoEngine_API_Update+0x3dea>
 801007a:	ed97 3a4b 	vldr	s6, [r7, #300]	@ 0x12c
 801007e:	edd7 7a4d 	vldr	s15, [r7, #308]	@ 0x134
 8010082:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8010086:	ee77 7ac3 	vsub.f32	s15, s15, s6
 801008a:	ee78 3a63 	vsub.f32	s7, s16, s7
 801008e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8010092:	eec7 eaa5 	vdiv.f32	s29, s15, s11
 8010096:	ee7e ea83 	vadd.f32	s29, s29, s6
 801009a:	edd7 7a50 	vldr	s15, [r7, #320]	@ 0x140
 801009e:	eef4 7ac8 	vcmpe.f32	s15, s16
 80100a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100a6:	f202 84a8 	bhi.w	80129fa <iNemoEngine_API_Update+0x3e1a>
 80100aa:	edd7 5a52 	vldr	s11, [r7, #328]	@ 0x148
 80100ae:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80100b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100b6:	f142 87d7 	bpl.w	8013068 <iNemoEngine_API_Update+0x4488>
 80100ba:	ed97 3a51 	vldr	s6, [r7, #324]	@ 0x144
 80100be:	edd7 3a53 	vldr	s7, [r7, #332]	@ 0x14c
 80100c2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80100c6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80100ca:	ee78 7a67 	vsub.f32	s15, s16, s15
 80100ce:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80100d2:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80100d6:	ee7e ea83 	vadd.f32	s29, s29, s6
 80100da:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 80100de:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80100e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100e6:	f2c2 84a8 	blt.w	8012a3a <iNemoEngine_API_Update+0x3e5a>
 80100ea:	edd7 5a56 	vldr	s11, [r7, #344]	@ 0x158
 80100ee:	eef4 5ac8 	vcmpe.f32	s11, s16
 80100f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100f6:	f342 87be 	ble.w	8013076 <iNemoEngine_API_Update+0x4496>
 80100fa:	ed97 3a55 	vldr	s6, [r7, #340]	@ 0x154
 80100fe:	edd7 3a57 	vldr	s7, [r7, #348]	@ 0x15c
 8010102:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8010106:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801010a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801010e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8010112:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8010116:	ee7e ea83 	vadd.f32	s29, s29, s6
 801011a:	edd7 7a58 	vldr	s15, [r7, #352]	@ 0x160
 801011e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010126:	f2c2 84a8 	blt.w	8012a7a <iNemoEngine_API_Update+0x3e9a>
 801012a:	edd7 5a5a 	vldr	s11, [r7, #360]	@ 0x168
 801012e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8010132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010136:	f142 8709 	bpl.w	8012f4c <iNemoEngine_API_Update+0x436c>
 801013a:	ed97 3a59 	vldr	s6, [r7, #356]	@ 0x164
 801013e:	edd7 3a5b 	vldr	s7, [r7, #364]	@ 0x16c
 8010142:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8010146:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801014a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801014e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8010152:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8010156:	ee7e ea83 	vadd.f32	s29, s29, s6
 801015a:	edd7 7a5c 	vldr	s15, [r7, #368]	@ 0x170
 801015e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010166:	f2c2 84a8 	blt.w	8012aba <iNemoEngine_API_Update+0x3eda>
 801016a:	edd7 5a5e 	vldr	s11, [r7, #376]	@ 0x178
 801016e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8010172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010176:	f142 86ec 	bpl.w	8012f52 <iNemoEngine_API_Update+0x4372>
 801017a:	ed97 3a5d 	vldr	s6, [r7, #372]	@ 0x174
 801017e:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 8010182:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8010186:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801018a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801018e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8010192:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8010196:	ee7e ea83 	vadd.f32	s29, s29, s6
 801019a:	edd7 7a60 	vldr	s15, [r7, #384]	@ 0x180
 801019e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80101a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101a6:	db0f      	blt.n	80101c8 <iNemoEngine_API_Update+0x15e8>
 80101a8:	edd7 3a61 	vldr	s7, [r7, #388]	@ 0x184
 80101ac:	edd7 5a63 	vldr	s11, [r7, #396]	@ 0x18c
 80101b0:	ee35 5a67 	vsub.f32	s10, s10, s15
 80101b4:	ee75 5ae3 	vsub.f32	s11, s11, s7
 80101b8:	ee78 7a67 	vsub.f32	s15, s16, s15
 80101bc:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80101c0:	eec7 ea85 	vdiv.f32	s29, s15, s10
 80101c4:	ee7e eaa3 	vadd.f32	s29, s29, s7
 80101c8:	ee2a aa2e 	vmul.f32	s20, s20, s29
 80101cc:	e0b6      	b.n	801033c <iNemoEngine_API_Update+0x175c>
 80101ce:	9a03      	ldr	r2, [sp, #12]
 80101d0:	1c60      	adds	r0, r4, #1
 80101d2:	1bd3      	subs	r3, r2, r7
 80101d4:	4297      	cmp	r7, r2
 80101d6:	4429      	add	r1, r5
 80101d8:	461a      	mov	r2, r3
 80101da:	4458      	add	r0, fp
 80101dc:	f6bf ae44 	bge.w	800fe68 <iNemoEngine_API_Update+0x1288>
 80101e0:	9306      	str	r3, [sp, #24]
 80101e2:	f003 fa8d 	bl	8013700 <memcpy>
 80101e6:	9b06      	ldr	r3, [sp, #24]
 80101e8:	9f03      	ldr	r7, [sp, #12]
 80101ea:	441c      	add	r4, r3
 80101ec:	46b4      	mov	ip, r6
 80101ee:	e63c      	b.n	800fe6a <iNemoEngine_API_Update+0x128a>
 80101f0:	f80b 3004 	strb.w	r3, [fp, r4]
 80101f4:	9b03      	ldr	r3, [sp, #12]
 80101f6:	3701      	adds	r7, #1
 80101f8:	429f      	cmp	r7, r3
 80101fa:	f47f ae36 	bne.w	800fe6a <iNemoEngine_API_Update+0x128a>
 80101fe:	f10c 0601 	add.w	r6, ip, #1
 8010202:	eba8 030c 	sub.w	r3, r8, ip
 8010206:	1c60      	adds	r0, r4, #1
 8010208:	4546      	cmp	r6, r8
 801020a:	eb05 010c 	add.w	r1, r5, ip
 801020e:	f103 32ff 	add.w	r2, r3, #4294967295
 8010212:	9306      	str	r3, [sp, #24]
 8010214:	4458      	add	r0, fp
 8010216:	f6bf ae28 	bge.w	800fe6a <iNemoEngine_API_Update+0x128a>
 801021a:	f003 fa71 	bl	8013700 <memcpy>
 801021e:	9b06      	ldr	r3, [sp, #24]
 8010220:	3c01      	subs	r4, #1
 8010222:	441e      	add	r6, r3
 8010224:	441c      	add	r4, r3
 8010226:	f1a6 0c02 	sub.w	ip, r6, #2
 801022a:	e61e      	b.n	800fe6a <iNemoEngine_API_Update+0x128a>
 801022c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8010230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010234:	f43f ae51 	beq.w	800feda <iNemoEngine_API_Update+0x12fa>
 8010238:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801023c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010240:	f43f ae4b 	beq.w	800feda <iNemoEngine_API_Update+0x12fa>
 8010244:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010248:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 801024c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8010250:	e649      	b.n	800fee6 <iNemoEngine_API_Update+0x1306>
 8010252:	2300      	movs	r3, #0
 8010254:	f887 3900 	strb.w	r3, [r7, #2304]	@ 0x900
 8010258:	edc4 7a07 	vstr	s15, [r4, #28]
 801025c:	edc4 7a08 	vstr	s15, [r4, #32]
 8010260:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 8010264:	edc4 7a0a 	vstr	s15, [r4, #40]	@ 0x28
 8010268:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 801026c:	e69b      	b.n	800ffa6 <iNemoEngine_API_Update+0x13c6>
 801026e:	4618      	mov	r0, r3
 8010270:	9b03      	ldr	r3, [sp, #12]
 8010272:	edd1 7a00 	vldr	s15, [r1]
 8010276:	eeb0 5a46 	vmov.f32	s10, s12
 801027a:	4625      	mov	r5, r4
 801027c:	eeb0 6a66 	vmov.f32	s12, s13
 8010280:	465e      	mov	r6, fp
 8010282:	eef0 5a47 	vmov.f32	s11, s14
 8010286:	eef0 6a45 	vmov.f32	s13, s10
 801028a:	009b      	lsls	r3, r3, #2
 801028c:	0094      	lsls	r4, r2, #2
 801028e:	ea4f 0b8c 	mov.w	fp, ip, lsl #2
 8010292:	f7ff bb8b 	b.w	800f9ac <iNemoEngine_API_Update+0xdcc>
 8010296:	2303      	movs	r3, #3
 8010298:	2108      	movs	r1, #8
 801029a:	2204      	movs	r2, #4
 801029c:	2601      	movs	r6, #1
 801029e:	9304      	str	r3, [sp, #16]
 80102a0:	f04f 0b06 	mov.w	fp, #6
 80102a4:	f04f 0c07 	mov.w	ip, #7
 80102a8:	2005      	movs	r0, #5
 80102aa:	460b      	mov	r3, r1
 80102ac:	4614      	mov	r4, r2
 80102ae:	2500      	movs	r5, #0
 80102b0:	9603      	str	r6, [sp, #12]
 80102b2:	f04f 0e02 	mov.w	lr, #2
 80102b6:	f7ff bb0f 	b.w	800f8d8 <iNemoEngine_API_Update+0xcf8>
 80102ba:	2204      	movs	r2, #4
 80102bc:	2300      	movs	r3, #0
 80102be:	2501      	movs	r5, #1
 80102c0:	eef0 7a47 	vmov.f32	s15, s14
 80102c4:	2106      	movs	r1, #6
 80102c6:	f04f 0c07 	mov.w	ip, #7
 80102ca:	2003      	movs	r0, #3
 80102cc:	4614      	mov	r4, r2
 80102ce:	9503      	str	r5, [sp, #12]
 80102d0:	469e      	mov	lr, r3
 80102d2:	f7ff baf2 	b.w	800f8ba <iNemoEngine_API_Update+0xcda>
 80102d6:	eddf 7aa7 	vldr	s15, [pc, #668]	@ 8010574 <iNemoEngine_API_Update+0x1994>
 80102da:	ed9f eaa7 	vldr	s28, [pc, #668]	@ 8010578 <iNemoEngine_API_Update+0x1998>
 80102de:	edcd 7a30 	vstr	s15, [sp, #192]	@ 0xc0
 80102e2:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 801057c <iNemoEngine_API_Update+0x199c>
 80102e6:	edcd 7a2e 	vstr	s15, [sp, #184]	@ 0xb8
 80102ea:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 80102ee:	f7ff b806 	b.w	800f2fe <iNemoEngine_API_Update+0x71e>
 80102f2:	ed9f 8aa3 	vldr	s16, [pc, #652]	@ 8010580 <iNemoEngine_API_Update+0x19a0>
 80102f6:	eddf 7aa3 	vldr	s15, [pc, #652]	@ 8010584 <iNemoEngine_API_Update+0x19a4>
 80102fa:	eddf 6aac 	vldr	s13, [pc, #688]	@ 80105ac <iNemoEngine_API_Update+0x19cc>
 80102fe:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8010588 <iNemoEngine_API_Update+0x19a8>
 8010302:	eddf 4aa2 	vldr	s9, [pc, #648]	@ 801058c <iNemoEngine_API_Update+0x19ac>
 8010306:	ed84 8a01 	vstr	s16, [r4, #4]
 801030a:	edc4 7a00 	vstr	s15, [r4]
 801030e:	ed84 8a02 	vstr	s16, [r4, #8]
 8010312:	eef0 5a66 	vmov.f32	s11, s13
 8010316:	eeb0 5a47 	vmov.f32	s10, s14
 801031a:	eeb0 6a67 	vmov.f32	s12, s15
 801031e:	edcd 4a04 	vstr	s9, [sp, #16]
 8010322:	eeb0 9a67 	vmov.f32	s18, s15
 8010326:	eef0 ea48 	vmov.f32	s29, s16
 801032a:	f7fe befb 	b.w	800f124 <iNemoEngine_API_Update+0x544>
 801032e:	eef1 7a67 	vneg.f32	s15, s15
 8010332:	e42e      	b.n	800fb92 <iNemoEngine_API_Update+0xfb2>
 8010334:	eef7 ea00 	vmov.f32	s29, #112	@ 0x3f800000  1.0
 8010338:	eeb0 9a6e 	vmov.f32	s18, s29
 801033c:	edd7 5a74 	vldr	s11, [r7, #464]	@ 0x1d0
 8010340:	ed97 5a72 	vldr	s10, [r7, #456]	@ 0x1c8
 8010344:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 8010348:	eddf 3a8b 	vldr	s7, [pc, #556]	@ 8010578 <iNemoEngine_API_Update+0x1998>
 801034c:	ee7e 5a65 	vsub.f32	s11, s28, s11
 8010350:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8010354:	eef0 5ae5 	vabs.f32	s11, s11
 8010358:	eef0 7ae7 	vabs.f32	s15, s15
 801035c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8010360:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010368:	dd0a      	ble.n	8010380 <iNemoEngine_API_Update+0x17a0>
 801036a:	ed9f 3a89 	vldr	s6, [pc, #548]	@ 8010590 <iNemoEngine_API_Update+0x19b0>
 801036e:	eef4 7ac3 	vcmpe.f32	s15, s6
 8010372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010376:	f341 80e1 	ble.w	801153c <iNemoEngine_API_Update+0x295c>
 801037a:	eef1 3a04 	vmov.f32	s7, #20	@ 0x40a00000  5.0
 801037e:	e001      	b.n	8010384 <iNemoEngine_API_Update+0x17a4>
 8010380:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8010384:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8010388:	783e      	ldrb	r6, [r7, #0]
 801038a:	eef4 3ae7 	vcmpe.f32	s7, s15
 801038e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010392:	bfa8      	it	ge
 8010394:	eef0 7a63 	vmovge.f32	s15, s7
 8010398:	edcd 7a04 	vstr	s15, [sp, #16]
 801039c:	b1ce      	cbz	r6, 80103d2 <iNemoEngine_API_Update+0x17f2>
 801039e:	787e      	ldrb	r6, [r7, #1]
 80103a0:	2e00      	cmp	r6, #0
 80103a2:	f041 8053 	bne.w	801144c <iNemoEngine_API_Update+0x286c>
 80103a6:	ee74 7a86 	vadd.f32	s15, s9, s12
 80103aa:	eef5 4a00 	vmov.f32	s9, #80	@ 0x3e800000  0.250
 80103ae:	ee74 7a27 	vadd.f32	s15, s8, s15
 80103b2:	ed97 6a05 	vldr	s12, [r7, #20]
 80103b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80103ba:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80103be:	eef6 4a00 	vmov.f32	s9, #96	@ 0x3f000000  0.5
 80103c2:	ee26 6a24 	vmul.f32	s12, s12, s9
 80103c6:	eef4 7ac6 	vcmpe.f32	s15, s12
 80103ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103ce:	f102 8293 	bmi.w	80128f8 <iNemoEngine_API_Update+0x3d18>
 80103d2:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 80103d6:	ed9d 6a22 	vldr	s12, [sp, #136]	@ 0x88
 80103da:	ed8d 5a4f 	vstr	s10, [sp, #316]	@ 0x13c
 80103de:	ed8d 6aa2 	vstr	s12, [sp, #648]	@ 0x288
 80103e2:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 80103e6:	ed8d eaa4 	vstr	s28, [sp, #656]	@ 0x290
 80103ea:	ed8d 6aa3 	vstr	s12, [sp, #652]	@ 0x28c
 80103ee:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80103f2:	eef0 4a46 	vmov.f32	s9, s12
 80103f6:	eee5 4a45 	vfms.f32	s9, s10, s10
 80103fa:	2300      	movs	r3, #0
 80103fc:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8010400:	ee2c 4aaa 	vmul.f32	s8, s25, s21
 8010404:	eef1 3ae4 	vsqrt.f32	s7, s9
 8010408:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 801040c:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8010410:	934d      	str	r3, [sp, #308]	@ 0x134
 8010412:	ee74 2a04 	vadd.f32	s5, s8, s8
 8010416:	ee29 4aac 	vmul.f32	s8, s19, s25
 801041a:	ee69 4aaa 	vmul.f32	s9, s19, s21
 801041e:	eeab 4a2a 	vfma.f32	s8, s22, s21
 8010422:	ee2c 3a8b 	vmul.f32	s6, s25, s22
 8010426:	ee29 1a8b 	vmul.f32	s2, s19, s22
 801042a:	ee74 4aa4 	vadd.f32	s9, s9, s9
 801042e:	ee69 9aa9 	vmul.f32	s19, s19, s19
 8010432:	ee74 ca04 	vadd.f32	s25, s8, s8
 8010436:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 801043a:	ee79 9aa9 	vadd.f32	s19, s19, s19
 801043e:	eeb0 2a64 	vmov.f32	s4, s9
 8010442:	eee3 4a44 	vfms.f32	s9, s6, s8
 8010446:	eea3 2a04 	vfma.f32	s4, s6, s8
 801044a:	ee2b ba0b 	vmul.f32	s22, s22, s22
 801044e:	eef0 1a69 	vmov.f32	s3, s19
 8010452:	eddd 9a32 	vldr	s19, [sp, #200]	@ 0xc8
 8010456:	edcd 3a4e 	vstr	s7, [sp, #312]	@ 0x138
 801045a:	eee3 9ae4 	vfms.f32	s19, s7, s9
 801045e:	eeeb 1a04 	vfma.f32	s3, s22, s8
 8010462:	eddd 4a35 	vldr	s9, [sp, #212]	@ 0xd4
 8010466:	eee5 4a42 	vfms.f32	s9, s10, s4
 801046a:	ee76 1a61 	vsub.f32	s3, s12, s3
 801046e:	ee6a aaaa 	vmul.f32	s21, s21, s21
 8010472:	eee3 4ae1 	vfms.f32	s9, s7, s3
 8010476:	ee7a aaaa 	vadd.f32	s21, s21, s21
 801047a:	edcd 4a9a 	vstr	s9, [sp, #616]	@ 0x268
 801047e:	ee7c 4a22 	vadd.f32	s9, s24, s5
 8010482:	eef0 0a6a 	vmov.f32	s1, s21
 8010486:	eeb0 3a62 	vmov.f32	s6, s5
 801048a:	eee1 4a44 	vfms.f32	s9, s2, s8
 801048e:	eeeb 0a04 	vfma.f32	s1, s22, s8
 8010492:	ee91 3a04 	vfnms.f32	s6, s2, s8
 8010496:	edcd 4a47 	vstr	s9, [sp, #284]	@ 0x11c
 801049a:	ee25 4a03 	vmul.f32	s8, s10, s6
 801049e:	edcd 4a9c 	vstr	s9, [sp, #624]	@ 0x270
 80104a2:	ee76 4a60 	vsub.f32	s9, s12, s1
 80104a6:	ee3b 6ac6 	vsub.f32	s12, s23, s12
 80104aa:	eea3 4aac 	vfma.f32	s8, s7, s25
 80104ae:	ee36 6a20 	vadd.f32	s12, s12, s1
 80104b2:	eee5 9a64 	vfms.f32	s19, s10, s9
 80104b6:	eddd 3a34 	vldr	s7, [sp, #208]	@ 0xd0
 80104ba:	ed8d 6a49 	vstr	s12, [sp, #292]	@ 0x124
 80104be:	ed8d 6a9e 	vstr	s12, [sp, #632]	@ 0x278
 80104c2:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 80105bc <iNemoEngine_API_Update+0x19dc>
 80104c6:	edcd 9a9b 	vstr	s19, [sp, #620]	@ 0x26c
 80104ca:	ee3d 2a42 	vsub.f32	s4, s26, s4
 80104ce:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80104d2:	eef4 7ac6 	vcmpe.f32	s15, s12
 80104d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104da:	ed8d 2a48 	vstr	s4, [sp, #288]	@ 0x120
 80104de:	ed8d 2a9d 	vstr	s4, [sp, #628]	@ 0x274
 80104e2:	ed8d 4a99 	vstr	s8, [sp, #612]	@ 0x264
 80104e6:	d541      	bpl.n	801056c <iNemoEngine_API_Update+0x198c>
 80104e8:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 8010594 <iNemoEngine_API_Update+0x19b4>
 80104ec:	eef4 7ac6 	vcmpe.f32	s15, s12
 80104f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104f4:	dd3a      	ble.n	801056c <iNemoEngine_API_Update+0x198c>
 80104f6:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 80104fa:	ee76 7a67 	vsub.f32	s15, s12, s15
 80104fe:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 8010502:	eef0 7ae7 	vabs.f32	s15, s15
 8010506:	ee77 7a86 	vadd.f32	s15, s15, s12
 801050a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801050e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010512:	dd55      	ble.n	80105c0 <iNemoEngine_API_Update+0x19e0>
 8010514:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8010518:	eef4 7ac6 	vcmpe.f32	s15, s12
 801051c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010520:	f140 8786 	bpl.w	8011430 <iNemoEngine_API_Update+0x2850>
 8010524:	ed9f 6a1c 	vldr	s12, [pc, #112]	@ 8010598 <iNemoEngine_API_Update+0x19b8>
 8010528:	eef4 7ac6 	vcmpe.f32	s15, s12
 801052c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010530:	f141 8172 	bpl.w	8011818 <iNemoEngine_API_Update+0x2c38>
 8010534:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 80105a4 <iNemoEngine_API_Update+0x19c4>
 8010538:	eef4 7ac6 	vcmpe.f32	s15, s12
 801053c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010540:	f2c1 8172 	blt.w	8011828 <iNemoEngine_API_Update+0x2c48>
 8010544:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 801059c <iNemoEngine_API_Update+0x19bc>
 8010548:	eef4 7ac6 	vcmpe.f32	s15, s12
 801054c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010550:	f141 8227 	bpl.w	80119a2 <iNemoEngine_API_Update+0x2dc2>
 8010554:	ed9f 5a13 	vldr	s10, [pc, #76]	@ 80105a4 <iNemoEngine_API_Update+0x19c4>
 8010558:	eddf 4a11 	vldr	s9, [pc, #68]	@ 80105a0 <iNemoEngine_API_Update+0x19c0>
 801055c:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8010560:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8010564:	eea5 6a24 	vfma.f32	s12, s10, s9
 8010568:	f001 b968 	b.w	801183c <iNemoEngine_API_Update+0x2c5c>
 801056c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010570:	e7c1      	b.n	80104f6 <iNemoEngine_API_Update+0x1916>
 8010572:	bf00      	nop
 8010574:	3ecccccc 	.word	0x3ecccccc
 8010578:	3dcccccd 	.word	0x3dcccccd
 801057c:	3f666666 	.word	0x3f666666
 8010580:	3f333333 	.word	0x3f333333
 8010584:	00000000 	.word	0x00000000
 8010588:	bfb33333 	.word	0xbfb33333
 801058c:	3f7ae147 	.word	0x3f7ae147
 8010590:	3fb77778 	.word	0x3fb77778
 8010594:	3f4ccccd 	.word	0x3f4ccccd
 8010598:	3ba3d70a 	.word	0x3ba3d70a
 801059c:	3c75c28f 	.word	0x3c75c28f
 80105a0:	42f00001 	.word	0x42f00001
 80105a4:	3c23d70a 	.word	0x3c23d70a
 80105a8:	3b449ba6 	.word	0x3b449ba6
 80105ac:	3fb33333 	.word	0x3fb33333
 80105b0:	3f8f5c29 	.word	0x3f8f5c29
 80105b4:	3f59999a 	.word	0x3f59999a
 80105b8:	3e4ccccd 	.word	0x3e4ccccd
 80105bc:	3f99999a 	.word	0x3f99999a
 80105c0:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 80105c4:	ed5f 3a09 	vldr	s7, [pc, #-36]	@ 80105a4 <iNemoEngine_API_Update+0x19c4>
 80105c8:	ed5f 4a09 	vldr	s9, [pc, #-36]	@ 80105a8 <iNemoEngine_API_Update+0x19c8>
 80105cc:	eeb0 6a45 	vmov.f32	s12, s10
 80105d0:	eef0 9a45 	vmov.f32	s19, s10
 80105d4:	ed9d 4a04 	vldr	s8, [sp, #16]
 80105d8:	edcd 4a6f 	vstr	s9, [sp, #444]	@ 0x1bc
 80105dc:	eddd 4a21 	vldr	s9, [sp, #132]	@ 0x84
 80105e0:	eddd 2a8e 	vldr	s5, [sp, #568]	@ 0x238
 80105e4:	ed9d 2a90 	vldr	s4, [sp, #576]	@ 0x240
 80105e8:	7b3b      	ldrb	r3, [r7, #12]
 80105ea:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 80105ee:	ee24 9a09 	vmul.f32	s18, s8, s18
 80105f2:	ee34 3aa4 	vadd.f32	s6, s9, s9
 80105f6:	eddd 4a2f 	vldr	s9, [sp, #188]	@ 0xbc
 80105fa:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 80105fe:	ee34 4aa4 	vadd.f32	s8, s9, s9
 8010602:	ee62 2a89 	vmul.f32	s5, s5, s18
 8010606:	eddd 4a1f 	vldr	s9, [sp, #124]	@ 0x7c
 801060a:	edcd 2a8e 	vstr	s5, [sp, #568]	@ 0x238
 801060e:	edcd 4a98 	vstr	s9, [sp, #608]	@ 0x260
 8010612:	eddd 2a8f 	vldr	s5, [sp, #572]	@ 0x23c
 8010616:	eddd 4a8d 	vldr	s9, [sp, #564]	@ 0x234
 801061a:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 801061e:	ee23 3a06 	vmul.f32	s6, s6, s12
 8010622:	ee24 4a06 	vmul.f32	s8, s8, s12
 8010626:	ee69 4a24 	vmul.f32	s9, s18, s9
 801062a:	ee62 2a89 	vmul.f32	s5, s5, s18
 801062e:	ee2e 2a82 	vmul.f32	s4, s29, s4
 8010632:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 8010636:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 801063a:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 801063e:	edcd 2a8f 	vstr	s5, [sp, #572]	@ 0x23c
 8010642:	ed8d 2a90 	vstr	s4, [sp, #576]	@ 0x240
 8010646:	2b00      	cmp	r3, #0
 8010648:	f000 85eb 	beq.w	8011222 <iNemoEngine_API_Update+0x2642>
 801064c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801064e:	eddd 2a29 	vldr	s5, [sp, #164]	@ 0xa4
 8010652:	2300      	movs	r3, #0
 8010654:	f362 0307 	bfi	r3, r2, #0, #8
 8010658:	f362 230f 	bfi	r3, r2, #8, #8
 801065c:	f362 4317 	bfi	r3, r2, #16, #8
 8010660:	7bba      	ldrb	r2, [r7, #14]
 8010662:	f362 631f 	bfi	r3, r2, #24, #8
 8010666:	ee65 2a22 	vmul.f32	s5, s10, s5
 801066a:	ee26 aa0a 	vmul.f32	s20, s12, s20
 801066e:	ee63 3a85 	vmul.f32	s7, s7, s10
 8010672:	9344      	str	r3, [sp, #272]	@ 0x110
 8010674:	ee26 5a02 	vmul.f32	s10, s12, s4
 8010678:	2300      	movs	r3, #0
 801067a:	ee36 6a06 	vadd.f32	s12, s12, s12
 801067e:	4619      	mov	r1, r3
 8010680:	ee24 4a06 	vmul.f32	s8, s8, s12
 8010684:	f362 0107 	bfi	r1, r2, #0, #8
 8010688:	f362 210f 	bfi	r1, r2, #8, #8
 801068c:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 8010690:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 8010694:	edcd 2a69 	vstr	s5, [sp, #420]	@ 0x1a4
 8010698:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 801069c:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 80106a0:	edcd 2a6a 	vstr	s5, [sp, #424]	@ 0x1a8
 80106a4:	edcd 2a6b 	vstr	s5, [sp, #428]	@ 0x1ac
 80106a8:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 80106ac:	f8ad 1114 	strh.w	r1, [sp, #276]	@ 0x114
 80106b0:	2a00      	cmp	r2, #0
 80106b2:	f040 86b0 	bne.w	8011416 <iNemoEngine_API_Update+0x2836>
 80106b6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80106ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106be:	f340 8482 	ble.w	8010fc6 <iNemoEngine_API_Update+0x23e6>
 80106c2:	edd7 7a64 	vldr	s15, [r7, #400]	@ 0x190
 80106c6:	eef4 7ac8 	vcmpe.f32	s15, s16
 80106ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106ce:	f2c0 847a 	blt.w	8010fc6 <iNemoEngine_API_Update+0x23e6>
 80106d2:	2e00      	cmp	r6, #0
 80106d4:	f040 8477 	bne.w	8010fc6 <iNemoEngine_API_Update+0x23e6>
 80106d8:	ed5f 7a4c 	vldr	s15, [pc, #-304]	@ 80105ac <iNemoEngine_API_Update+0x19cc>
 80106dc:	f8ad 6110 	strh.w	r6, [sp, #272]	@ 0x110
 80106e0:	eeb4 eae7 	vcmpe.f32	s28, s15
 80106e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106e8:	f88d 6112 	strb.w	r6, [sp, #274]	@ 0x112
 80106ec:	f88d 6119 	strb.w	r6, [sp, #281]	@ 0x119
 80106f0:	f88d 611b 	strb.w	r6, [sp, #283]	@ 0x11b
 80106f4:	f342 8146 	ble.w	8012984 <iNemoEngine_API_Update+0x3da4>
 80106f8:	2300      	movs	r3, #0
 80106fa:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 80106fe:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 8010702:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 8010706:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 801070a:	ed5f 7a57 	vldr	s15, [pc, #-348]	@ 80105b0 <iNemoEngine_API_Update+0x19d0>
 801070e:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 8010712:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801071a:	dc07      	bgt.n	801072c <iNemoEngine_API_Update+0x1b4c>
 801071c:	ed5f 7a5b 	vldr	s15, [pc, #-364]	@ 80105b4 <iNemoEngine_API_Update+0x19d4>
 8010720:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010728:	f140 863f 	bpl.w	80113aa <iNemoEngine_API_Update+0x27ca>
 801072c:	2300      	movs	r3, #0
 801072e:	f8ad 3113 	strh.w	r3, [sp, #275]	@ 0x113
 8010732:	f88d 3115 	strb.w	r3, [sp, #277]	@ 0x115
 8010736:	f8ad 3119 	strh.w	r3, [sp, #281]	@ 0x119
 801073a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801073e:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010746:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010748:	f340 855b 	ble.w	8011202 <iNemoEngine_API_Update+0x2622>
 801074c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010750:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8010754:	ed9d 6a1f 	vldr	s12, [sp, #124]	@ 0x7c
 8010758:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801075c:	2200      	movs	r2, #0
 801075e:	ee23 3a27 	vmul.f32	s6, s6, s15
 8010762:	ee66 7a27 	vmul.f32	s15, s12, s15
 8010766:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 801076a:	edcd 7a98 	vstr	s15, [sp, #608]	@ 0x260
 801076e:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8010772:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801077a:	bfc4      	itt	gt
 801077c:	f88d 2119 	strbgt.w	r2, [sp, #281]	@ 0x119
 8010780:	f88d 211b 	strbgt.w	r2, [sp, #283]	@ 0x11b
 8010784:	2b0e      	cmp	r3, #14
 8010786:	f8ad 2110 	strh.w	r2, [sp, #272]	@ 0x110
 801078a:	f88d 2112 	strb.w	r2, [sp, #274]	@ 0x112
 801078e:	f340 8608 	ble.w	80113a2 <iNemoEngine_API_Update+0x27c2>
 8010792:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 8010796:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 801079a:	eef4 7ac6 	vcmpe.f32	s15, s12
 801079e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107a2:	f340 8440 	ble.w	8011026 <iNemoEngine_API_Update+0x2446>
 80107a6:	eddd 7a12 	vldr	s15, [sp, #72]	@ 0x48
 80107aa:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 80107ae:	eef4 7ac6 	vcmpe.f32	s15, s12
 80107b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107b6:	f340 8436 	ble.w	8011026 <iNemoEngine_API_Update+0x2446>
 80107ba:	eddd 7a13 	vldr	s15, [sp, #76]	@ 0x4c
 80107be:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 80107c2:	eef4 7ac6 	vcmpe.f32	s15, s12
 80107c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107ca:	f340 842c 	ble.w	8011026 <iNemoEngine_API_Update+0x2446>
 80107ce:	ed5f 7a86 	vldr	s15, [pc, #-536]	@ 80105b8 <iNemoEngine_API_Update+0x19d8>
 80107d2:	eeb0 6aef 	vabs.f32	s12, s31
 80107d6:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80107da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107de:	f140 8422 	bpl.w	8011026 <iNemoEngine_API_Update+0x2446>
 80107e2:	eeb0 6acf 	vabs.f32	s12, s30
 80107e6:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80107ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107ee:	f140 841a 	bpl.w	8011026 <iNemoEngine_API_Update+0x2446>
 80107f2:	ed9d 6a10 	vldr	s12, [sp, #64]	@ 0x40
 80107f6:	eeb0 6ac6 	vabs.f32	s12, s12
 80107fa:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80107fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010802:	f140 8410 	bpl.w	8011026 <iNemoEngine_API_Update+0x2446>
 8010806:	ed5f 7a93 	vldr	s15, [pc, #-588]	@ 80105bc <iNemoEngine_API_Update+0x19dc>
 801080a:	eeb0 cacc 	vabs.f32	s24, s24
 801080e:	eeb4 cae7 	vcmpe.f32	s24, s15
 8010812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010816:	f140 8406 	bpl.w	8011026 <iNemoEngine_API_Update+0x2446>
 801081a:	eeb0 dacd 	vabs.f32	s26, s26
 801081e:	eeb4 dae7 	vcmpe.f32	s26, s15
 8010822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010826:	f140 83fe 	bpl.w	8011026 <iNemoEngine_API_Update+0x2446>
 801082a:	eef0 baeb 	vabs.f32	s23, s23
 801082e:	eef4 bae7 	vcmpe.f32	s23, s15
 8010832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010836:	f140 83f6 	bpl.w	8011026 <iNemoEngine_API_Update+0x2446>
 801083a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801083c:	edd3 7a00 	vldr	s15, [r3]
 8010840:	f207 73a4 	addw	r3, r7, #1956	@ 0x7a4
 8010844:	edd3 3a00 	vldr	s7, [r3]
 8010848:	f897 31a0 	ldrb.w	r3, [r7, #416]	@ 0x1a0
 801084c:	f507 62f6 	add.w	r2, r7, #1968	@ 0x7b0
 8010850:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010854:	2b09      	cmp	r3, #9
 8010856:	ed92 4a00 	vldr	s8, [r2]
 801085a:	bf8c      	ite	hi
 801085c:	220a      	movhi	r2, #10
 801085e:	2205      	movls	r2, #5
 8010860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010864:	bfb4      	ite	lt
 8010866:	eeb0 6a63 	vmovlt.f32	s12, s7
 801086a:	eeb0 6a67 	vmovge.f32	s12, s15
 801086e:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010872:	f207 71bc 	addw	r1, r7, #1980	@ 0x7bc
 8010876:	edd1 4a00 	vldr	s9, [r1]
 801087a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801087e:	bfb8      	it	lt
 8010880:	eeb0 6a44 	vmovlt.f32	s12, s8
 8010884:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010888:	f507 61f9 	add.w	r1, r7, #1992	@ 0x7c8
 801088c:	ed91 5a00 	vldr	s10, [r1]
 8010890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010894:	bfb8      	it	lt
 8010896:	eeb0 6a64 	vmovlt.f32	s12, s9
 801089a:	eeb4 6ac5 	vcmpe.f32	s12, s10
 801089e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108a2:	eef4 7ae3 	vcmpe.f32	s15, s7
 80108a6:	bfb4      	ite	lt
 80108a8:	eef0 5a45 	vmovlt.f32	s11, s10
 80108ac:	eef0 5a46 	vmovge.f32	s11, s12
 80108b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108b4:	bf8c      	ite	hi
 80108b6:	eeb0 6a63 	vmovhi.f32	s12, s7
 80108ba:	eeb0 6a67 	vmovls.f32	s12, s15
 80108be:	eeb4 6ac4 	vcmpe.f32	s12, s8
 80108c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108c6:	bf88      	it	hi
 80108c8:	eeb0 6a44 	vmovhi.f32	s12, s8
 80108cc:	eeb4 6ae4 	vcmpe.f32	s12, s9
 80108d0:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80108d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108d8:	bf88      	it	hi
 80108da:	eeb0 6a64 	vmovhi.f32	s12, s9
 80108de:	ee77 7a84 	vadd.f32	s15, s15, s8
 80108e2:	eeb4 6ac5 	vcmpe.f32	s12, s10
 80108e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108ea:	ee77 7aa4 	vadd.f32	s15, s15, s9
 80108ee:	bf88      	it	hi
 80108f0:	eeb0 6a45 	vmovhi.f32	s12, s10
 80108f4:	2a05      	cmp	r2, #5
 80108f6:	ee77 7a85 	vadd.f32	s15, s15, s10
 80108fa:	d063      	beq.n	80109c4 <iNemoEngine_API_Update+0x1de4>
 80108fc:	f207 71d4 	addw	r1, r7, #2004	@ 0x7d4
 8010900:	ed91 3a00 	vldr	s6, [r1]
 8010904:	f507 61fc 	add.w	r1, r7, #2016	@ 0x7e0
 8010908:	eef4 5ac3 	vcmpe.f32	s11, s6
 801090c:	edd1 3a00 	vldr	s7, [r1]
 8010910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010914:	bfb8      	it	lt
 8010916:	eef0 5a43 	vmovlt.f32	s11, s6
 801091a:	eef4 5ae3 	vcmpe.f32	s11, s7
 801091e:	f207 71ec 	addw	r1, r7, #2028	@ 0x7ec
 8010922:	ed91 4a00 	vldr	s8, [r1]
 8010926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801092a:	bfb8      	it	lt
 801092c:	eef0 5a63 	vmovlt.f32	s11, s7
 8010930:	eef4 5ac4 	vcmpe.f32	s11, s8
 8010934:	f507 61ff 	add.w	r1, r7, #2040	@ 0x7f8
 8010938:	edd1 4a00 	vldr	s9, [r1]
 801093c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010940:	bfb8      	it	lt
 8010942:	eef0 5a44 	vmovlt.f32	s11, s8
 8010946:	eef4 5ae4 	vcmpe.f32	s11, s9
 801094a:	f607 0104 	addw	r1, r7, #2052	@ 0x804
 801094e:	ed91 5a00 	vldr	s10, [r1]
 8010952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010956:	bfb8      	it	lt
 8010958:	eef0 5a64 	vmovlt.f32	s11, s9
 801095c:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010964:	eeb4 6ac3 	vcmpe.f32	s12, s6
 8010968:	bfb8      	it	lt
 801096a:	eef0 5a45 	vmovlt.f32	s11, s10
 801096e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010972:	bf88      	it	hi
 8010974:	eeb0 6a43 	vmovhi.f32	s12, s6
 8010978:	eeb4 6ae3 	vcmpe.f32	s12, s7
 801097c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010980:	bf88      	it	hi
 8010982:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010986:	ee77 7a83 	vadd.f32	s15, s15, s6
 801098a:	eeb4 6ac4 	vcmpe.f32	s12, s8
 801098e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010992:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010996:	bf88      	it	hi
 8010998:	eeb0 6a44 	vmovhi.f32	s12, s8
 801099c:	eeb4 6ae4 	vcmpe.f32	s12, s9
 80109a0:	ee77 7a84 	vadd.f32	s15, s15, s8
 80109a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109a8:	bf88      	it	hi
 80109aa:	eeb0 6a64 	vmovhi.f32	s12, s9
 80109ae:	ee77 7aa4 	vadd.f32	s15, s15, s9
 80109b2:	eeb4 6ac5 	vcmpe.f32	s12, s10
 80109b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109ba:	ee77 7a85 	vadd.f32	s15, s15, s10
 80109be:	bf88      	it	hi
 80109c0:	eeb0 6a45 	vmovhi.f32	s12, s10
 80109c4:	ee35 6ac6 	vsub.f32	s12, s11, s12
 80109c8:	eddf 5af3 	vldr	s11, [pc, #972]	@ 8010d98 <iNemoEngine_API_Update+0x21b8>
 80109cc:	ee26 6a2d 	vmul.f32	s12, s12, s27
 80109d0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80109d4:	eddf 5af1 	vldr	s11, [pc, #964]	@ 8010d9c <iNemoEngine_API_Update+0x21bc>
 80109d8:	eeb4 6ae5 	vcmpe.f32	s12, s11
 80109dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109e0:	f300 8321 	bgt.w	8011026 <iNemoEngine_API_Update+0x2446>
 80109e4:	eef0 7ae7 	vabs.f32	s15, s15
 80109e8:	ee67 7aad 	vmul.f32	s15, s15, s27
 80109ec:	ed9f 6aec 	vldr	s12, [pc, #944]	@ 8010da0 <iNemoEngine_API_Update+0x21c0>
 80109f0:	eef4 7ac6 	vcmpe.f32	s15, s12
 80109f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109f8:	f300 8315 	bgt.w	8011026 <iNemoEngine_API_Update+0x2446>
 80109fc:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 80109fe:	edd1 7a00 	vldr	s15, [r1]
 8010a02:	f507 61f5 	add.w	r1, r7, #1960	@ 0x7a8
 8010a06:	edd1 3a00 	vldr	s7, [r1]
 8010a0a:	f207 71b4 	addw	r1, r7, #1972	@ 0x7b4
 8010a0e:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010a12:	ed91 4a00 	vldr	s8, [r1]
 8010a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a1a:	bfb4      	ite	lt
 8010a1c:	eeb0 6a63 	vmovlt.f32	s12, s7
 8010a20:	eeb0 6a67 	vmovge.f32	s12, s15
 8010a24:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010a28:	f507 61f8 	add.w	r1, r7, #1984	@ 0x7c0
 8010a2c:	edd1 4a00 	vldr	s9, [r1]
 8010a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a34:	bfb8      	it	lt
 8010a36:	eeb0 6a44 	vmovlt.f32	s12, s8
 8010a3a:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010a3e:	f207 71cc 	addw	r1, r7, #1996	@ 0x7cc
 8010a42:	ed91 5a00 	vldr	s10, [r1]
 8010a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a4a:	bfb8      	it	lt
 8010a4c:	eeb0 6a64 	vmovlt.f32	s12, s9
 8010a50:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a58:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010a5c:	bfb4      	ite	lt
 8010a5e:	eef0 5a45 	vmovlt.f32	s11, s10
 8010a62:	eef0 5a46 	vmovge.f32	s11, s12
 8010a66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a6a:	bf8c      	ite	hi
 8010a6c:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010a70:	eeb0 6a67 	vmovls.f32	s12, s15
 8010a74:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a7c:	bf88      	it	hi
 8010a7e:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010a82:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010a86:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a8e:	bf88      	it	hi
 8010a90:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010a94:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010a98:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010aa0:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010aa4:	bf88      	it	hi
 8010aa6:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010aaa:	2a05      	cmp	r2, #5
 8010aac:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010ab0:	d063      	beq.n	8010b7a <iNemoEngine_API_Update+0x1f9a>
 8010ab2:	f507 61fb 	add.w	r1, r7, #2008	@ 0x7d8
 8010ab6:	ed91 3a00 	vldr	s6, [r1]
 8010aba:	f207 71e4 	addw	r1, r7, #2020	@ 0x7e4
 8010abe:	eef4 5ac3 	vcmpe.f32	s11, s6
 8010ac2:	edd1 3a00 	vldr	s7, [r1]
 8010ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010aca:	bfb8      	it	lt
 8010acc:	eef0 5a43 	vmovlt.f32	s11, s6
 8010ad0:	eef4 5ae3 	vcmpe.f32	s11, s7
 8010ad4:	f507 61fe 	add.w	r1, r7, #2032	@ 0x7f0
 8010ad8:	ed91 4a00 	vldr	s8, [r1]
 8010adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ae0:	bfb8      	it	lt
 8010ae2:	eef0 5a63 	vmovlt.f32	s11, s7
 8010ae6:	eef4 5ac4 	vcmpe.f32	s11, s8
 8010aea:	f207 71fc 	addw	r1, r7, #2044	@ 0x7fc
 8010aee:	edd1 4a00 	vldr	s9, [r1]
 8010af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010af6:	bfb8      	it	lt
 8010af8:	eef0 5a44 	vmovlt.f32	s11, s8
 8010afc:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010b00:	f607 0108 	addw	r1, r7, #2056	@ 0x808
 8010b04:	ed91 5a00 	vldr	s10, [r1]
 8010b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b0c:	bfb8      	it	lt
 8010b0e:	eef0 5a64 	vmovlt.f32	s11, s9
 8010b12:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b1a:	eeb4 6ac3 	vcmpe.f32	s12, s6
 8010b1e:	bfb8      	it	lt
 8010b20:	eef0 5a45 	vmovlt.f32	s11, s10
 8010b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b28:	bf88      	it	hi
 8010b2a:	eeb0 6a43 	vmovhi.f32	s12, s6
 8010b2e:	eeb4 6ae3 	vcmpe.f32	s12, s7
 8010b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b36:	bf88      	it	hi
 8010b38:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010b3c:	ee77 7a83 	vadd.f32	s15, s15, s6
 8010b40:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b48:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010b4c:	bf88      	it	hi
 8010b4e:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010b52:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010b56:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b5e:	bf88      	it	hi
 8010b60:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010b64:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010b68:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b70:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010b74:	bf88      	it	hi
 8010b76:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010b7a:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8010b7e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8010d98 <iNemoEngine_API_Update+0x21b8>
 8010b82:	ee26 6a2d 	vmul.f32	s12, s12, s27
 8010b86:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010b8a:	eddf 5a84 	vldr	s11, [pc, #528]	@ 8010d9c <iNemoEngine_API_Update+0x21bc>
 8010b8e:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8010b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b96:	f300 8246 	bgt.w	8011026 <iNemoEngine_API_Update+0x2446>
 8010b9a:	eef0 7ae7 	vabs.f32	s15, s15
 8010b9e:	ee67 7aad 	vmul.f32	s15, s15, s27
 8010ba2:	ed9f 6a7f 	vldr	s12, [pc, #508]	@ 8010da0 <iNemoEngine_API_Update+0x21c0>
 8010ba6:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bae:	f300 823a 	bgt.w	8011026 <iNemoEngine_API_Update+0x2446>
 8010bb2:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 8010bb4:	edd1 3a00 	vldr	s7, [r1]
 8010bb8:	f207 71ac 	addw	r1, r7, #1964	@ 0x7ac
 8010bbc:	edd1 4a00 	vldr	s9, [r1]
 8010bc0:	f507 61f7 	add.w	r1, r7, #1976	@ 0x7b8
 8010bc4:	eef4 4ae3 	vcmpe.f32	s9, s7
 8010bc8:	edd1 5a00 	vldr	s11, [r1]
 8010bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bd0:	bfb4      	ite	lt
 8010bd2:	eef0 7a63 	vmovlt.f32	s15, s7
 8010bd6:	eef0 7a64 	vmovge.f32	s15, s9
 8010bda:	eef4 7ae5 	vcmpe.f32	s15, s11
 8010bde:	f207 71c4 	addw	r1, r7, #1988	@ 0x7c4
 8010be2:	ed91 6a00 	vldr	s12, [r1]
 8010be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bea:	bfb8      	it	lt
 8010bec:	eef0 7a65 	vmovlt.f32	s15, s11
 8010bf0:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010bf4:	f507 61fa 	add.w	r1, r7, #2000	@ 0x7d0
 8010bf8:	ed91 4a00 	vldr	s8, [r1]
 8010bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c00:	bfb8      	it	lt
 8010c02:	eef0 7a46 	vmovlt.f32	s15, s12
 8010c06:	eef4 7ac4 	vcmpe.f32	s15, s8
 8010c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c0e:	eef4 4ae3 	vcmpe.f32	s9, s7
 8010c12:	bfb8      	it	lt
 8010c14:	eef0 7a44 	vmovlt.f32	s15, s8
 8010c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c1c:	bf8c      	ite	hi
 8010c1e:	eeb0 5a63 	vmovhi.f32	s10, s7
 8010c22:	eeb0 5a64 	vmovls.f32	s10, s9
 8010c26:	eeb4 5ae5 	vcmpe.f32	s10, s11
 8010c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c2e:	bf88      	it	hi
 8010c30:	eeb0 5a65 	vmovhi.f32	s10, s11
 8010c34:	eeb4 5ac6 	vcmpe.f32	s10, s12
 8010c38:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8010c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c40:	bf88      	it	hi
 8010c42:	eeb0 5a46 	vmovhi.f32	s10, s12
 8010c46:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8010c4a:	eeb4 5ac4 	vcmpe.f32	s10, s8
 8010c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c52:	ee36 6a25 	vadd.f32	s12, s12, s11
 8010c56:	bf88      	it	hi
 8010c58:	eeb0 5a44 	vmovhi.f32	s10, s8
 8010c5c:	2a05      	cmp	r2, #5
 8010c5e:	ee34 6a06 	vadd.f32	s12, s8, s12
 8010c62:	d065      	beq.n	8010d30 <iNemoEngine_API_Update+0x2150>
 8010c64:	f207 72dc 	addw	r2, r7, #2012	@ 0x7dc
 8010c68:	edd2 5a00 	vldr	s11, [r2]
 8010c6c:	f507 62fd 	add.w	r2, r7, #2024	@ 0x7e8
 8010c70:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010c74:	ed92 3a00 	vldr	s6, [r2]
 8010c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c7c:	bfa8      	it	ge
 8010c7e:	eef0 7a65 	vmovge.f32	s15, s11
 8010c82:	eef4 7ac3 	vcmpe.f32	s15, s6
 8010c86:	f207 72f4 	addw	r2, r7, #2036	@ 0x7f4
 8010c8a:	edd2 3a00 	vldr	s7, [r2]
 8010c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c92:	bfb8      	it	lt
 8010c94:	eef0 7a43 	vmovlt.f32	s15, s6
 8010c98:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010c9c:	f507 6200 	add.w	r2, r7, #2048	@ 0x800
 8010ca0:	ed92 4a00 	vldr	s8, [r2]
 8010ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ca8:	bfb8      	it	lt
 8010caa:	eef0 7a63 	vmovlt.f32	s15, s7
 8010cae:	eef4 7ac4 	vcmpe.f32	s15, s8
 8010cb2:	f607 020c 	addw	r2, r7, #2060	@ 0x80c
 8010cb6:	edd2 4a00 	vldr	s9, [r2]
 8010cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cbe:	bfb8      	it	lt
 8010cc0:	eef0 7a44 	vmovlt.f32	s15, s8
 8010cc4:	eef4 7ae4 	vcmpe.f32	s15, s9
 8010cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ccc:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010cd0:	bfb8      	it	lt
 8010cd2:	eef0 7a64 	vmovlt.f32	s15, s9
 8010cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cda:	ee35 6a86 	vadd.f32	s12, s11, s12
 8010cde:	bf88      	it	hi
 8010ce0:	eef0 5a45 	vmovhi.f32	s11, s10
 8010ce4:	eef4 5ac3 	vcmpe.f32	s11, s6
 8010ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cec:	bf88      	it	hi
 8010cee:	eef0 5a43 	vmovhi.f32	s11, s6
 8010cf2:	eef4 5ae3 	vcmpe.f32	s11, s7
 8010cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cfa:	ee33 6a06 	vadd.f32	s12, s6, s12
 8010cfe:	bf88      	it	hi
 8010d00:	eef0 5a63 	vmovhi.f32	s11, s7
 8010d04:	eef4 5ac4 	vcmpe.f32	s11, s8
 8010d08:	ee33 6a86 	vadd.f32	s12, s7, s12
 8010d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d10:	bf88      	it	hi
 8010d12:	eef0 5a44 	vmovhi.f32	s11, s8
 8010d16:	ee34 6a06 	vadd.f32	s12, s8, s12
 8010d1a:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d22:	ee34 6a86 	vadd.f32	s12, s9, s12
 8010d26:	bf8c      	ite	hi
 8010d28:	eeb0 5a64 	vmovhi.f32	s10, s9
 8010d2c:	eeb0 5a65 	vmovls.f32	s10, s11
 8010d30:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8010d34:	ee67 5aad 	vmul.f32	s11, s15, s27
 8010d38:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8010d98 <iNemoEngine_API_Update+0x21b8>
 8010d3c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8010d40:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8010d9c <iNemoEngine_API_Update+0x21bc>
 8010d44:	eef4 5ac6 	vcmpe.f32	s11, s12
 8010d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d4c:	f300 816b 	bgt.w	8011026 <iNemoEngine_API_Update+0x2446>
 8010d50:	eef0 7ae7 	vabs.f32	s15, s15
 8010d54:	ee67 7aad 	vmul.f32	s15, s15, s27
 8010d58:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8010da0 <iNemoEngine_API_Update+0x21c0>
 8010d5c:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d64:	f300 815f 	bgt.w	8011026 <iNemoEngine_API_Update+0x2446>
 8010d68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010d6a:	2a00      	cmp	r2, #0
 8010d6c:	f042 8117 	bne.w	8012f9e <iNemoEngine_API_Update+0x43be>
 8010d70:	2301      	movs	r3, #1
 8010d72:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d74:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8010d78:	939f      	str	r3, [sp, #636]	@ 0x27c
 8010d7a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8010d7e:	93a0      	str	r3, [sp, #640]	@ 0x280
 8010d80:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8010d84:	93a1      	str	r3, [sp, #644]	@ 0x284
 8010d86:	2300      	movs	r3, #0
 8010d88:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010d8c:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010d90:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8010d94:	707b      	strb	r3, [r7, #1]
 8010d96:	e00d      	b.n	8010db4 <iNemoEngine_API_Update+0x21d4>
 8010d98:	3dcccccd 	.word	0x3dcccccd
 8010d9c:	3be56041 	.word	0x3be56041
 8010da0:	3e333333 	.word	0x3e333333
 8010da4:	42480000 	.word	0x42480000
 8010da8:	00000000 	.word	0x00000000
 8010dac:	3fb33333 	.word	0x3fb33333
 8010db0:	3ecccccd 	.word	0x3ecccccd
 8010db4:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 8010da4 <iNemoEngine_API_Update+0x21c4>
 8010db8:	eef4 9ae7 	vcmpe.f32	s19, s15
 8010dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010dc0:	f2c0 823f 	blt.w	8011242 <iNemoEngine_API_Update+0x2662>
 8010dc4:	2300      	movs	r3, #0
 8010dc6:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010dca:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010dce:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8010dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010dd4:	2b01      	cmp	r3, #1
 8010dd6:	f000 8245 	beq.w	8011264 <iNemoEngine_API_Update+0x2684>
 8010dda:	edd7 3a75 	vldr	s7, [r7, #468]	@ 0x1d4
 8010dde:	ed97 4a7f 	vldr	s8, [r7, #508]	@ 0x1fc
 8010de2:	eddd 2a69 	vldr	s5, [sp, #420]	@ 0x1a4
 8010de6:	ed9d 3a6a 	vldr	s6, [sp, #424]	@ 0x1a8
 8010dea:	edd7 4a89 	vldr	s9, [r7, #548]	@ 0x224
 8010dee:	ed97 5a93 	vldr	s10, [r7, #588]	@ 0x24c
 8010df2:	edd7 5a9d 	vldr	s11, [r7, #628]	@ 0x274
 8010df6:	ed97 6aa7 	vldr	s12, [r7, #668]	@ 0x29c
 8010dfa:	edd7 6ab1 	vldr	s13, [r7, #708]	@ 0x2c4
 8010dfe:	ed97 7abb 	vldr	s14, [r7, #748]	@ 0x2ec
 8010e02:	edd7 7ac5 	vldr	s15, [r7, #788]	@ 0x314
 8010e06:	ed9d 2a6e 	vldr	s4, [sp, #440]	@ 0x1b8
 8010e0a:	eddd 0a6b 	vldr	s1, [sp, #428]	@ 0x1ac
 8010e0e:	ed9d 1a6c 	vldr	s2, [sp, #432]	@ 0x1b0
 8010e12:	eddd 1a6d 	vldr	s3, [sp, #436]	@ 0x1b4
 8010e16:	ed9d 0a71 	vldr	s0, [sp, #452]	@ 0x1c4
 8010e1a:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 8010e1e:	eee2 3aa2 	vfma.f32	s7, s5, s5
 8010e22:	ab8d      	add	r3, sp, #564	@ 0x234
 8010e24:	aa99      	add	r2, sp, #612	@ 0x264
 8010e26:	eea3 4a03 	vfma.f32	s8, s6, s6
 8010e2a:	a944      	add	r1, sp, #272	@ 0x110
 8010e2c:	f507 70d6 	add.w	r0, r7, #428	@ 0x1ac
 8010e30:	eddd 2a6f 	vldr	s5, [sp, #444]	@ 0x1bc
 8010e34:	ed9d 3a70 	vldr	s6, [sp, #448]	@ 0x1c0
 8010e38:	edc7 3a75 	vstr	s7, [r7, #468]	@ 0x1d4
 8010e3c:	eea1 5a01 	vfma.f32	s10, s2, s2
 8010e40:	ad7a      	add	r5, sp, #488	@ 0x1e8
 8010e42:	eea2 6a02 	vfma.f32	s12, s4, s4
 8010e46:	eee2 6aa2 	vfma.f32	s13, s5, s5
 8010e4a:	eea3 7a03 	vfma.f32	s14, s6, s6
 8010e4e:	eee0 7a00 	vfma.f32	s15, s0, s0
 8010e52:	eee0 4aa0 	vfma.f32	s9, s1, s1
 8010e56:	eee1 5aa1 	vfma.f32	s11, s3, s3
 8010e5a:	ed87 5a93 	vstr	s10, [r7, #588]	@ 0x24c
 8010e5e:	ed87 4a7f 	vstr	s8, [r7, #508]	@ 0x1fc
 8010e62:	edc7 4a89 	vstr	s9, [r7, #548]	@ 0x224
 8010e66:	edc7 5a9d 	vstr	s11, [r7, #628]	@ 0x274
 8010e6a:	ed87 6aa7 	vstr	s12, [r7, #668]	@ 0x29c
 8010e6e:	edc7 6ab1 	vstr	s13, [r7, #708]	@ 0x2c4
 8010e72:	ed87 7abb 	vstr	s14, [r7, #748]	@ 0x2ec
 8010e76:	edc7 7ac5 	vstr	s15, [r7, #788]	@ 0x314
 8010e7a:	9300      	str	r3, [sp, #0]
 8010e7c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8010e7e:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 8010e82:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 8010e86:	f7fc fb67 	bl	800d558 <kf_update>
 8010e8a:	ed97 6a6d 	vldr	s12, [r7, #436]	@ 0x1b4
 8010e8e:	edd7 5a6c 	vldr	s11, [r7, #432]	@ 0x1b0
 8010e92:	edd7 6a6e 	vldr	s13, [r7, #440]	@ 0x1b8
 8010e96:	edcd 5a5c 	vstr	s11, [sp, #368]	@ 0x170
 8010e9a:	ee26 7a06 	vmul.f32	s14, s12, s12
 8010e9e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010ea2:	eea5 7aa5 	vfma.f32	s14, s11, s11
 8010ea6:	aa58      	add	r2, sp, #352	@ 0x160
 8010ea8:	4611      	mov	r1, r2
 8010eaa:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8010eae:	eea6 7aa6 	vfma.f32	s14, s13, s13
 8010eb2:	4650      	mov	r0, sl
 8010eb4:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 8010eb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ec0:	bf4c      	ite	mi
 8010ec2:	ee37 5ac7 	vsubmi.f32	s10, s15, s14
 8010ec6:	ed5f 7a48 	vldrpl	s15, [pc, #-288]	@ 8010da8 <iNemoEngine_API_Update+0x21c8>
 8010eca:	edcd 6a5e 	vstr	s13, [sp, #376]	@ 0x178
 8010ece:	bf48      	it	mi
 8010ed0:	eef1 7ac5 	vsqrtmi.f32	s15, s10
 8010ed4:	eea7 7aa7 	vfma.f32	s14, s15, s15
 8010ed8:	edcd 7a5f 	vstr	s15, [sp, #380]	@ 0x17c
 8010edc:	eeb1 5ac7 	vsqrt.f32	s10, s14
 8010ee0:	ee84 7a85 	vdiv.f32	s14, s9, s10
 8010ee4:	ee67 5a25 	vmul.f32	s11, s14, s11
 8010ee8:	ee27 6a06 	vmul.f32	s12, s14, s12
 8010eec:	ee67 6a26 	vmul.f32	s13, s14, s13
 8010ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010ef4:	edca 5a00 	vstr	s11, [sl]
 8010ef8:	ed8a 6a01 	vstr	s12, [sl, #4]
 8010efc:	edca 6a02 	vstr	s13, [sl, #8]
 8010f00:	edca 7a03 	vstr	s15, [sl, #12]
 8010f04:	f7fc f968 	bl	800d1d8 <qmult>
 8010f08:	edd2 6a01 	vldr	s13, [r2, #4]
 8010f0c:	ed92 6a00 	vldr	s12, [r2]
 8010f10:	ed92 7a02 	vldr	s14, [r2, #8]
 8010f14:	edd2 5a03 	vldr	s11, [r2, #12]
 8010f18:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 8010f1a:	ee66 7aa6 	vmul.f32	s15, s13, s13
 8010f1e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8010f22:	eee6 7a06 	vfma.f32	s15, s12, s12
 8010f26:	f50d 7ce4 	add.w	ip, sp, #456	@ 0x1c8
 8010f2a:	eee7 7a07 	vfma.f32	s15, s14, s14
 8010f2e:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8010f32:	eeb1 5ae7 	vsqrt.f32	s10, s15
 8010f36:	eec4 7a85 	vdiv.f32	s15, s9, s10
 8010f3a:	ee27 6a86 	vmul.f32	s12, s15, s12
 8010f3e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8010f42:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010f46:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010f4a:	ed8d 6a54 	vstr	s12, [sp, #336]	@ 0x150
 8010f4e:	edcd 6a55 	vstr	s13, [sp, #340]	@ 0x154
 8010f52:	ed8d 7a56 	vstr	s14, [sp, #344]	@ 0x158
 8010f56:	edcd 7a57 	vstr	s15, [sp, #348]	@ 0x15c
 8010f5a:	4664      	mov	r4, ip
 8010f5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010f5e:	42ac      	cmp	r4, r5
 8010f60:	f106 0610 	add.w	r6, r6, #16
 8010f64:	f10c 0c10 	add.w	ip, ip, #16
 8010f68:	f846 0c10 	str.w	r0, [r6, #-16]
 8010f6c:	f846 1c0c 	str.w	r1, [r6, #-12]
 8010f70:	f846 2c08 	str.w	r2, [r6, #-8]
 8010f74:	f846 3c04 	str.w	r3, [r6, #-4]
 8010f78:	d1ef      	bne.n	8010f5a <iNemoEngine_API_Update+0x237a>
 8010f7a:	f8dc 0000 	ldr.w	r0, [ip]
 8010f7e:	6030      	str	r0, [r6, #0]
 8010f80:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8010f82:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8010f86:	6013      	str	r3, [r2, #0]
 8010f88:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8010f8a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8010f8e:	6013      	str	r3, [r2, #0]
 8010f90:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8010f92:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8010f96:	6013      	str	r3, [r2, #0]
 8010f98:	ac54      	add	r4, sp, #336	@ 0x150
 8010f9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010f9c:	9c2a      	ldr	r4, [sp, #168]	@ 0xa8
 8010f9e:	60e3      	str	r3, [r4, #12]
 8010fa0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010fa2:	6020      	str	r0, [r4, #0]
 8010fa4:	6061      	str	r1, [r4, #4]
 8010fa6:	60a2      	str	r2, [r4, #8]
 8010fa8:	edd7 8a75 	vldr	s17, [r7, #468]	@ 0x1d4
 8010fac:	ed83 6a00 	vstr	s12, [r3]
 8010fb0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8010fb2:	edc3 6a00 	vstr	s13, [r3]
 8010fb6:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8010fb8:	ed83 7a00 	vstr	s14, [r3]
 8010fbc:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8010fbe:	edc3 7a00 	vstr	s15, [r3]
 8010fc2:	f7fd bec1 	b.w	800ed48 <iNemoEngine_API_Update+0x168>
 8010fc6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	f43f ab95 	beq.w	80106f8 <iNemoEngine_API_Update+0x1b18>
 8010fce:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 8010dac <iNemoEngine_API_Update+0x21cc>
 8010fd2:	2301      	movs	r3, #1
 8010fd4:	eeb4 eae7 	vcmpe.f32	s28, s15
 8010fd8:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 8010fdc:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 8010fe0:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 8010fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fe8:	f240 1301 	movw	r3, #257	@ 0x101
 8010fec:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 8010ff0:	f73f ab82 	bgt.w	80106f8 <iNemoEngine_API_Update+0x1b18>
 8010ff4:	ed5f 7a92 	vldr	s15, [pc, #-584]	@ 8010db0 <iNemoEngine_API_Update+0x21d0>
 8010ff8:	eeb4 eae7 	vcmpe.f32	s28, s15
 8010ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011000:	f53f ab7a 	bmi.w	80106f8 <iNemoEngine_API_Update+0x1b18>
 8011004:	eddd 7a2e 	vldr	s15, [sp, #184]	@ 0xb8
 8011008:	eef4 4ae7 	vcmpe.f32	s9, s15
 801100c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011010:	bfb8      	it	lt
 8011012:	eef0 4a67 	vmovlt.f32	s9, s15
 8011016:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 801101a:	edcd 4a8e 	vstr	s9, [sp, #568]	@ 0x238
 801101e:	edcd 4a8f 	vstr	s9, [sp, #572]	@ 0x23c
 8011022:	f7ff bb72 	b.w	801070a <iNemoEngine_API_Update+0x1b2a>
 8011026:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011028:	2300      	movs	r3, #0
 801102a:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 801102e:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8011032:	2a00      	cmp	r2, #0
 8011034:	f43f ae9e 	beq.w	8010d74 <iNemoEngine_API_Update+0x2194>
 8011038:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 801103c:	2a01      	cmp	r2, #1
 801103e:	f001 8240 	beq.w	80124c2 <iNemoEngine_API_Update+0x38e2>
 8011042:	9303      	str	r3, [sp, #12]
 8011044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011046:	2b02      	cmp	r3, #2
 8011048:	f041 823a 	bne.w	80124c0 <iNemoEngine_API_Update+0x38e0>
 801104c:	eddd 7a14 	vldr	s15, [sp, #80]	@ 0x50
 8011050:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 8011054:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 8011058:	f897 21a4 	ldrb.w	r2, [r7, #420]	@ 0x1a4
 801105c:	ee87 6a86 	vdiv.f32	s12, s15, s12
 8011060:	f240 1301 	movw	r3, #257	@ 0x101
 8011064:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011068:	2301      	movs	r3, #1
 801106a:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 801106e:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
 8011072:	ed8d 6a47 	vstr	s12, [sp, #284]	@ 0x11c
 8011076:	ee87 5aa5 	vdiv.f32	s10, s15, s11
 801107a:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 801107e:	eddd 7a16 	vldr	s15, [sp, #88]	@ 0x58
 8011082:	ed8d 5a48 	vstr	s10, [sp, #288]	@ 0x120
 8011086:	eec7 7aa5 	vdiv.f32	s15, s15, s11
 801108a:	edd7 5a64 	vldr	s11, [r7, #400]	@ 0x190
 801108e:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 8011092:	eef4 4a00 	vmov.f32	s9, #64	@ 0x3e000000  0.125
 8011096:	ee65 5aa4 	vmul.f32	s11, s11, s9
 801109a:	eef4 5ac8 	vcmpe.f32	s11, s16
 801109e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110a2:	f281 8251 	bge.w	8012548 <iNemoEngine_API_Update+0x3968>
 80110a6:	eddd 5a11 	vldr	s11, [sp, #68]	@ 0x44
 80110aa:	eddd 4a14 	vldr	s9, [sp, #80]	@ 0x50
 80110ae:	eef4 5ae4 	vcmpe.f32	s11, s9
 80110b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110b6:	f341 863f 	ble.w	8012d38 <iNemoEngine_API_Update+0x4158>
 80110ba:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 80110be:	eddd 4a0c 	vldr	s9, [sp, #48]	@ 0x30
 80110c2:	eef4 5ae4 	vcmpe.f32	s11, s9
 80110c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110ca:	f341 8635 	ble.w	8012d38 <iNemoEngine_API_Update+0x4158>
 80110ce:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 80110d2:	eddd 4a16 	vldr	s9, [sp, #88]	@ 0x58
 80110d6:	eef4 5ae4 	vcmpe.f32	s11, s9
 80110da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110de:	f341 862b 	ble.w	8012d38 <iNemoEngine_API_Update+0x4158>
 80110e2:	eef5 5a00 	vmov.f32	s11, #80	@ 0x3e800000  0.250
 80110e6:	eeb4 7ae5 	vcmpe.f32	s14, s11
 80110ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110ee:	f141 8623 	bpl.w	8012d38 <iNemoEngine_API_Update+0x4158>
 80110f2:	ee36 6a05 	vadd.f32	s12, s12, s10
 80110f6:	eef7 5a08 	vmov.f32	s11, #120	@ 0x3fc00000  1.5
 80110fa:	ee77 7a86 	vadd.f32	s15, s15, s12
 80110fe:	eef4 7ae5 	vcmpe.f32	s15, s11
 8011102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011106:	f141 8617 	bpl.w	8012d38 <iNemoEngine_API_Update+0x4158>
 801110a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801110e:	2300      	movs	r3, #0
 8011110:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8011114:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8011118:	2a00      	cmp	r2, #0
 801111a:	f041 8237 	bne.w	801258c <iNemoEngine_API_Update+0x39ac>
 801111e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011120:	a84a      	add	r0, sp, #296	@ 0x128
 8011122:	f04f 32ff 	mov.w	r2, #4294967295
 8011126:	460b      	mov	r3, r1
 8011128:	edd1 7a00 	vldr	s15, [r1]
 801112c:	3201      	adds	r2, #1
 801112e:	330c      	adds	r3, #12
 8011130:	3104      	adds	r1, #4
 8011132:	461d      	mov	r5, r3
 8011134:	edd5 6a00 	vldr	s13, [r5]
 8011138:	330c      	adds	r3, #12
 801113a:	429c      	cmp	r4, r3
 801113c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011140:	d1f7      	bne.n	8011132 <iNemoEngine_API_Update+0x2552>
 8011142:	2a02      	cmp	r2, #2
 8011144:	ece0 7a01 	vstmia	r0!, {s15}
 8011148:	f104 0404 	add.w	r4, r4, #4
 801114c:	d1eb      	bne.n	8011126 <iNemoEngine_API_Update+0x2546>
 801114e:	eddf 7ae8 	vldr	s15, [pc, #928]	@ 80114f0 <iNemoEngine_API_Update+0x2910>
 8011152:	ed9d 5a4a 	vldr	s10, [sp, #296]	@ 0x128
 8011156:	eddd 5a4b 	vldr	s11, [sp, #300]	@ 0x12c
 801115a:	ed9d 6a4c 	vldr	s12, [sp, #304]	@ 0x130
 801115e:	9c33      	ldr	r4, [sp, #204]	@ 0xcc
 8011160:	f507 70ac 	add.w	r0, r7, #344	@ 0x158
 8011164:	ee25 5a27 	vmul.f32	s10, s10, s15
 8011168:	ee65 5aa7 	vmul.f32	s11, s11, s15
 801116c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8011170:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 8011174:	4602      	mov	r2, r0
 8011176:	edd2 7a7c 	vldr	s15, [r2, #496]	@ 0x1f0
 801117a:	f5a2 73ae 	sub.w	r3, r2, #348	@ 0x15c
 801117e:	edd3 6ad6 	vldr	s13, [r3, #856]	@ 0x358
 8011182:	eef4 7ae6 	vcmpe.f32	s15, s13
 8011186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801118a:	f103 030c 	add.w	r3, r3, #12
 801118e:	bf88      	it	hi
 8011190:	eef0 7a66 	vmovhi.f32	s15, s13
 8011194:	4293      	cmp	r3, r2
 8011196:	d1f2      	bne.n	801117e <iNemoEngine_API_Update+0x259e>
 8011198:	1d1a      	adds	r2, r3, #4
 801119a:	4291      	cmp	r1, r2
 801119c:	ece4 7a01 	vstmia	r4!, {s15}
 80111a0:	d1e9      	bne.n	8011176 <iNemoEngine_API_Update+0x2596>
 80111a2:	eddd 4a47 	vldr	s9, [sp, #284]	@ 0x11c
 80111a6:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 80111aa:	eddd 6a49 	vldr	s13, [sp, #292]	@ 0x124
 80111ae:	787b      	ldrb	r3, [r7, #1]
 80111b0:	eedd 4a85 	vfnms.f32	s9, s27, s10
 80111b4:	eedd 7aa5 	vfnms.f32	s15, s27, s11
 80111b8:	eedd 6a86 	vfnms.f32	s13, s27, s12
 80111bc:	eeb0 5a67 	vmov.f32	s10, s15
 80111c0:	edcd 4a4a 	vstr	s9, [sp, #296]	@ 0x128
 80111c4:	edcd 7a4b 	vstr	s15, [sp, #300]	@ 0x12c
 80111c8:	edcd 6a4c 	vstr	s13, [sp, #304]	@ 0x130
 80111cc:	b13b      	cbz	r3, 80111de <iNemoEngine_API_Update+0x25fe>
 80111ce:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 80111d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80111d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111da:	f101 8627 	bmi.w	8012e2c <iNemoEngine_API_Update+0x424c>
 80111de:	f897 21a1 	ldrb.w	r2, [r7, #417]	@ 0x1a1
 80111e2:	2a1e      	cmp	r2, #30
 80111e4:	f001 8753 	beq.w	801308e <iNemoEngine_API_Update+0x44ae>
 80111e8:	1c53      	adds	r3, r2, #1
 80111ea:	2aff      	cmp	r2, #255	@ 0xff
 80111ec:	bf14      	ite	ne
 80111ee:	b2db      	uxtbne	r3, r3
 80111f0:	23ff      	moveq	r3, #255	@ 0xff
 80111f2:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1
 80111f6:	9b03      	ldr	r3, [sp, #12]
 80111f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80111fa:	2300      	movs	r3, #0
 80111fc:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8011200:	e5d8      	b.n	8010db4 <iNemoEngine_API_Update+0x21d4>
 8011202:	2b00      	cmp	r3, #0
 8011204:	f340 82d0 	ble.w	80117a8 <iNemoEngine_API_Update+0x2bc8>
 8011208:	3b01      	subs	r3, #1
 801120a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801120c:	2300      	movs	r3, #0
 801120e:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 8011212:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 8011216:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 801121a:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 801121e:	f7ff bab8 	b.w	8010792 <iNemoEngine_API_Update+0x1bb2>
 8011222:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011224:	f362 0307 	bfi	r3, r2, #0, #8
 8011228:	f362 230f 	bfi	r3, r2, #8, #8
 801122c:	7bba      	ldrb	r2, [r7, #14]
 801122e:	f88d 2115 	strb.w	r2, [sp, #277]	@ 0x115
 8011232:	f362 4317 	bfi	r3, r2, #16, #8
 8011236:	f362 631f 	bfi	r3, r2, #24, #8
 801123a:	f8cd 3111 	str.w	r3, [sp, #273]	@ 0x111
 801123e:	f7ff ba3a 	b.w	80106b6 <iNemoEngine_API_Update+0x1ad6>
 8011242:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8011246:	2b31      	cmp	r3, #49	@ 0x31
 8011248:	f63f adc3 	bhi.w	8010dd2 <iNemoEngine_API_Update+0x21f2>
 801124c:	3301      	adds	r3, #1
 801124e:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8011252:	2300      	movs	r3, #0
 8011254:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011258:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 801125c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801125e:	2b01      	cmp	r3, #1
 8011260:	f47f adbb 	bne.w	8010dda <iNemoEngine_API_Update+0x21fa>
 8011264:	ed9d 5a90 	vldr	s10, [sp, #576]	@ 0x240
 8011268:	eddd 6a69 	vldr	s13, [sp, #420]	@ 0x1a4
 801126c:	eddd 5a91 	vldr	s11, [sp, #580]	@ 0x244
 8011270:	ed9d 7a6a 	vldr	s14, [sp, #424]	@ 0x1a8
 8011274:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 8011278:	eddd 7a6b 	vldr	s15, [sp, #428]	@ 0x1ac
 801127c:	eef6 4a08 	vmov.f32	s9, #104	@ 0x3f400000  0.750
 8011280:	ee25 5a24 	vmul.f32	s10, s10, s9
 8011284:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8011288:	ee65 5aa4 	vmul.f32	s11, s11, s9
 801128c:	ee37 7a07 	vadd.f32	s14, s14, s14
 8011290:	ee26 6a24 	vmul.f32	s12, s12, s9
 8011294:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8011298:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 801129c:	edcd 6a69 	vstr	s13, [sp, #420]	@ 0x1a4
 80112a0:	edcd 5a91 	vstr	s11, [sp, #580]	@ 0x244
 80112a4:	ed8d 7a6a 	vstr	s14, [sp, #424]	@ 0x1a8
 80112a8:	ed8d 6a92 	vstr	s12, [sp, #584]	@ 0x248
 80112ac:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 80112b0:	e593      	b.n	8010dda <iNemoEngine_API_Update+0x21fa>
 80112b2:	eef1 6a66 	vneg.f32	s13, s13
 80112b6:	f7fe bc48 	b.w	800fb4a <iNemoEngine_API_Update+0xf6a>
 80112ba:	eeb1 5a45 	vneg.f32	s10, s10
 80112be:	f7fe bc20 	b.w	800fb02 <iNemoEngine_API_Update+0xf22>
 80112c2:	f9b7 3974 	ldrsh.w	r3, [r7, #2420]	@ 0x974
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	f341 8083 	ble.w	80123d2 <iNemoEngine_API_Update+0x37f2>
 80112cc:	3b01      	subs	r3, #1
 80112ce:	f8a7 3974 	strh.w	r3, [r7, #2420]	@ 0x974
 80112d2:	f7fd bcac 	b.w	800ec2e <iNemoEngine_API_Update+0x4e>
 80112d6:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 80112da:	ee6a 9a09 	vmul.f32	s19, s20, s18
 80112de:	eee8 7aa8 	vfma.f32	s15, s17, s17
 80112e2:	eee8 9a28 	vfma.f32	s19, s16, s17
 80112e6:	eee8 7a48 	vfms.f32	s15, s16, s16
 80112ea:	eee9 7a49 	vfms.f32	s15, s18, s18
 80112ee:	ee17 0a90 	vmov	r0, s15
 80112f2:	f7ef f8cd 	bl	8000490 <__aeabi_f2d>
 80112f6:	ee79 7aa9 	vadd.f32	s15, s19, s19
 80112fa:	4602      	mov	r2, r0
 80112fc:	460b      	mov	r3, r1
 80112fe:	ee17 0a90 	vmov	r0, s15
 8011302:	ec43 2b18 	vmov	d8, r2, r3
 8011306:	f7ef f8c3 	bl	8000490 <__aeabi_f2d>
 801130a:	eeb0 1a48 	vmov.f32	s2, s16
 801130e:	eef0 1a68 	vmov.f32	s3, s17
 8011312:	ec41 0b10 	vmov	d0, r0, r1
 8011316:	f002 fa01 	bl	801371c <atan2>
 801131a:	a373      	add	r3, pc, #460	@ (adr r3, 80114e8 <iNemoEngine_API_Update+0x2908>)
 801131c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011320:	ec51 0b10 	vmov	r0, r1, d0
 8011324:	f7ef f90c 	bl	8000540 <__aeabi_dmul>
 8011328:	4b72      	ldr	r3, [pc, #456]	@ (80114f4 <iNemoEngine_API_Update+0x2914>)
 801132a:	2200      	movs	r2, #0
 801132c:	f7ee ff50 	bl	80001d0 <__aeabi_dsub>
 8011330:	f7ef fbb6 	bl	8000aa0 <__aeabi_d2f>
 8011334:	ee09 0a90 	vmov	s19, r0
 8011338:	f7fd bd9b 	b.w	800ee72 <iNemoEngine_API_Update+0x292>
 801133c:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 8011340:	ee6a 9a09 	vmul.f32	s19, s20, s18
 8011344:	eee8 7aa8 	vfma.f32	s15, s17, s17
 8011348:	eee8 9a28 	vfma.f32	s19, s16, s17
 801134c:	eee8 7a48 	vfms.f32	s15, s16, s16
 8011350:	eee9 7a49 	vfms.f32	s15, s18, s18
 8011354:	ee17 0a90 	vmov	r0, s15
 8011358:	f7ef f89a 	bl	8000490 <__aeabi_f2d>
 801135c:	ee79 7aa9 	vadd.f32	s15, s19, s19
 8011360:	4602      	mov	r2, r0
 8011362:	460b      	mov	r3, r1
 8011364:	ee17 0a90 	vmov	r0, s15
 8011368:	ec43 2b18 	vmov	d8, r2, r3
 801136c:	f7ef f890 	bl	8000490 <__aeabi_f2d>
 8011370:	eeb0 1a48 	vmov.f32	s2, s16
 8011374:	eef0 1a68 	vmov.f32	s3, s17
 8011378:	ec41 0b10 	vmov	d0, r0, r1
 801137c:	f002 f9ce 	bl	801371c <atan2>
 8011380:	a359      	add	r3, pc, #356	@ (adr r3, 80114e8 <iNemoEngine_API_Update+0x2908>)
 8011382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011386:	ec51 0b10 	vmov	r0, r1, d0
 801138a:	f7ef f8d9 	bl	8000540 <__aeabi_dmul>
 801138e:	4b59      	ldr	r3, [pc, #356]	@ (80114f4 <iNemoEngine_API_Update+0x2914>)
 8011390:	2200      	movs	r2, #0
 8011392:	f7ee ff1f 	bl	80001d4 <__adddf3>
 8011396:	f7ef fb83 	bl	8000aa0 <__aeabi_d2f>
 801139a:	ee09 0a90 	vmov	s19, r0
 801139e:	f7fd bd68 	b.w	800ee72 <iNemoEngine_API_Update+0x292>
 80113a2:	3305      	adds	r3, #5
 80113a4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80113a6:	f7ff b9f4 	b.w	8010792 <iNemoEngine_API_Update+0x1bb2>
 80113aa:	2a00      	cmp	r2, #0
 80113ac:	f43f a9be 	beq.w	801072c <iNemoEngine_API_Update+0x1b4c>
 80113b0:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 80113b4:	ee76 7a45 	vsub.f32	s15, s12, s10
 80113b8:	eeb0 6ae7 	vabs.f32	s12, s15
 80113bc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80113c0:	eeb4 6ac4 	vcmpe.f32	s12, s8
 80113c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113c8:	eef4 7ac5 	vcmpe.f32	s15, s10
 80113cc:	bfb8      	it	lt
 80113ce:	eeb0 6a44 	vmovlt.f32	s12, s8
 80113d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113d6:	ed8d 6a97 	vstr	s12, [sp, #604]	@ 0x25c
 80113da:	f77f a9ae 	ble.w	801073a <iNemoEngine_API_Update+0x1b5a>
 80113de:	ed9d 6a90 	vldr	s12, [sp, #576]	@ 0x240
 80113e2:	ee26 5a06 	vmul.f32	s10, s12, s12
 80113e6:	eeb4 5ae7 	vcmpe.f32	s10, s15
 80113ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113ee:	f57f a9a4 	bpl.w	801073a <iNemoEngine_API_Update+0x1b5a>
 80113f2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80113f6:	ed8d 6a90 	vstr	s12, [sp, #576]	@ 0x240
 80113fa:	ed9d 6a91 	vldr	s12, [sp, #580]	@ 0x244
 80113fe:	ee26 6a27 	vmul.f32	s12, s12, s15
 8011402:	ed8d 6a91 	vstr	s12, [sp, #580]	@ 0x244
 8011406:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 801140a:	ee66 7a27 	vmul.f32	s15, s12, s15
 801140e:	edcd 7a92 	vstr	s15, [sp, #584]	@ 0x248
 8011412:	f7ff b992 	b.w	801073a <iNemoEngine_API_Update+0x1b5a>
 8011416:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 801141a:	eef4 7ac6 	vcmpe.f32	s15, s12
 801141e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011422:	bfc4      	itt	gt
 8011424:	f8ad 3113 	strhgt.w	r3, [sp, #275]	@ 0x113
 8011428:	f88d 3115 	strbgt.w	r3, [sp, #277]	@ 0x115
 801142c:	f7ff b943 	b.w	80106b6 <iNemoEngine_API_Update+0x1ad6>
 8011430:	eddf 9a31 	vldr	s19, [pc, #196]	@ 80114f8 <iNemoEngine_API_Update+0x2918>
 8011434:	eddf 3a31 	vldr	s7, [pc, #196]	@ 80114fc <iNemoEngine_API_Update+0x291c>
 8011438:	eddf 4a31 	vldr	s9, [pc, #196]	@ 8011500 <iNemoEngine_API_Update+0x2920>
 801143c:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 8011504 <iNemoEngine_API_Update+0x2924>
 8011440:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8011508 <iNemoEngine_API_Update+0x2928>
 8011444:	ee68 8aa9 	vmul.f32	s17, s17, s19
 8011448:	f7ff b8c4 	b.w	80105d4 <iNemoEngine_API_Update+0x19f4>
 801144c:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 8011450:	2600      	movs	r6, #0
 8011452:	f7fe bfc0 	b.w	80103d6 <iNemoEngine_API_Update+0x17f6>
 8011456:	ee07 3a90 	vmov	s15, r3
 801145a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801145e:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 801150c <iNemoEngine_API_Update+0x292c>
 8011462:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011466:	f7fd bdc6 	b.w	800eff6 <iNemoEngine_API_Update+0x416>
 801146a:	eddf 9a29 	vldr	s19, [pc, #164]	@ 8011510 <iNemoEngine_API_Update+0x2930>
 801146e:	4a29      	ldr	r2, [pc, #164]	@ (8011514 <iNemoEngine_API_Update+0x2934>)
 8011470:	eef0 8a67 	vmov.f32	s17, s15
 8011474:	f7fd bda3 	b.w	800efbe <iNemoEngine_API_Update+0x3de>
 8011478:	ee78 7a27 	vadd.f32	s15, s16, s15
 801147c:	ee17 0a90 	vmov	r0, s15
 8011480:	f7ef f806 	bl	8000490 <__aeabi_f2d>
 8011484:	ec41 0b10 	vmov	d0, r0, r1
 8011488:	f002 fbba 	bl	8013c00 <floor>
 801148c:	ec51 0b10 	vmov	r0, r1, d0
 8011490:	f7ef fb06 	bl	8000aa0 <__aeabi_d2f>
 8011494:	ee08 0a10 	vmov	s16, r0
 8011498:	f7fe b891 	b.w	800f5be <iNemoEngine_API_Update+0x9de>
 801149c:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 80114a0:	ee17 0a90 	vmov	r0, s15
 80114a4:	f7ee fff4 	bl	8000490 <__aeabi_f2d>
 80114a8:	ec41 0b10 	vmov	d0, r0, r1
 80114ac:	f002 fba8 	bl	8013c00 <floor>
 80114b0:	ec51 0b10 	vmov	r0, r1, d0
 80114b4:	f7ef faf4 	bl	8000aa0 <__aeabi_d2f>
 80114b8:	ee0e 0a90 	vmov	s29, r0
 80114bc:	f7fe b816 	b.w	800f4ec <iNemoEngine_API_Update+0x90c>
 80114c0:	ee78 7a27 	vadd.f32	s15, s16, s15
 80114c4:	ee17 0a90 	vmov	r0, s15
 80114c8:	f7ee ffe2 	bl	8000490 <__aeabi_f2d>
 80114cc:	ec41 0b10 	vmov	d0, r0, r1
 80114d0:	f002 fb96 	bl	8013c00 <floor>
 80114d4:	ec51 0b10 	vmov	r0, r1, d0
 80114d8:	f7ef fae2 	bl	8000aa0 <__aeabi_d2f>
 80114dc:	ee08 0a10 	vmov	s16, r0
 80114e0:	f7fd bfd9 	b.w	800f496 <iNemoEngine_API_Update+0x8b6>
 80114e4:	f3af 8000 	nop.w
 80114e8:	20000000 	.word	0x20000000
 80114ec:	404ca5dc 	.word	0x404ca5dc
 80114f0:	3d088889 	.word	0x3d088889
 80114f4:	40568000 	.word	0x40568000
 80114f8:	43168000 	.word	0x43168000
 80114fc:	391d4951 	.word	0x391d4951
 8011500:	383cbe62 	.word	0x383cbe62
 8011504:	3c75c28f 	.word	0x3c75c28f
 8011508:	469c3e00 	.word	0x469c3e00
 801150c:	3d4ccccd 	.word	0x3d4ccccd
 8011510:	3dcccccd 	.word	0x3dcccccd
 8011514:	3a83126f 	.word	0x3a83126f
 8011518:	ee79 7a27 	vadd.f32	s15, s18, s15
 801151c:	ee17 0a90 	vmov	r0, s15
 8011520:	f7ee ffb6 	bl	8000490 <__aeabi_f2d>
 8011524:	ec41 0b10 	vmov	d0, r0, r1
 8011528:	f002 fb6a 	bl	8013c00 <floor>
 801152c:	ec51 0b10 	vmov	r0, r1, d0
 8011530:	f7ef fab6 	bl	8000aa0 <__aeabi_d2f>
 8011534:	ee09 0a10 	vmov	s18, r0
 8011538:	f7fd bf82 	b.w	800f440 <iNemoEngine_API_Update+0x860>
 801153c:	ee77 7ae3 	vsub.f32	s15, s15, s7
 8011540:	eeb0 3a08 	vmov.f32	s6, #8	@ 0x40400000  3.0
 8011544:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8011548:	eee7 3a83 	vfma.f32	s7, s15, s6
 801154c:	f7fe bf1a 	b.w	8010384 <iNemoEngine_API_Update+0x17a4>
 8011550:	ed97 5a48 	vldr	s10, [r7, #288]	@ 0x120
 8011554:	eeb4 5ac8 	vcmpe.f32	s10, s16
 8011558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801155c:	f340 8722 	ble.w	80123a4 <iNemoEngine_API_Update+0x37c4>
 8011560:	edd7 5a32 	vldr	s11, [r7, #200]	@ 0xc8
 8011564:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 8011568:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801156c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011570:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011574:	f100 87d2 	bmi.w	801251c <iNemoEngine_API_Update+0x393c>
 8011578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801157c:	f141 833e 	bpl.w	8012bfc <iNemoEngine_API_Update+0x401c>
 8011580:	ed97 3a33 	vldr	s6, [r7, #204]	@ 0xcc
 8011584:	edd7 3a35 	vldr	s7, [r7, #212]	@ 0xd4
 8011588:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801158c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011590:	ee78 5a65 	vsub.f32	s11, s16, s11
 8011594:	ee63 5aa5 	vmul.f32	s11, s7, s11
 8011598:	ee85 9aa7 	vdiv.f32	s18, s11, s15
 801159c:	ee39 9a03 	vadd.f32	s18, s18, s6
 80115a0:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 80115a4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80115a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115ac:	f2c1 833e 	blt.w	8012c2c <iNemoEngine_API_Update+0x404c>
 80115b0:	edd7 5a38 	vldr	s11, [r7, #224]	@ 0xe0
 80115b4:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80115b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115bc:	f141 84b3 	bpl.w	8012f26 <iNemoEngine_API_Update+0x4346>
 80115c0:	ed97 3a37 	vldr	s6, [r7, #220]	@ 0xdc
 80115c4:	edd7 3a39 	vldr	s7, [r7, #228]	@ 0xe4
 80115c8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80115cc:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80115d0:	ee78 7a67 	vsub.f32	s15, s16, s15
 80115d4:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80115d8:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 80115dc:	ee39 9a03 	vadd.f32	s18, s18, s6
 80115e0:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 80115e4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80115e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115ec:	f2c1 833e 	blt.w	8012c6c <iNemoEngine_API_Update+0x408c>
 80115f0:	edd7 5a3c 	vldr	s11, [r7, #240]	@ 0xf0
 80115f4:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80115f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115fc:	f141 848c 	bpl.w	8012f18 <iNemoEngine_API_Update+0x4338>
 8011600:	ed97 3a3b 	vldr	s6, [r7, #236]	@ 0xec
 8011604:	edd7 3a3d 	vldr	s7, [r7, #244]	@ 0xf4
 8011608:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801160c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011610:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011614:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011618:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 801161c:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011620:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 8011624:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801162c:	f2c1 833e 	blt.w	8012cac <iNemoEngine_API_Update+0x40cc>
 8011630:	edd7 5a40 	vldr	s11, [r7, #256]	@ 0x100
 8011634:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801163c:	f141 8469 	bpl.w	8012f12 <iNemoEngine_API_Update+0x4332>
 8011640:	ed97 3a3f 	vldr	s6, [r7, #252]	@ 0xfc
 8011644:	edd7 3a41 	vldr	s7, [r7, #260]	@ 0x104
 8011648:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801164c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011650:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011654:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011658:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 801165c:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011660:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 8011664:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801166c:	f2c1 833e 	blt.w	8012cec <iNemoEngine_API_Update+0x410c>
 8011670:	edd7 5a44 	vldr	s11, [r7, #272]	@ 0x110
 8011674:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801167c:	f141 84f1 	bpl.w	8013062 <iNemoEngine_API_Update+0x4482>
 8011680:	ed97 3a43 	vldr	s6, [r7, #268]	@ 0x10c
 8011684:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 8011688:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801168c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011690:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011694:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011698:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 801169c:	ee39 9a03 	vadd.f32	s18, s18, s6
 80116a0:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 80116a4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80116a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116ac:	f6fe acbf 	blt.w	801002e <iNemoEngine_API_Update+0x144e>
 80116b0:	edd7 3a47 	vldr	s7, [r7, #284]	@ 0x11c
 80116b4:	edd7 5a49 	vldr	s11, [r7, #292]	@ 0x124
 80116b8:	ee35 5a67 	vsub.f32	s10, s10, s15
 80116bc:	ee75 5ae3 	vsub.f32	s11, s11, s7
 80116c0:	ee78 7a67 	vsub.f32	s15, s16, s15
 80116c4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80116c8:	ee87 9a85 	vdiv.f32	s18, s15, s10
 80116cc:	ee39 9a23 	vadd.f32	s18, s18, s7
 80116d0:	f7fe bcad 	b.w	801002e <iNemoEngine_API_Update+0x144e>
 80116d4:	ee78 7a27 	vadd.f32	s15, s16, s15
 80116d8:	ee17 0a90 	vmov	r0, s15
 80116dc:	f7ee fed8 	bl	8000490 <__aeabi_f2d>
 80116e0:	ec41 0b10 	vmov	d0, r0, r1
 80116e4:	f002 fa8c 	bl	8013c00 <floor>
 80116e8:	ec51 0b10 	vmov	r0, r1, d0
 80116ec:	f7ef f9d8 	bl	8000aa0 <__aeabi_d2f>
 80116f0:	ee08 0a10 	vmov	s16, r0
 80116f4:	f7fe b878 	b.w	800f7e8 <iNemoEngine_API_Update+0xc08>
 80116f8:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 80116fc:	ee17 0a90 	vmov	r0, s15
 8011700:	f7ee fec6 	bl	8000490 <__aeabi_f2d>
 8011704:	ec41 0b10 	vmov	d0, r0, r1
 8011708:	f002 fa7a 	bl	8013c00 <floor>
 801170c:	ec51 0b10 	vmov	r0, r1, d0
 8011710:	f7ef f9c6 	bl	8000aa0 <__aeabi_d2f>
 8011714:	ee0e 0a90 	vmov	s29, r0
 8011718:	f7fe b83b 	b.w	800f792 <iNemoEngine_API_Update+0xbb2>
 801171c:	ee79 7a27 	vadd.f32	s15, s18, s15
 8011720:	ee17 0a90 	vmov	r0, s15
 8011724:	f7ee feb4 	bl	8000490 <__aeabi_f2d>
 8011728:	ec41 0b10 	vmov	d0, r0, r1
 801172c:	f002 fa68 	bl	8013c00 <floor>
 8011730:	ec51 0b10 	vmov	r0, r1, d0
 8011734:	f7ef f9b4 	bl	8000aa0 <__aeabi_d2f>
 8011738:	ee09 0a10 	vmov	s18, r0
 801173c:	f7fd bf95 	b.w	800f66a <iNemoEngine_API_Update+0xa8a>
 8011740:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8011744:	ee17 0a90 	vmov	r0, s15
 8011748:	f7ee fea2 	bl	8000490 <__aeabi_f2d>
 801174c:	ec41 0b10 	vmov	d0, r0, r1
 8011750:	f002 fa56 	bl	8013c00 <floor>
 8011754:	ec51 0b10 	vmov	r0, r1, d0
 8011758:	f7ef f9a2 	bl	8000aa0 <__aeabi_d2f>
 801175c:	ee0e 0a90 	vmov	s29, r0
 8011760:	f7fd bf58 	b.w	800f614 <iNemoEngine_API_Update+0xa34>
 8011764:	ee79 7a27 	vadd.f32	s15, s18, s15
 8011768:	ee17 0a90 	vmov	r0, s15
 801176c:	f7ee fe90 	bl	8000490 <__aeabi_f2d>
 8011770:	ec41 0b10 	vmov	d0, r0, r1
 8011774:	f002 fa44 	bl	8013c00 <floor>
 8011778:	ec51 0b10 	vmov	r0, r1, d0
 801177c:	f7ef f990 	bl	8000aa0 <__aeabi_d2f>
 8011780:	ee09 0a10 	vmov	s18, r0
 8011784:	f7fd bfda 	b.w	800f73c <iNemoEngine_API_Update+0xb5c>
 8011788:	eef1 8a04 	vmov.f32	s17, #20	@ 0x40a00000  5.0
 801178c:	edd7 9a05 	vldr	s19, [r7, #20]
 8011790:	4ab1      	ldr	r2, [pc, #708]	@ (8011a58 <iNemoEngine_API_Update+0x2e78>)
 8011792:	ee67 8aa8 	vmul.f32	s17, s15, s17
 8011796:	f7fd bc12 	b.w	800efbe <iNemoEngine_API_Update+0x3de>
 801179a:	edd7 9a05 	vldr	s19, [r7, #20]
 801179e:	4aaf      	ldr	r2, [pc, #700]	@ (8011a5c <iNemoEngine_API_Update+0x2e7c>)
 80117a0:	eef0 8a67 	vmov.f32	s17, s15
 80117a4:	f7fd bc0b 	b.w	800efbe <iNemoEngine_API_Update+0x3de>
 80117a8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80117aa:	2a00      	cmp	r2, #0
 80117ac:	dd0c      	ble.n	80117c8 <iNemoEngine_API_Update+0x2be8>
 80117ae:	ed9d 6a03 	vldr	s12, [sp, #12]
 80117b2:	eef5 7a08 	vmov.f32	s15, #88	@ 0x3ec00000  0.375
 80117b6:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80117ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117be:	dd03      	ble.n	80117c8 <iNemoEngine_API_Update+0x2be8>
 80117c0:	3a01      	subs	r2, #1
 80117c2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80117c4:	f7fe bfe5 	b.w	8010792 <iNemoEngine_API_Update+0x1bb2>
 80117c8:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 80117cc:	eddd 5a0c 	vldr	s11, [sp, #48]	@ 0x30
 80117d0:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80117d4:	ee26 6a27 	vmul.f32	s12, s12, s15
 80117d8:	eef4 5ac6 	vcmpe.f32	s11, s12
 80117dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117e0:	f57e afd7 	bpl.w	8010792 <iNemoEngine_API_Update+0x1bb2>
 80117e4:	ed9d 6a13 	vldr	s12, [sp, #76]	@ 0x4c
 80117e8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80117ec:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 80117f0:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80117f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117f8:	f57e afcb 	bpl.w	8010792 <iNemoEngine_API_Update+0x1bb2>
 80117fc:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 8011800:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 8011804:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8011808:	eeb4 6ae7 	vcmpe.f32	s12, s15
 801180c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011810:	f341 83ac 	ble.w	8012f6c <iNemoEngine_API_Update+0x438c>
 8011814:	3303      	adds	r3, #3
 8011816:	e4f8      	b.n	801120a <iNemoEngine_API_Update+0x262a>
 8011818:	ed9f 6a91 	vldr	s12, [pc, #580]	@ 8011a60 <iNemoEngine_API_Update+0x2e80>
 801181c:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011824:	f57e ae8e 	bpl.w	8010544 <iNemoEngine_API_Update+0x1964>
 8011828:	ed9f 6a8e 	vldr	s12, [pc, #568]	@ 8011a64 <iNemoEngine_API_Update+0x2e84>
 801182c:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011834:	f280 80b5 	bge.w	80119a2 <iNemoEngine_API_Update+0x2dc2>
 8011838:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 801183c:	ed9f 5a8a 	vldr	s10, [pc, #552]	@ 8011a68 <iNemoEngine_API_Update+0x2e88>
 8011840:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011848:	f280 80bd 	bge.w	80119c6 <iNemoEngine_API_Update+0x2de6>
 801184c:	ed9f 5a87 	vldr	s10, [pc, #540]	@ 8011a6c <iNemoEngine_API_Update+0x2e8c>
 8011850:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011858:	f280 80c7 	bge.w	80119ea <iNemoEngine_API_Update+0x2e0a>
 801185c:	ed9f 5a84 	vldr	s10, [pc, #528]	@ 8011a70 <iNemoEngine_API_Update+0x2e90>
 8011860:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011868:	f280 80d1 	bge.w	8011a0e <iNemoEngine_API_Update+0x2e2e>
 801186c:	ed9f 5a81 	vldr	s10, [pc, #516]	@ 8011a74 <iNemoEngine_API_Update+0x2e94>
 8011870:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011878:	f280 80db 	bge.w	8011a32 <iNemoEngine_API_Update+0x2e52>
 801187c:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 8011880:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011888:	db09      	blt.n	801189e <iNemoEngine_API_Update+0x2cbe>
 801188a:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 801188e:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011892:	eddf 4a79 	vldr	s9, [pc, #484]	@ 8011a78 <iNemoEngine_API_Update+0x2e98>
 8011896:	ed9f 6a79 	vldr	s12, [pc, #484]	@ 8011a7c <iNemoEngine_API_Update+0x2e9c>
 801189a:	eea5 6a24 	vfma.f32	s12, s10, s9
 801189e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 80118a2:	ee76 4a24 	vadd.f32	s9, s12, s9
 80118a6:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 80118aa:	ee84 5a24 	vdiv.f32	s10, s8, s9
 80118ae:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 8011a64 <iNemoEngine_API_Update+0x2e84>
 80118b2:	ed9f 3a73 	vldr	s6, [pc, #460]	@ 8011a80 <iNemoEngine_API_Update+0x2ea0>
 80118b6:	ed9f 4a6a 	vldr	s8, [pc, #424]	@ 8011a60 <iNemoEngine_API_Update+0x2e80>
 80118ba:	eeb4 5ae4 	vcmpe.f32	s10, s9
 80118be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118c2:	bfb8      	it	lt
 80118c4:	eeb0 5a64 	vmovlt.f32	s10, s9
 80118c8:	eef4 7ac3 	vcmpe.f32	s15, s6
 80118cc:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 8011a84 <iNemoEngine_API_Update+0x2ea4>
 80118d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118d4:	ee65 4a24 	vmul.f32	s9, s10, s9
 80118d8:	ee65 3a04 	vmul.f32	s7, s10, s8
 80118dc:	f141 810f 	bpl.w	8012afe <iNemoEngine_API_Update+0x3f1e>
 80118e0:	eef4 7ac4 	vcmpe.f32	s15, s8
 80118e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118e8:	f2c1 810f 	blt.w	8012b0a <iNemoEngine_API_Update+0x3f2a>
 80118ec:	ed9f 4a5d 	vldr	s8, [pc, #372]	@ 8011a64 <iNemoEngine_API_Update+0x2e84>
 80118f0:	eef4 7ac4 	vcmpe.f32	s15, s8
 80118f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118f8:	f141 8112 	bpl.w	8012b20 <iNemoEngine_API_Update+0x3f40>
 80118fc:	ed9f 4a58 	vldr	s8, [pc, #352]	@ 8011a60 <iNemoEngine_API_Update+0x2e80>
 8011900:	ed9f 3a61 	vldr	s6, [pc, #388]	@ 8011a88 <iNemoEngine_API_Update+0x2ea8>
 8011904:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011908:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 801190c:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011910:	ed9f 4a55 	vldr	s8, [pc, #340]	@ 8011a68 <iNemoEngine_API_Update+0x2e88>
 8011914:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801191c:	f2c1 8112 	blt.w	8012b44 <iNemoEngine_API_Update+0x3f64>
 8011920:	ed9f 4a52 	vldr	s8, [pc, #328]	@ 8011a6c <iNemoEngine_API_Update+0x2e8c>
 8011924:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801192c:	f141 8112 	bpl.w	8012b54 <iNemoEngine_API_Update+0x3f74>
 8011930:	ed9f 4a4d 	vldr	s8, [pc, #308]	@ 8011a68 <iNemoEngine_API_Update+0x2e88>
 8011934:	ed9f 3a55 	vldr	s6, [pc, #340]	@ 8011a8c <iNemoEngine_API_Update+0x2eac>
 8011938:	eddf 9a55 	vldr	s19, [pc, #340]	@ 8011a90 <iNemoEngine_API_Update+0x2eb0>
 801193c:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011940:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011944:	ed9f 4a4a 	vldr	s8, [pc, #296]	@ 8011a70 <iNemoEngine_API_Update+0x2e90>
 8011948:	eef4 7ac4 	vcmpe.f32	s15, s8
 801194c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011950:	f2c1 8112 	blt.w	8012b78 <iNemoEngine_API_Update+0x3f98>
 8011954:	ed9f 4a47 	vldr	s8, [pc, #284]	@ 8011a74 <iNemoEngine_API_Update+0x2e94>
 8011958:	eef4 7ac4 	vcmpe.f32	s15, s8
 801195c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011960:	f141 8112 	bpl.w	8012b88 <iNemoEngine_API_Update+0x3fa8>
 8011964:	ed9f 4a42 	vldr	s8, [pc, #264]	@ 8011a70 <iNemoEngine_API_Update+0x2e90>
 8011968:	ed9f 3a4a 	vldr	s6, [pc, #296]	@ 8011a94 <iNemoEngine_API_Update+0x2eb4>
 801196c:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011970:	eef7 9a0c 	vmov.f32	s19, #124	@ 0x3fe00000  1.750
 8011974:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011978:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 801197c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011984:	db09      	blt.n	801199a <iNemoEngine_API_Update+0x2dba>
 8011986:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 801198a:	ee37 4ac4 	vsub.f32	s8, s15, s8
 801198e:	ed9f 3a42 	vldr	s6, [pc, #264]	@ 8011a98 <iNemoEngine_API_Update+0x2eb8>
 8011992:	eddf 9a42 	vldr	s19, [pc, #264]	@ 8011a9c <iNemoEngine_API_Update+0x2ebc>
 8011996:	eee4 9a03 	vfma.f32	s19, s8, s6
 801199a:	ee68 8aa9 	vmul.f32	s17, s17, s19
 801199e:	f7fe be19 	b.w	80105d4 <iNemoEngine_API_Update+0x19f4>
 80119a2:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8011a68 <iNemoEngine_API_Update+0x2e88>
 80119a6:	eef4 7ac6 	vcmpe.f32	s15, s12
 80119aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119ae:	d50a      	bpl.n	80119c6 <iNemoEngine_API_Update+0x2de6>
 80119b0:	ed9f 5a2c 	vldr	s10, [pc, #176]	@ 8011a64 <iNemoEngine_API_Update+0x2e84>
 80119b4:	eddf 4a3a 	vldr	s9, [pc, #232]	@ 8011aa0 <iNemoEngine_API_Update+0x2ec0>
 80119b8:	ed9f 6a3a 	vldr	s12, [pc, #232]	@ 8011aa4 <iNemoEngine_API_Update+0x2ec4>
 80119bc:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80119c0:	eea5 6a24 	vfma.f32	s12, s10, s9
 80119c4:	e742      	b.n	801184c <iNemoEngine_API_Update+0x2c6c>
 80119c6:	ed9f 6a29 	vldr	s12, [pc, #164]	@ 8011a6c <iNemoEngine_API_Update+0x2e8c>
 80119ca:	eef4 7ac6 	vcmpe.f32	s15, s12
 80119ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119d2:	d50a      	bpl.n	80119ea <iNemoEngine_API_Update+0x2e0a>
 80119d4:	ed9f 5a24 	vldr	s10, [pc, #144]	@ 8011a68 <iNemoEngine_API_Update+0x2e88>
 80119d8:	eddf 4a33 	vldr	s9, [pc, #204]	@ 8011aa8 <iNemoEngine_API_Update+0x2ec8>
 80119dc:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80119e0:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80119e4:	eea5 6a24 	vfma.f32	s12, s10, s9
 80119e8:	e738      	b.n	801185c <iNemoEngine_API_Update+0x2c7c>
 80119ea:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8011a70 <iNemoEngine_API_Update+0x2e90>
 80119ee:	eef4 7ac6 	vcmpe.f32	s15, s12
 80119f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119f6:	d50a      	bpl.n	8011a0e <iNemoEngine_API_Update+0x2e2e>
 80119f8:	ed9f 5a1c 	vldr	s10, [pc, #112]	@ 8011a6c <iNemoEngine_API_Update+0x2e8c>
 80119fc:	eddf 4a2b 	vldr	s9, [pc, #172]	@ 8011aac <iNemoEngine_API_Update+0x2ecc>
 8011a00:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011a04:	eeb1 6a04 	vmov.f32	s12, #20	@ 0x40a00000  5.0
 8011a08:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011a0c:	e72e      	b.n	801186c <iNemoEngine_API_Update+0x2c8c>
 8011a0e:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8011a74 <iNemoEngine_API_Update+0x2e94>
 8011a12:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a1a:	d50a      	bpl.n	8011a32 <iNemoEngine_API_Update+0x2e52>
 8011a1c:	ed9f 5a14 	vldr	s10, [pc, #80]	@ 8011a70 <iNemoEngine_API_Update+0x2e90>
 8011a20:	eddf 4a23 	vldr	s9, [pc, #140]	@ 8011ab0 <iNemoEngine_API_Update+0x2ed0>
 8011a24:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011a28:	eeb2 6a0a 	vmov.f32	s12, #42	@ 0x41500000  13.0
 8011a2c:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011a30:	e724      	b.n	801187c <iNemoEngine_API_Update+0x2c9c>
 8011a32:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8011a36:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a3e:	f57f af24 	bpl.w	801188a <iNemoEngine_API_Update+0x2caa>
 8011a42:	ed9f 5a0c 	vldr	s10, [pc, #48]	@ 8011a74 <iNemoEngine_API_Update+0x2e94>
 8011a46:	eddf 4a1b 	vldr	s9, [pc, #108]	@ 8011ab4 <iNemoEngine_API_Update+0x2ed4>
 8011a4a:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 8011ab8 <iNemoEngine_API_Update+0x2ed8>
 8011a4e:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011a52:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011a56:	e722      	b.n	801189e <iNemoEngine_API_Update+0x2cbe>
 8011a58:	3727c5ac 	.word	0x3727c5ac
 8011a5c:	3ac49ba6 	.word	0x3ac49ba6
 8011a60:	3c23d70a 	.word	0x3c23d70a
 8011a64:	3c75c28f 	.word	0x3c75c28f
 8011a68:	3cf5c28f 	.word	0x3cf5c28f
 8011a6c:	3d4ccccd 	.word	0x3d4ccccd
 8011a70:	3dcccccd 	.word	0x3dcccccd
 8011a74:	3e4ccccd 	.word	0x3e4ccccd
 8011a78:	47179000 	.word	0x47179000
 8011a7c:	4415c000 	.word	0x4415c000
 8011a80:	3ba3d70a 	.word	0x3ba3d70a
 8011a84:	3b449ba6 	.word	0x3b449ba6
 8011a88:	411ffff6 	.word	0x411ffff6
 8011a8c:	418c0000 	.word	0x418c0000
 8011a90:	3f933333 	.word	0x3f933333
 8011a94:	42af0000 	.word	0x42af0000
 8011a98:	43480000 	.word	0x43480000
 8011a9c:	424a0000 	.word	0x424a0000
 8011aa0:	41d55556 	.word	0x41d55556
 8011aa4:	3fcccccd 	.word	0x3fcccccd
 8011aa8:	4315ffff 	.word	0x4315ffff
 8011aac:	43200000 	.word	0x43200000
 8011ab0:	44848000 	.word	0x44848000
 8011ab4:	44c80000 	.word	0x44c80000
 8011ab8:	42ee0000 	.word	0x42ee0000
 8011abc:	2000      	movs	r0, #0
 8011abe:	f887 0318 	strb.w	r0, [r7, #792]	@ 0x318
 8011ac2:	f207 40b4 	addw	r0, r7, #1204	@ 0x4b4
 8011ac6:	49d7      	ldr	r1, [pc, #860]	@ (8011e24 <iNemoEngine_API_Update+0x3244>)
 8011ac8:	6001      	str	r1, [r0, #0]
 8011aca:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 8011ace:	f207 6124 	addw	r1, r7, #1572	@ 0x624
 8011ad2:	4ad5      	ldr	r2, [pc, #852]	@ (8011e28 <iNemoEngine_API_Update+0x3248>)
 8011ad4:	4bd5      	ldr	r3, [pc, #852]	@ (8011e2c <iNemoEngine_API_Update+0x324c>)
 8011ad6:	600a      	str	r2, [r1, #0]
 8011ad8:	f8cb 3000 	str.w	r3, [fp]
 8011adc:	f897 64b1 	ldrb.w	r6, [r7, #1201]	@ 0x4b1
 8011ae0:	9005      	str	r0, [sp, #20]
 8011ae2:	9106      	str	r1, [sp, #24]
 8011ae4:	2e00      	cmp	r6, #0
 8011ae6:	f001 82f7 	beq.w	80130d8 <iNemoEngine_API_Update+0x44f8>
 8011aea:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8011e30 <iNemoEngine_API_Update+0x3250>
 8011aee:	ee69 da27 	vmul.f32	s27, s18, s15
 8011af2:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8011af6:	ee28 ea27 	vmul.f32	s28, s16, s15
 8011afa:	ee6e aaa7 	vmul.f32	s21, s29, s15
 8011afe:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8011b02:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 8011b06:	ee17 0a90 	vmov	r0, s15
 8011b0a:	f7ee fcc1 	bl	8000490 <__aeabi_f2d>
 8011b0e:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8011b12:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8011b16:	ee17 0a90 	vmov	r0, s15
 8011b1a:	f7ee fcb9 	bl	8000490 <__aeabi_f2d>
 8011b1e:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8011b22:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8011b26:	ee17 0a90 	vmov	r0, s15
 8011b2a:	f7ee fcb1 	bl	8000490 <__aeabi_f2d>
 8011b2e:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8011b32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011b36:	ee17 0a90 	vmov	r0, s15
 8011b3a:	f7ee fca9 	bl	8000490 <__aeabi_f2d>
 8011b3e:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8011b42:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8011b46:	ee17 0a90 	vmov	r0, s15
 8011b4a:	f7ee fca1 	bl	8000490 <__aeabi_f2d>
 8011b4e:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8011b52:	4602      	mov	r2, r0
 8011b54:	460b      	mov	r3, r1
 8011b56:	ee17 0a90 	vmov	r0, s15
 8011b5a:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8011b5e:	f7ee fc97 	bl	8000490 <__aeabi_f2d>
 8011b62:	230c      	movs	r3, #12
 8011b64:	eef0 7aea 	vabs.f32	s15, s21
 8011b68:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8011b6c:	eddf 9ab1 	vldr	s19, [pc, #708]	@ 8011e34 <iNemoEngine_API_Update+0x3254>
 8011b70:	edcd 7a03 	vstr	s15, [sp, #12]
 8011b74:	fb13 5606 	smlabb	r6, r3, r6, r5
 8011b78:	f04f 4900 	mov.w	r9, #2147483648	@ 0x80000000
 8011b7c:	eef0 caed 	vabs.f32	s25, s27
 8011b80:	eeb0 bace 	vabs.f32	s22, s28
 8011b84:	46aa      	mov	sl, r5
 8011b86:	e060      	b.n	8011c4a <iNemoEngine_API_Update+0x306a>
 8011b88:	eddf 7aab 	vldr	s15, [pc, #684]	@ 8011e38 <iNemoEngine_API_Update+0x3258>
 8011b8c:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8011b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b94:	f280 815a 	bge.w	8011e4c <iNemoEngine_API_Update+0x326c>
 8011b98:	eddf 7aa8 	vldr	s15, [pc, #672]	@ 8011e3c <iNemoEngine_API_Update+0x325c>
 8011b9c:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8011ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ba4:	f300 816a 	bgt.w	8011e7c <iNemoEngine_API_Update+0x329c>
 8011ba8:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011bac:	f001 ffac 	bl	8013b08 <ceil>
 8011bb0:	ec51 0b10 	vmov	r0, r1, d0
 8011bb4:	f7ee ff74 	bl	8000aa0 <__aeabi_d2f>
 8011bb8:	4603      	mov	r3, r0
 8011bba:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bc2:	f8ca 3000 	str.w	r3, [sl]
 8011bc6:	d54e      	bpl.n	8011c66 <iNemoEngine_API_Update+0x3086>
 8011bc8:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 8011e38 <iNemoEngine_API_Update+0x3258>
 8011bcc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bd4:	f280 811b 	bge.w	8011e0e <iNemoEngine_API_Update+0x322e>
 8011bd8:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8011e3c <iNemoEngine_API_Update+0x325c>
 8011bdc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011be4:	f300 8148 	bgt.w	8011e78 <iNemoEngine_API_Update+0x3298>
 8011be8:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 8011bec:	f001 ff8c 	bl	8013b08 <ceil>
 8011bf0:	ec51 0b10 	vmov	r0, r1, d0
 8011bf4:	f7ee ff54 	bl	8000aa0 <__aeabi_d2f>
 8011bf8:	4603      	mov	r3, r0
 8011bfa:	eddd 7a03 	vldr	s15, [sp, #12]
 8011bfe:	f8ca 3004 	str.w	r3, [sl, #4]
 8011c02:	eef4 7ae9 	vcmpe.f32	s15, s19
 8011c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c0a:	d52f      	bpl.n	8011c6c <iNemoEngine_API_Update+0x308c>
 8011c0c:	eddf 7a8a 	vldr	s15, [pc, #552]	@ 8011e38 <iNemoEngine_API_Update+0x3258>
 8011c10:	eef4 eae7 	vcmpe.f32	s29, s15
 8011c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c18:	f280 8122 	bge.w	8011e60 <iNemoEngine_API_Update+0x3280>
 8011c1c:	eddf 7a87 	vldr	s15, [pc, #540]	@ 8011e3c <iNemoEngine_API_Update+0x325c>
 8011c20:	eef4 eae7 	vcmpe.f32	s29, s15
 8011c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c28:	f300 8124 	bgt.w	8011e74 <iNemoEngine_API_Update+0x3294>
 8011c2c:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8011c30:	f001 ff6a 	bl	8013b08 <ceil>
 8011c34:	ec51 0b10 	vmov	r0, r1, d0
 8011c38:	f7ee ff32 	bl	8000aa0 <__aeabi_d2f>
 8011c3c:	4603      	mov	r3, r0
 8011c3e:	f8ca 3008 	str.w	r3, [sl, #8]
 8011c42:	f10a 0a0c 	add.w	sl, sl, #12
 8011c46:	45b2      	cmp	sl, r6
 8011c48:	d018      	beq.n	8011c7c <iNemoEngine_API_Update+0x309c>
 8011c4a:	eef4 cae9 	vcmpe.f32	s25, s19
 8011c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c52:	d499      	bmi.n	8011b88 <iNemoEngine_API_Update+0x2fa8>
 8011c54:	ee1d 3a90 	vmov	r3, s27
 8011c58:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c60:	f8ca 3000 	str.w	r3, [sl]
 8011c64:	d4b0      	bmi.n	8011bc8 <iNemoEngine_API_Update+0x2fe8>
 8011c66:	ee1e 3a10 	vmov	r3, s28
 8011c6a:	e7c6      	b.n	8011bfa <iNemoEngine_API_Update+0x301a>
 8011c6c:	ee1a 3a90 	vmov	r3, s21
 8011c70:	f10a 0a0c 	add.w	sl, sl, #12
 8011c74:	f84a 3c04 	str.w	r3, [sl, #-4]
 8011c78:	45b2      	cmp	sl, r6
 8011c7a:	d1e6      	bne.n	8011c4a <iNemoEngine_API_Update+0x306a>
 8011c7c:	f897 a621 	ldrb.w	sl, [r7, #1569]	@ 0x621
 8011c80:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8011c84:	f1ba 0f00 	cmp.w	sl, #0
 8011c88:	f000 81ff 	beq.w	801208a <iNemoEngine_API_Update+0x34aa>
 8011c8c:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 8011e40 <iNemoEngine_API_Update+0x3260>
 8011c90:	ee6c da27 	vmul.f32	s27, s24, s15
 8011c94:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8011c98:	ee2d ea27 	vmul.f32	s28, s26, s15
 8011c9c:	ee6b aaa7 	vmul.f32	s21, s23, s15
 8011ca0:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8011ca4:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8011ca8:	ee17 0a90 	vmov	r0, s15
 8011cac:	f7ee fbf0 	bl	8000490 <__aeabi_f2d>
 8011cb0:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8011cb4:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8011cb8:	ee17 0a90 	vmov	r0, s15
 8011cbc:	f7ee fbe8 	bl	8000490 <__aeabi_f2d>
 8011cc0:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8011cc4:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8011cc8:	ee17 0a90 	vmov	r0, s15
 8011ccc:	f7ee fbe0 	bl	8000490 <__aeabi_f2d>
 8011cd0:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8011cd4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011cd8:	ee17 0a90 	vmov	r0, s15
 8011cdc:	f7ee fbd8 	bl	8000490 <__aeabi_f2d>
 8011ce0:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8011ce4:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8011ce8:	ee17 0a90 	vmov	r0, s15
 8011cec:	f7ee fbd0 	bl	8000490 <__aeabi_f2d>
 8011cf0:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8011cf4:	4602      	mov	r2, r0
 8011cf6:	460b      	mov	r3, r1
 8011cf8:	ee17 0a90 	vmov	r0, s15
 8011cfc:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8011d00:	f7ee fbc6 	bl	8000490 <__aeabi_f2d>
 8011d04:	230c      	movs	r3, #12
 8011d06:	eef0 7aea 	vabs.f32	s15, s21
 8011d0a:	fb13 690a 	smlabb	r9, r3, sl, r6
 8011d0e:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8011d12:	eddf 9a48 	vldr	s19, [pc, #288]	@ 8011e34 <iNemoEngine_API_Update+0x3254>
 8011d16:	edcd 7a03 	vstr	s15, [sp, #12]
 8011d1a:	eef0 caed 	vabs.f32	s25, s27
 8011d1e:	eeb0 bace 	vabs.f32	s22, s28
 8011d22:	46b2      	mov	sl, r6
 8011d24:	e062      	b.n	8011dec <iNemoEngine_API_Update+0x320c>
 8011d26:	eddf 7a47 	vldr	s15, [pc, #284]	@ 8011e44 <iNemoEngine_API_Update+0x3264>
 8011d2a:	eeb4 cae7 	vcmpe.f32	s24, s15
 8011d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d32:	f280 82d3 	bge.w	80122dc <iNemoEngine_API_Update+0x36fc>
 8011d36:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8011e48 <iNemoEngine_API_Update+0x3268>
 8011d3a:	eeb4 cae7 	vcmpe.f32	s24, s15
 8011d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d42:	f300 82e5 	bgt.w	8012310 <iNemoEngine_API_Update+0x3730>
 8011d46:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011d4a:	f001 fedd 	bl	8013b08 <ceil>
 8011d4e:	ec51 0b10 	vmov	r0, r1, d0
 8011d52:	f7ee fea5 	bl	8000aa0 <__aeabi_d2f>
 8011d56:	4603      	mov	r3, r0
 8011d58:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d60:	f8ca 3000 	str.w	r3, [sl]
 8011d64:	d550      	bpl.n	8011e08 <iNemoEngine_API_Update+0x3228>
 8011d66:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8011e44 <iNemoEngine_API_Update+0x3264>
 8011d6a:	eeb4 dae7 	vcmpe.f32	s26, s15
 8011d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d72:	f280 82a9 	bge.w	80122c8 <iNemoEngine_API_Update+0x36e8>
 8011d76:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8011e48 <iNemoEngine_API_Update+0x3268>
 8011d7a:	eeb4 dae7 	vcmpe.f32	s26, s15
 8011d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d82:	f300 82c2 	bgt.w	801230a <iNemoEngine_API_Update+0x372a>
 8011d86:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 8011d8a:	f001 febd 	bl	8013b08 <ceil>
 8011d8e:	ec51 0b10 	vmov	r0, r1, d0
 8011d92:	f7ee fe85 	bl	8000aa0 <__aeabi_d2f>
 8011d96:	4603      	mov	r3, r0
 8011d98:	eddd 7a03 	vldr	s15, [sp, #12]
 8011d9c:	f8ca 3004 	str.w	r3, [sl, #4]
 8011da0:	eef4 7ae9 	vcmpe.f32	s15, s19
 8011da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011da8:	f140 8166 	bpl.w	8012078 <iNemoEngine_API_Update+0x3498>
 8011dac:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8011e44 <iNemoEngine_API_Update+0x3264>
 8011db0:	eef4 bae7 	vcmpe.f32	s23, s15
 8011db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011db8:	f280 829a 	bge.w	80122f0 <iNemoEngine_API_Update+0x3710>
 8011dbc:	eddf 7a22 	vldr	s15, [pc, #136]	@ 8011e48 <iNemoEngine_API_Update+0x3268>
 8011dc0:	eef4 bae7 	vcmpe.f32	s23, s15
 8011dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dc8:	f300 829c 	bgt.w	8012304 <iNemoEngine_API_Update+0x3724>
 8011dcc:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8011dd0:	f001 fe9a 	bl	8013b08 <ceil>
 8011dd4:	ec51 0b10 	vmov	r0, r1, d0
 8011dd8:	f7ee fe62 	bl	8000aa0 <__aeabi_d2f>
 8011ddc:	4603      	mov	r3, r0
 8011dde:	f8ca 3008 	str.w	r3, [sl, #8]
 8011de2:	f10a 0a0c 	add.w	sl, sl, #12
 8011de6:	45ca      	cmp	sl, r9
 8011de8:	f000 814f 	beq.w	801208a <iNemoEngine_API_Update+0x34aa>
 8011dec:	eef4 cae9 	vcmpe.f32	s25, s19
 8011df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011df4:	d497      	bmi.n	8011d26 <iNemoEngine_API_Update+0x3146>
 8011df6:	ee1d 3a90 	vmov	r3, s27
 8011dfa:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e02:	f8ca 3000 	str.w	r3, [sl]
 8011e06:	d4ae      	bmi.n	8011d66 <iNemoEngine_API_Update+0x3186>
 8011e08:	ee1e 3a10 	vmov	r3, s28
 8011e0c:	e7c4      	b.n	8011d98 <iNemoEngine_API_Update+0x31b8>
 8011e0e:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8011e12:	f001 fef5 	bl	8013c00 <floor>
 8011e16:	ec51 0b10 	vmov	r0, r1, d0
 8011e1a:	f7ee fe41 	bl	8000aa0 <__aeabi_d2f>
 8011e1e:	4603      	mov	r3, r0
 8011e20:	e6eb      	b.n	8011bfa <iNemoEngine_API_Update+0x301a>
 8011e22:	bf00      	nop
 8011e24:	3a7001e0 	.word	0x3a7001e0
 8011e28:	3a000100 	.word	0x3a000100
 8011e2c:	3a8c0118 	.word	0x3a8c0118
 8011e30:	44888777 	.word	0x44888777
 8011e34:	4b000000 	.word	0x4b000000
 8011e38:	39f001e1 	.word	0x39f001e1
 8011e3c:	b9f001e1 	.word	0xb9f001e1
 8011e40:	44fffe00 	.word	0x44fffe00
 8011e44:	39800100 	.word	0x39800100
 8011e48:	b9800100 	.word	0xb9800100
 8011e4c:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8011e50:	f001 fed6 	bl	8013c00 <floor>
 8011e54:	ec51 0b10 	vmov	r0, r1, d0
 8011e58:	f7ee fe22 	bl	8000aa0 <__aeabi_d2f>
 8011e5c:	4603      	mov	r3, r0
 8011e5e:	e6ac      	b.n	8011bba <iNemoEngine_API_Update+0x2fda>
 8011e60:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 8011e64:	f001 fecc 	bl	8013c00 <floor>
 8011e68:	ec51 0b10 	vmov	r0, r1, d0
 8011e6c:	f7ee fe18 	bl	8000aa0 <__aeabi_d2f>
 8011e70:	4603      	mov	r3, r0
 8011e72:	e6e4      	b.n	8011c3e <iNemoEngine_API_Update+0x305e>
 8011e74:	464b      	mov	r3, r9
 8011e76:	e6e2      	b.n	8011c3e <iNemoEngine_API_Update+0x305e>
 8011e78:	464b      	mov	r3, r9
 8011e7a:	e6be      	b.n	8011bfa <iNemoEngine_API_Update+0x301a>
 8011e7c:	464b      	mov	r3, r9
 8011e7e:	e69c      	b.n	8011bba <iNemoEngine_API_Update+0x2fda>
 8011e80:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8011e84:	4bb1      	ldr	r3, [pc, #708]	@ (801214c <iNemoEngine_API_Update+0x356c>)
 8011e86:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8011e8a:	2100      	movs	r1, #0
 8011e8c:	f8c7 51cc 	str.w	r5, [r7, #460]	@ 0x1cc
 8011e90:	f8c7 51d0 	str.w	r5, [r7, #464]	@ 0x1d0
 8011e94:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 8011e98:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8011e9c:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 8011ea0:	f001 fbfc 	bl	801369c <memset>
 8011ea4:	ed97 6a02 	vldr	s12, [r7, #8]
 8011ea8:	eddf 7aa9 	vldr	s15, [pc, #676]	@ 8012150 <iNemoEngine_API_Update+0x3570>
 8011eac:	eddf 5aa9 	vldr	s11, [pc, #676]	@ 8012154 <iNemoEngine_API_Update+0x3574>
 8011eb0:	ed9f 5aa9 	vldr	s10, [pc, #676]	@ 8012158 <iNemoEngine_API_Update+0x3578>
 8011eb4:	eddf 3aa9 	vldr	s7, [pc, #676]	@ 801215c <iNemoEngine_API_Update+0x357c>
 8011eb8:	ed9f 4aa9 	vldr	s8, [pc, #676]	@ 8012160 <iNemoEngine_API_Update+0x3580>
 8011ebc:	f8c7 50c4 	str.w	r5, [r7, #196]	@ 0xc4
 8011ec0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011ec4:	2300      	movs	r3, #0
 8011ec6:	edc7 7a34 	vstr	s15, [r7, #208]	@ 0xd0
 8011eca:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8012164 <iNemoEngine_API_Update+0x3584>
 8011ece:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8011ed2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011ed6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8011eda:	edc7 7a4e 	vstr	s15, [r7, #312]	@ 0x138
 8011ede:	eddf 7aa2 	vldr	s15, [pc, #648]	@ 8012168 <iNemoEngine_API_Update+0x3588>
 8011ee2:	4ba2      	ldr	r3, [pc, #648]	@ (801216c <iNemoEngine_API_Update+0x358c>)
 8011ee4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8011ee8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011eec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8011ef0:	edc7 7a50 	vstr	s15, [r7, #320]	@ 0x140
 8011ef4:	eddf 7a9e 	vldr	s15, [pc, #632]	@ 8012170 <iNemoEngine_API_Update+0x3590>
 8011ef8:	4b9e      	ldr	r3, [pc, #632]	@ (8012174 <iNemoEngine_API_Update+0x3594>)
 8011efa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8011efe:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011f02:	4b9d      	ldr	r3, [pc, #628]	@ (8012178 <iNemoEngine_API_Update+0x3598>)
 8011f04:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
 8011f08:	eddf 7a9c 	vldr	s15, [pc, #624]	@ 801217c <iNemoEngine_API_Update+0x359c>
 8011f0c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8011f10:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011f14:	4b9a      	ldr	r3, [pc, #616]	@ (8012180 <iNemoEngine_API_Update+0x35a0>)
 8011f16:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148
 8011f1a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8011f1e:	eddf 7a99 	vldr	s15, [pc, #612]	@ 8012184 <iNemoEngine_API_Update+0x35a4>
 8011f22:	4b99      	ldr	r3, [pc, #612]	@ (8012188 <iNemoEngine_API_Update+0x35a8>)
 8011f24:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8011f28:	4b98      	ldr	r3, [pc, #608]	@ (801218c <iNemoEngine_API_Update+0x35ac>)
 8011f2a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8011f2e:	ee66 5a25 	vmul.f32	s11, s12, s11
 8011f32:	4b97      	ldr	r3, [pc, #604]	@ (8012190 <iNemoEngine_API_Update+0x35b0>)
 8011f34:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8011f38:	ee26 5a05 	vmul.f32	s10, s12, s10
 8011f3c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011f40:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8011f44:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8011f48:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8011f4c:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8011f50:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8011f54:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 8011f58:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 8011f5c:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8011f60:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011f64:	f8c7 512c 	str.w	r5, [r7, #300]	@ 0x12c
 8011f68:	f8c7 50cc 	str.w	r5, [r7, #204]	@ 0xcc
 8011f6c:	f8c7 5134 	str.w	r5, [r7, #308]	@ 0x134
 8011f70:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8
 8011f74:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8012194 <iNemoEngine_API_Update+0x35b4>
 8011f78:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8012198 <iNemoEngine_API_Update+0x35b8>
 8011f7c:	eddf 7a87 	vldr	s15, [pc, #540]	@ 801219c <iNemoEngine_API_Update+0x35bc>
 8011f80:	eddf 4a87 	vldr	s9, [pc, #540]	@ 80121a0 <iNemoEngine_API_Update+0x35c0>
 8011f84:	edc7 5a32 	vstr	s11, [r7, #200]	@ 0xc8
 8011f88:	edc7 5a4c 	vstr	s11, [r7, #304]	@ 0x130
 8011f8c:	ed87 5a36 	vstr	s10, [r7, #216]	@ 0xd8
 8011f90:	ed87 5a54 	vstr	s10, [r7, #336]	@ 0x150
 8011f94:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8011f98:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8011f9c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8011fa0:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 8011fa4:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 8011fa8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8011fac:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8011fb0:	ee66 6a26 	vmul.f32	s13, s12, s13
 8011fb4:	ee26 7a07 	vmul.f32	s14, s12, s14
 8011fb8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011fbc:	ee66 2a23 	vmul.f32	s5, s12, s7
 8011fc0:	ee26 3a02 	vmul.f32	s6, s12, s4
 8011fc4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8011fc8:	ee66 4a24 	vmul.f32	s9, s12, s9
 8011fcc:	4b75      	ldr	r3, [pc, #468]	@ (80121a4 <iNemoEngine_API_Update+0x35c4>)
 8011fce:	4a76      	ldr	r2, [pc, #472]	@ (80121a8 <iNemoEngine_API_Update+0x35c8>)
 8011fd0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8011fd4:	ee66 1a04 	vmul.f32	s3, s12, s8
 8011fd8:	4b74      	ldr	r3, [pc, #464]	@ (80121ac <iNemoEngine_API_Update+0x35cc>)
 8011fda:	f8df e1ec 	ldr.w	lr, [pc, #492]	@ 80121c8 <iNemoEngine_API_Update+0x35e8>
 8011fde:	f8df c1ec 	ldr.w	ip, [pc, #492]	@ 80121cc <iNemoEngine_API_Update+0x35ec>
 8011fe2:	4e73      	ldr	r6, [pc, #460]	@ (80121b0 <iNemoEngine_API_Update+0x35d0>)
 8011fe4:	4d73      	ldr	r5, [pc, #460]	@ (80121b4 <iNemoEngine_API_Update+0x35d4>)
 8011fe6:	4874      	ldr	r0, [pc, #464]	@ (80121b8 <iNemoEngine_API_Update+0x35d8>)
 8011fe8:	4974      	ldr	r1, [pc, #464]	@ (80121bc <iNemoEngine_API_Update+0x35dc>)
 8011fea:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8011fee:	edc7 3a3d 	vstr	s7, [r7, #244]	@ 0xf4
 8011ff2:	f8c7 e15c 	str.w	lr, [r7, #348]	@ 0x15c
 8011ff6:	f8c7 c0fc 	str.w	ip, [r7, #252]	@ 0xfc
 8011ffa:	f8c7 6164 	str.w	r6, [r7, #356]	@ 0x164
 8011ffe:	f8c7 516c 	str.w	r5, [r7, #364]	@ 0x16c
 8012002:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 8012006:	edc7 1a46 	vstr	s3, [r7, #280]	@ 0x118
 801200a:	edc7 4a60 	vstr	s9, [r7, #384]	@ 0x180
 801200e:	f8c7 119c 	str.w	r1, [r7, #412]	@ 0x19c
 8012012:	ed87 2a66 	vstr	s4, [r7, #408]	@ 0x198
 8012016:	ed87 4a65 	vstr	s8, [r7, #404]	@ 0x194
 801201a:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 801201e:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8012022:	edc7 6a3c 	vstr	s13, [r7, #240]	@ 0xf0
 8012026:	edc7 6a56 	vstr	s13, [r7, #344]	@ 0x158
 801202a:	ed87 7a3e 	vstr	s14, [r7, #248]	@ 0xf8
 801202e:	ed87 7a58 	vstr	s14, [r7, #352]	@ 0x160
 8012032:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
 8012036:	edc7 7a5a 	vstr	s15, [r7, #360]	@ 0x168
 801203a:	edc7 2a42 	vstr	s5, [r7, #264]	@ 0x108
 801203e:	edc7 2a5c 	vstr	s5, [r7, #368]	@ 0x170
 8012042:	ed87 3a44 	vstr	s6, [r7, #272]	@ 0x110
 8012046:	ed87 3a5e 	vstr	s6, [r7, #376]	@ 0x178
 801204a:	ed87 6a48 	vstr	s12, [r7, #288]	@ 0x120
 801204e:	ed87 6a62 	vstr	s12, [r7, #392]	@ 0x188
 8012052:	edc7 5a64 	vstr	s11, [r7, #400]	@ 0x190
 8012056:	787b      	ldrb	r3, [r7, #1]
 8012058:	2b00      	cmp	r3, #0
 801205a:	f000 81a7 	beq.w	80123ac <iNemoEngine_API_Update+0x37cc>
 801205e:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 8012062:	932b      	str	r3, [sp, #172]	@ 0xac
 8012064:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 8012068:	932c      	str	r3, [sp, #176]	@ 0xb0
 801206a:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 801206e:	932d      	str	r3, [sp, #180]	@ 0xb4
 8012070:	2300      	movs	r3, #0
 8012072:	707b      	strb	r3, [r7, #1]
 8012074:	f7fd b8ad 	b.w	800f1d2 <iNemoEngine_API_Update+0x5f2>
 8012078:	ee1a 3a90 	vmov	r3, s21
 801207c:	f10a 0a0c 	add.w	sl, sl, #12
 8012080:	f84a 3c04 	str.w	r3, [sl, #-4]
 8012084:	45ca      	cmp	sl, r9
 8012086:	f47f aeb1 	bne.w	8011dec <iNemoEngine_API_Update+0x320c>
 801208a:	f897 a791 	ldrb.w	sl, [r7, #1937]	@ 0x791
 801208e:	f1ba 0f00 	cmp.w	sl, #0
 8012092:	f000 87f3 	beq.w	801307c <iNemoEngine_API_Update+0x449c>
 8012096:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 80121c0 <iNemoEngine_API_Update+0x35e0>
 801209a:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 801209e:	ee6f daa7 	vmul.f32	s27, s31, s15
 80120a2:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 80120a6:	ee67 aa27 	vmul.f32	s21, s14, s15
 80120aa:	ee2f ea27 	vmul.f32	s28, s30, s15
 80120ae:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 80120b2:	eef0 caed 	vabs.f32	s25, s27
 80120b6:	ee17 0a90 	vmov	r0, s15
 80120ba:	f7ee f9e9 	bl	8000490 <__aeabi_f2d>
 80120be:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 80120c2:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80120c6:	ee17 0a90 	vmov	r0, s15
 80120ca:	f7ee f9e1 	bl	8000490 <__aeabi_f2d>
 80120ce:	ee7e 7a69 	vsub.f32	s15, s28, s19
 80120d2:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80120d6:	ee17 0a90 	vmov	r0, s15
 80120da:	f7ee f9d9 	bl	8000490 <__aeabi_f2d>
 80120de:	ee7e 7a29 	vadd.f32	s15, s28, s19
 80120e2:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 80120e6:	ee17 0a90 	vmov	r0, s15
 80120ea:	f7ee f9d1 	bl	8000490 <__aeabi_f2d>
 80120ee:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 80120f2:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
 80120f6:	ee17 0a90 	vmov	r0, s15
 80120fa:	f7ee f9c9 	bl	8000490 <__aeabi_f2d>
 80120fe:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8012102:	4602      	mov	r2, r0
 8012104:	460b      	mov	r3, r1
 8012106:	ee17 0a90 	vmov	r0, s15
 801210a:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 801210e:	f7ee f9bf 	bl	8000490 <__aeabi_f2d>
 8012112:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 8012116:	eef0 7aea 	vabs.f32	s15, s21
 801211a:	220c      	movs	r2, #12
 801211c:	fb12 320a 	smlabb	r2, r2, sl, r3
 8012120:	edcd 7a03 	vstr	s15, [sp, #12]
 8012124:	eef0 7a4d 	vmov.f32	s15, s26
 8012128:	e9cd 011a 	strd	r0, r1, [sp, #104]	@ 0x68
 801212c:	eeb0 da6e 	vmov.f32	s26, s29
 8012130:	eddf 9a24 	vldr	s19, [pc, #144]	@ 80121c4 <iNemoEngine_API_Update+0x35e4>
 8012134:	930e      	str	r3, [sp, #56]	@ 0x38
 8012136:	eef0 ea6b 	vmov.f32	s29, s23
 801213a:	eeb0 bace 	vabs.f32	s22, s28
 801213e:	eef0 ba49 	vmov.f32	s23, s18
 8012142:	469a      	mov	sl, r3
 8012144:	4691      	mov	r9, r2
 8012146:	eeb0 9a67 	vmov.f32	s18, s15
 801214a:	e0ac      	b.n	80122a6 <iNemoEngine_API_Update+0x36c6>
 801214c:	bf666666 	.word	0xbf666666
 8012150:	3d072b02 	.word	0x3d072b02
 8012154:	3ca3d70a 	.word	0x3ca3d70a
 8012158:	3d4ccccd 	.word	0x3d4ccccd
 801215c:	3ecccccd 	.word	0x3ecccccd
 8012160:	3f4ccccd 	.word	0x3f4ccccd
 8012164:	3cb43958 	.word	0x3cb43958
 8012168:	3cf5c28f 	.word	0x3cf5c28f
 801216c:	3eb33333 	.word	0x3eb33333
 8012170:	3d75c28f 	.word	0x3d75c28f
 8012174:	3ee66666 	.word	0x3ee66666
 8012178:	3f866666 	.word	0x3f866666
 801217c:	3d23d70a 	.word	0x3d23d70a
 8012180:	3f8ccccd 	.word	0x3f8ccccd
 8012184:	3d8f5c29 	.word	0x3d8f5c29
 8012188:	3f933333 	.word	0x3f933333
 801218c:	3ebd70a4 	.word	0x3ebd70a4
 8012190:	40a00000 	.word	0x40a00000
 8012194:	3dcccccd 	.word	0x3dcccccd
 8012198:	3e4ccccd 	.word	0x3e4ccccd
 801219c:	3e99999a 	.word	0x3e99999a
 80121a0:	3f666666 	.word	0x3f666666
 80121a4:	40200000 	.word	0x40200000
 80121a8:	3f99999a 	.word	0x3f99999a
 80121ac:	40400000 	.word	0x40400000
 80121b0:	3fb9999a 	.word	0x3fb9999a
 80121b4:	3fcccccd 	.word	0x3fcccccd
 80121b8:	3fe66666 	.word	0x3fe66666
 80121bc:	3f333333 	.word	0x3f333333
 80121c0:	446a0ccd 	.word	0x446a0ccd
 80121c4:	4b000000 	.word	0x4b000000
 80121c8:	3fa66666 	.word	0x3fa66666
 80121cc:	3f19999a 	.word	0x3f19999a
 80121d0:	3cfaad3b 	.word	0x3cfaad3b
 80121d4:	bcfaad3b 	.word	0xbcfaad3b
 80121d8:	80000000 	.word	0x80000000
 80121dc:	eddd 7a1d 	vldr	s15, [sp, #116]	@ 0x74
 80121e0:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 80121d0 <iNemoEngine_API_Update+0x35f0>
 80121e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80121e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121ec:	f280 80b1 	bge.w	8012352 <iNemoEngine_API_Update+0x3772>
 80121f0:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 80121d4 <iNemoEngine_API_Update+0x35f4>
 80121f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80121f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121fc:	f300 80c3 	bgt.w	8012386 <iNemoEngine_API_Update+0x37a6>
 8012200:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012204:	f001 fc80 	bl	8013b08 <ceil>
 8012208:	ec51 0b10 	vmov	r0, r1, d0
 801220c:	f7ee fc48 	bl	8000aa0 <__aeabi_d2f>
 8012210:	4603      	mov	r3, r0
 8012212:	eeb4 bae9 	vcmpe.f32	s22, s19
 8012216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801221a:	f8ca 3000 	str.w	r3, [sl]
 801221e:	d550      	bpl.n	80122c2 <iNemoEngine_API_Update+0x36e2>
 8012220:	eddd 7a1e 	vldr	s15, [sp, #120]	@ 0x78
 8012224:	ed1f 7a16 	vldr	s14, [pc, #-88]	@ 80121d0 <iNemoEngine_API_Update+0x35f0>
 8012228:	eef4 7ac7 	vcmpe.f32	s15, s14
 801222c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012230:	f280 8085 	bge.w	801233e <iNemoEngine_API_Update+0x375e>
 8012234:	ed1f 7a19 	vldr	s14, [pc, #-100]	@ 80121d4 <iNemoEngine_API_Update+0x35f4>
 8012238:	eef4 7ac7 	vcmpe.f32	s15, s14
 801223c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012240:	f300 809e 	bgt.w	8012380 <iNemoEngine_API_Update+0x37a0>
 8012244:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8012248:	f001 fc5e 	bl	8013b08 <ceil>
 801224c:	ec51 0b10 	vmov	r0, r1, d0
 8012250:	f7ee fc26 	bl	8000aa0 <__aeabi_d2f>
 8012254:	4603      	mov	r3, r0
 8012256:	eddd 7a03 	vldr	s15, [sp, #12]
 801225a:	f8ca 3004 	str.w	r3, [sl, #4]
 801225e:	eef4 7ae9 	vcmpe.f32	s15, s19
 8012262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012266:	d556      	bpl.n	8012316 <iNemoEngine_API_Update+0x3736>
 8012268:	eddd 7a08 	vldr	s15, [sp, #32]
 801226c:	ed1f 7a28 	vldr	s14, [pc, #-160]	@ 80121d0 <iNemoEngine_API_Update+0x35f0>
 8012270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012278:	da75      	bge.n	8012366 <iNemoEngine_API_Update+0x3786>
 801227a:	ed1f 7a2a 	vldr	s14, [pc, #-168]	@ 80121d4 <iNemoEngine_API_Update+0x35f4>
 801227e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012286:	dc78      	bgt.n	801237a <iNemoEngine_API_Update+0x379a>
 8012288:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 801228c:	f001 fc3c 	bl	8013b08 <ceil>
 8012290:	ec51 0b10 	vmov	r0, r1, d0
 8012294:	f7ee fc04 	bl	8000aa0 <__aeabi_d2f>
 8012298:	4603      	mov	r3, r0
 801229a:	f8ca 3008 	str.w	r3, [sl, #8]
 801229e:	f10a 0a0c 	add.w	sl, sl, #12
 80122a2:	45ca      	cmp	sl, r9
 80122a4:	d03f      	beq.n	8012326 <iNemoEngine_API_Update+0x3746>
 80122a6:	eef4 cae9 	vcmpe.f32	s25, s19
 80122aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122ae:	d495      	bmi.n	80121dc <iNemoEngine_API_Update+0x35fc>
 80122b0:	ee1d 3a90 	vmov	r3, s27
 80122b4:	eeb4 bae9 	vcmpe.f32	s22, s19
 80122b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122bc:	f8ca 3000 	str.w	r3, [sl]
 80122c0:	d4ae      	bmi.n	8012220 <iNemoEngine_API_Update+0x3640>
 80122c2:	ee1e 3a10 	vmov	r3, s28
 80122c6:	e7c6      	b.n	8012256 <iNemoEngine_API_Update+0x3676>
 80122c8:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 80122cc:	f001 fc98 	bl	8013c00 <floor>
 80122d0:	ec51 0b10 	vmov	r0, r1, d0
 80122d4:	f7ee fbe4 	bl	8000aa0 <__aeabi_d2f>
 80122d8:	4603      	mov	r3, r0
 80122da:	e55d      	b.n	8011d98 <iNemoEngine_API_Update+0x31b8>
 80122dc:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80122e0:	f001 fc8e 	bl	8013c00 <floor>
 80122e4:	ec51 0b10 	vmov	r0, r1, d0
 80122e8:	f7ee fbda 	bl	8000aa0 <__aeabi_d2f>
 80122ec:	4603      	mov	r3, r0
 80122ee:	e533      	b.n	8011d58 <iNemoEngine_API_Update+0x3178>
 80122f0:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 80122f4:	f001 fc84 	bl	8013c00 <floor>
 80122f8:	ec51 0b10 	vmov	r0, r1, d0
 80122fc:	f7ee fbd0 	bl	8000aa0 <__aeabi_d2f>
 8012300:	4603      	mov	r3, r0
 8012302:	e56c      	b.n	8011dde <iNemoEngine_API_Update+0x31fe>
 8012304:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012308:	e569      	b.n	8011dde <iNemoEngine_API_Update+0x31fe>
 801230a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801230e:	e543      	b.n	8011d98 <iNemoEngine_API_Update+0x31b8>
 8012310:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012314:	e520      	b.n	8011d58 <iNemoEngine_API_Update+0x3178>
 8012316:	ee1a 3a90 	vmov	r3, s21
 801231a:	f10a 0a0c 	add.w	sl, sl, #12
 801231e:	f84a 3c04 	str.w	r3, [sl, #-4]
 8012322:	45ca      	cmp	sl, r9
 8012324:	d1bf      	bne.n	80122a6 <iNemoEngine_API_Update+0x36c6>
 8012326:	eef0 7a49 	vmov.f32	s15, s18
 801232a:	eeb0 9a6b 	vmov.f32	s18, s23
 801232e:	eef0 ba6e 	vmov.f32	s23, s29
 8012332:	eef0 ea4d 	vmov.f32	s29, s26
 8012336:	eeb0 da67 	vmov.f32	s26, s15
 801233a:	f7fc bf5e 	b.w	800f1fa <iNemoEngine_API_Update+0x61a>
 801233e:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8012342:	f001 fc5d 	bl	8013c00 <floor>
 8012346:	ec51 0b10 	vmov	r0, r1, d0
 801234a:	f7ee fba9 	bl	8000aa0 <__aeabi_d2f>
 801234e:	4603      	mov	r3, r0
 8012350:	e781      	b.n	8012256 <iNemoEngine_API_Update+0x3676>
 8012352:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012356:	f001 fc53 	bl	8013c00 <floor>
 801235a:	ec51 0b10 	vmov	r0, r1, d0
 801235e:	f7ee fb9f 	bl	8000aa0 <__aeabi_d2f>
 8012362:	4603      	mov	r3, r0
 8012364:	e755      	b.n	8012212 <iNemoEngine_API_Update+0x3632>
 8012366:	ed9d 0b1a 	vldr	d0, [sp, #104]	@ 0x68
 801236a:	f001 fc49 	bl	8013c00 <floor>
 801236e:	ec51 0b10 	vmov	r0, r1, d0
 8012372:	f7ee fb95 	bl	8000aa0 <__aeabi_d2f>
 8012376:	4603      	mov	r3, r0
 8012378:	e78f      	b.n	801229a <iNemoEngine_API_Update+0x36ba>
 801237a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801237e:	e78c      	b.n	801229a <iNemoEngine_API_Update+0x36ba>
 8012380:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012384:	e767      	b.n	8012256 <iNemoEngine_API_Update+0x3676>
 8012386:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801238a:	e742      	b.n	8012212 <iNemoEngine_API_Update+0x3632>
 801238c:	edd7 ea4b 	vldr	s29, [r7, #300]	@ 0x12c
 8012390:	ee2a aa2e 	vmul.f32	s20, s20, s29
 8012394:	f7fd bfd2 	b.w	801033c <iNemoEngine_API_Update+0x175c>
 8012398:	edd7 ea63 	vldr	s29, [r7, #396]	@ 0x18c
 801239c:	ee2a aa2e 	vmul.f32	s20, s20, s29
 80123a0:	f7fd bfcc 	b.w	801033c <iNemoEngine_API_Update+0x175c>
 80123a4:	ed97 9a49 	vldr	s18, [r7, #292]	@ 0x124
 80123a8:	f7fd be41 	b.w	801002e <iNemoEngine_API_Update+0x144e>
 80123ac:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 80123b0:	f607 1244 	addw	r2, r7, #2372	@ 0x944
 80123b4:	f607 1148 	addw	r1, r7, #2376	@ 0x948
 80123b8:	932b      	str	r3, [sp, #172]	@ 0xac
 80123ba:	681b      	ldr	r3, [r3, #0]
 80123bc:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80123c0:	6813      	ldr	r3, [r2, #0]
 80123c2:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80123c6:	680b      	ldr	r3, [r1, #0]
 80123c8:	922c      	str	r2, [sp, #176]	@ 0xb0
 80123ca:	912d      	str	r1, [sp, #180]	@ 0xb4
 80123cc:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80123d0:	e64e      	b.n	8012070 <iNemoEngine_API_Update+0x3490>
 80123d2:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 80123d6:	ed93 0a00 	vldr	s0, [r3]
 80123da:	f507 6097 	add.w	r0, r7, #1208	@ 0x4b8
 80123de:	f7fa ff35 	bl	800d24c <dataDerivative5>
 80123e2:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 80123e6:	eeb0 3a40 	vmov.f32	s6, s0
 80123ea:	f507 60c5 	add.w	r0, r7, #1576	@ 0x628
 80123ee:	ed93 0a00 	vldr	s0, [r3]
 80123f2:	f7fa ff2b 	bl	800d24c <dataDerivative5>
 80123f6:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 80123fa:	eef0 2a40 	vmov.f32	s5, s0
 80123fe:	f507 60f3 	add.w	r0, r7, #1944	@ 0x798
 8012402:	ed9b 0a00 	vldr	s0, [fp]
 8012406:	f7fa ff21 	bl	800d24c <dataDerivative5>
 801240a:	f9b7 3976 	ldrsh.w	r3, [r7, #2422]	@ 0x976
 801240e:	ee07 3a90 	vmov	s15, r3
 8012412:	3301      	adds	r3, #1
 8012414:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8012418:	ee07 3a90 	vmov	s15, r3
 801241c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012420:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8012424:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8012428:	f607 106c 	addw	r0, r7, #2412	@ 0x96c
 801242c:	f607 1168 	addw	r1, r7, #2408	@ 0x968
 8012430:	f507 6217 	add.w	r2, r7, #2416	@ 0x970
 8012434:	b21b      	sxth	r3, r3
 8012436:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 801243a:	ed90 7a00 	vldr	s14, [r0]
 801243e:	ed91 5a00 	vldr	s10, [r1]
 8012442:	eef0 7a43 	vmov.f32	s15, s6
 8012446:	eee7 7a25 	vfma.f32	s15, s14, s11
 801244a:	eeb0 7a62 	vmov.f32	s14, s5
 801244e:	eea5 7a85 	vfma.f32	s14, s11, s10
 8012452:	ed92 5a00 	vldr	s10, [r2]
 8012456:	eef0 6a40 	vmov.f32	s13, s0
 801245a:	eee5 6a85 	vfma.f32	s13, s11, s10
 801245e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8012462:	ee27 7a06 	vmul.f32	s14, s14, s12
 8012466:	ee66 6a86 	vmul.f32	s13, s13, s12
 801246a:	edc0 7a00 	vstr	s15, [r0]
 801246e:	ed81 7a00 	vstr	s14, [r1]
 8012472:	edc2 6a00 	vstr	s13, [r2]
 8012476:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 801247a:	f47c abd8 	bne.w	800ec2e <iNemoEngine_API_Update+0x4e>
 801247e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012482:	ee27 7a06 	vmul.f32	s14, s14, s12
 8012486:	ee66 6a86 	vmul.f32	s13, s13, s12
 801248a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801248e:	2300      	movs	r3, #0
 8012490:	ed87 7a07 	vstr	s14, [r7, #28]
 8012494:	edc7 6a08 	vstr	s13, [r7, #32]
 8012498:	edc7 7a06 	vstr	s15, [r7, #24]
 801249c:	6003      	str	r3, [r0, #0]
 801249e:	600b      	str	r3, [r1, #0]
 80124a0:	6013      	str	r3, [r2, #0]
 80124a2:	2300      	movs	r3, #0
 80124a4:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 80124a8:	f887 3978 	strb.w	r3, [r7, #2424]	@ 0x978
 80124ac:	f7fc bbbf 	b.w	800ec2e <iNemoEngine_API_Update+0x4e>
 80124b0:	ed1f 9ab7 	vldr	s18, [pc, #-732]	@ 80121d8 <iNemoEngine_API_Update+0x35f8>
 80124b4:	f7fd b942 	b.w	800f73c <iNemoEngine_API_Update+0xb5c>
 80124b8:	ed1f 8ab9 	vldr	s16, [pc, #-740]	@ 80121d8 <iNemoEngine_API_Update+0x35f8>
 80124bc:	f7fd b994 	b.w	800f7e8 <iNemoEngine_API_Update+0xc08>
 80124c0:	9b03      	ldr	r3, [sp, #12]
 80124c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80124c4:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80124c8:	939f      	str	r3, [sp, #636]	@ 0x27c
 80124ca:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80124ce:	93a0      	str	r3, [sp, #640]	@ 0x280
 80124d0:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80124d4:	93a1      	str	r3, [sp, #644]	@ 0x284
 80124d6:	2300      	movs	r3, #0
 80124d8:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 80124dc:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80124e0:	f7fe bc68 	b.w	8010db4 <iNemoEngine_API_Update+0x21d4>
 80124e4:	ed5f eac4 	vldr	s29, [pc, #-784]	@ 80121d8 <iNemoEngine_API_Update+0x35f8>
 80124e8:	f7fd b953 	b.w	800f792 <iNemoEngine_API_Update+0xbb2>
 80124ec:	ed1f 9ac6 	vldr	s18, [pc, #-792]	@ 80121d8 <iNemoEngine_API_Update+0x35f8>
 80124f0:	f7fd b8bb 	b.w	800f66a <iNemoEngine_API_Update+0xa8a>
 80124f4:	ed5f eac8 	vldr	s29, [pc, #-800]	@ 80121d8 <iNemoEngine_API_Update+0x35f8>
 80124f8:	f7fd b88c 	b.w	800f614 <iNemoEngine_API_Update+0xa34>
 80124fc:	ed1f 8aca 	vldr	s16, [pc, #-808]	@ 80121d8 <iNemoEngine_API_Update+0x35f8>
 8012500:	f7fd b85d 	b.w	800f5be <iNemoEngine_API_Update+0x9de>
 8012504:	ed5f eacc 	vldr	s29, [pc, #-816]	@ 80121d8 <iNemoEngine_API_Update+0x35f8>
 8012508:	f7fc bff0 	b.w	800f4ec <iNemoEngine_API_Update+0x90c>
 801250c:	ed1f 8ace 	vldr	s16, [pc, #-824]	@ 80121d8 <iNemoEngine_API_Update+0x35f8>
 8012510:	f7fc bfc1 	b.w	800f496 <iNemoEngine_API_Update+0x8b6>
 8012514:	ed1f 9ad0 	vldr	s18, [pc, #-832]	@ 80121d8 <iNemoEngine_API_Update+0x35f8>
 8012518:	f7fc bf92 	b.w	800f440 <iNemoEngine_API_Update+0x860>
 801251c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012520:	f280 836c 	bge.w	8012bfc <iNemoEngine_API_Update+0x401c>
 8012524:	ed97 3a31 	vldr	s6, [r7, #196]	@ 0xc4
 8012528:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 801252c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8012530:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8012534:	ee78 3a63 	vsub.f32	s7, s16, s7
 8012538:	ee67 7aa3 	vmul.f32	s15, s15, s7
 801253c:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 8012540:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012544:	f7ff b82c 	b.w	80115a0 <iNemoEngine_API_Update+0x29c0>
 8012548:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 801254c:	3301      	adds	r3, #1
 801254e:	b29b      	uxth	r3, r3
 8012550:	2a00      	cmp	r2, #0
 8012552:	f040 85cf 	bne.w	80130f4 <iNemoEngine_API_Update+0x4514>
 8012556:	eddf 7ae6 	vldr	s15, [pc, #920]	@ 80128f0 <iNemoEngine_API_Update+0x3d10>
 801255a:	eddf 6ae6 	vldr	s13, [pc, #920]	@ 80128f4 <iNemoEngine_API_Update+0x3d14>
 801255e:	2b31      	cmp	r3, #49	@ 0x31
 8012560:	bf98      	it	ls
 8012562:	eef0 7a66 	vmovls.f32	s15, s13
 8012566:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 801256a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 801256e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8012572:	f5b3 0f8c 	cmp.w	r3, #4587520	@ 0x460000
 8012576:	ee68 8aa7 	vmul.f32	s17, s17, s15
 801257a:	f000 85b1 	beq.w	80130e0 <iNemoEngine_API_Update+0x4500>
 801257e:	f5b3 0fc8 	cmp.w	r3, #6553600	@ 0x640000
 8012582:	f47e adc9 	bne.w	8011118 <iNemoEngine_API_Update+0x2538>
 8012586:	2301      	movs	r3, #1
 8012588:	f887 31a4 	strb.w	r3, [r7, #420]	@ 0x1a4
 801258c:	f507 63c3 	add.w	r3, r7, #1560	@ 0x618
 8012590:	edd3 5a00 	vldr	s11, [r3]
 8012594:	f507 63f1 	add.w	r3, r7, #1928	@ 0x788
 8012598:	ed93 7a00 	vldr	s14, [r3]
 801259c:	f207 6314 	addw	r3, r7, #1556	@ 0x614
 80125a0:	ed93 5a00 	vldr	s10, [r3]
 80125a4:	ee65 4aa5 	vmul.f32	s9, s11, s11
 80125a8:	f207 7384 	addw	r3, r7, #1924	@ 0x784
 80125ac:	eee5 4a05 	vfma.f32	s9, s10, s10
 80125b0:	a84d      	add	r0, sp, #308	@ 0x134
 80125b2:	462a      	mov	r2, r5
 80125b4:	edd3 6a00 	vldr	s13, [r3]
 80125b8:	f207 631c 	addw	r3, r7, #1564	@ 0x61c
 80125bc:	edd3 7a00 	vldr	s15, [r3]
 80125c0:	eee7 4aa7 	vfma.f32	s9, s15, s15
 80125c4:	f207 738c 	addw	r3, r7, #1932	@ 0x78c
 80125c8:	a947      	add	r1, sp, #284	@ 0x11c
 80125ca:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 80125ce:	eef1 3ae4 	vsqrt.f32	s7, s9
 80125d2:	462e      	mov	r6, r5
 80125d4:	4654      	mov	r4, sl
 80125d6:	ee27 6a07 	vmul.f32	s12, s14, s14
 80125da:	eec4 4a23 	vdiv.f32	s9, s8, s7
 80125de:	eea6 6aa6 	vfma.f32	s12, s13, s13
 80125e2:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80125e6:	ee65 5aa4 	vmul.f32	s11, s11, s9
 80125ea:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 80125ee:	edd3 7a00 	vldr	s15, [r3]
 80125f2:	edcd 5a48 	vstr	s11, [sp, #288]	@ 0x120
 80125f6:	eea7 6aa7 	vfma.f32	s12, s15, s15
 80125fa:	ee25 5a24 	vmul.f32	s10, s10, s9
 80125fe:	eef1 5ac6 	vsqrt.f32	s11, s12
 8012602:	ed8d 5a47 	vstr	s10, [sp, #284]	@ 0x11c
 8012606:	ee84 6a25 	vdiv.f32	s12, s8, s11
 801260a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801260e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8012612:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012616:	ed8d 7a4e 	vstr	s14, [sp, #312]	@ 0x138
 801261a:	edcd 7a4f 	vstr	s15, [sp, #316]	@ 0x13c
 801261e:	edcd 6a4d 	vstr	s13, [sp, #308]	@ 0x134
 8012622:	f7fa fef9 	bl	800d418 <getRotationMatrix>
 8012626:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8012628:	46de      	mov	lr, fp
 801262a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801262e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8012630:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8012634:	6836      	ldr	r6, [r6, #0]
 8012636:	f8ce 6000 	str.w	r6, [lr]
 801263a:	46dc      	mov	ip, fp
 801263c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012642:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012646:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012648:	ed9b 7a00 	vldr	s14, [fp]
 801264c:	eddb 7a01 	vldr	s15, [fp, #4]
 8012650:	6026      	str	r6, [r4, #0]
 8012652:	eeb0 7ac7 	vabs.f32	s14, s14
 8012656:	eef0 7ae7 	vabs.f32	s15, s15
 801265a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801265e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012662:	f100 8574 	bmi.w	801314e <iNemoEngine_API_Update+0x456e>
 8012666:	2304      	movs	r3, #4
 8012668:	2000      	movs	r0, #0
 801266a:	eef0 7a47 	vmov.f32	s15, s14
 801266e:	4699      	mov	r9, r3
 8012670:	2103      	movs	r1, #3
 8012672:	2606      	movs	r6, #6
 8012674:	f04f 0e07 	mov.w	lr, #7
 8012678:	461a      	mov	r2, r3
 801267a:	f04f 0c01 	mov.w	ip, #1
 801267e:	9004      	str	r0, [sp, #16]
 8012680:	ed9b 7a02 	vldr	s14, [fp, #8]
 8012684:	eeb0 7ac7 	vabs.f32	s14, s14
 8012688:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801268c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012690:	f300 854d 	bgt.w	801312e <iNemoEngine_API_Update+0x454e>
 8012694:	2305      	movs	r3, #5
 8012696:	2408      	movs	r4, #8
 8012698:	e9cd 3405 	strd	r3, r4, [sp, #20]
 801269c:	2302      	movs	r3, #2
 801269e:	464c      	mov	r4, r9
 80126a0:	445c      	add	r4, fp
 80126a2:	4458      	add	r0, fp
 80126a4:	edd4 6a00 	vldr	s13, [r4]
 80126a8:	ed90 7a00 	vldr	s14, [r0]
 80126ac:	9804      	ldr	r0, [sp, #16]
 80126ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80126b2:	eb0a 0b8c 	add.w	fp, sl, ip, lsl #2
 80126b6:	eb0a 0483 	add.w	r4, sl, r3, lsl #2
 80126ba:	eb0a 0980 	add.w	r9, sl, r0, lsl #2
 80126be:	0080      	lsls	r0, r0, #2
 80126c0:	9004      	str	r0, [sp, #16]
 80126c2:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 80126c6:	0089      	lsls	r1, r1, #2
 80126c8:	9107      	str	r1, [sp, #28]
 80126ca:	009b      	lsls	r3, r3, #2
 80126cc:	edcb 7a00 	vstr	s15, [fp]
 80126d0:	ed94 7a00 	vldr	s14, [r4]
 80126d4:	edd9 7a00 	vldr	s15, [r9]
 80126d8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80126dc:	ea4f 098e 	mov.w	r9, lr, lsl #2
 80126e0:	edc4 6a00 	vstr	s13, [r4]
 80126e4:	eb0a 0482 	add.w	r4, sl, r2, lsl #2
 80126e8:	ed9b 6a00 	vldr	s12, [fp]
 80126ec:	ed90 7a00 	vldr	s14, [r0]
 80126f0:	edd4 7a00 	vldr	s15, [r4]
 80126f4:	eee6 7a47 	vfms.f32	s15, s12, s14
 80126f8:	edc4 7a00 	vstr	s15, [r4]
 80126fc:	edd0 7a00 	vldr	s15, [r0]
 8012700:	9805      	ldr	r0, [sp, #20]
 8012702:	eb0a 0180 	add.w	r1, sl, r0, lsl #2
 8012706:	ed91 7a00 	vldr	s14, [r1]
 801270a:	eea6 7ae7 	vfms.f32	s14, s13, s15
 801270e:	ea4f 0b80 	mov.w	fp, r0, lsl #2
 8012712:	00b0      	lsls	r0, r6, #2
 8012714:	9005      	str	r0, [sp, #20]
 8012716:	ed81 7a00 	vstr	s14, [r1]
 801271a:	eb0a 008e 	add.w	r0, sl, lr, lsl #2
 801271e:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 8012722:	ed91 5a00 	vldr	s10, [r1]
 8012726:	edd0 7a00 	vldr	s15, [r0]
 801272a:	9e06      	ldr	r6, [sp, #24]
 801272c:	eee6 7a45 	vfms.f32	s15, s12, s10
 8012730:	eef0 5ac7 	vabs.f32	s11, s14
 8012734:	edc0 7a00 	vstr	s15, [r0]
 8012738:	ed91 6a00 	vldr	s12, [r1]
 801273c:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 8012740:	edd1 7a00 	vldr	s15, [r1]
 8012744:	eee6 7ac6 	vfms.f32	s15, s13, s12
 8012748:	00b6      	lsls	r6, r6, #2
 801274a:	edc1 7a00 	vstr	s15, [r1]
 801274e:	edd4 6a00 	vldr	s13, [r4]
 8012752:	eeb0 6ae6 	vabs.f32	s12, s13
 8012756:	eef4 5ac6 	vcmpe.f32	s11, s12
 801275a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801275e:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8012762:	ea4f 0482 	mov.w	r4, r2, lsl #2
 8012766:	f300 84cd 	bgt.w	8013104 <iNemoEngine_API_Update+0x4524>
 801276a:	ed90 6a00 	vldr	s12, [r0]
 801276e:	9804      	ldr	r0, [sp, #16]
 8012770:	eec7 1a26 	vdiv.f32	s3, s14, s13
 8012774:	eb0a 020b 	add.w	r2, sl, fp
 8012778:	4456      	add	r6, sl
 801277a:	4454      	add	r4, sl
 801277c:	eb0a 0b09 	add.w	fp, sl, r9
 8012780:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8012784:	eee1 7ac6 	vfms.f32	s15, s3, s12
 8012788:	edc2 1a00 	vstr	s3, [r2]
 801278c:	9a05      	ldr	r2, [sp, #20]
 801278e:	edc6 7a00 	vstr	s15, [r6]
 8012792:	4452      	add	r2, sl
 8012794:	ed92 3a00 	vldr	s6, [r2]
 8012798:	9a07      	ldr	r2, [sp, #28]
 801279a:	ed9b 2a00 	vldr	s4, [fp]
 801279e:	4452      	add	r2, sl
 80127a0:	edd2 4a00 	vldr	s9, [r2]
 80127a4:	9a03      	ldr	r2, [sp, #12]
 80127a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80127a8:	eb0a 0201 	add.w	r2, sl, r1
 80127ac:	ed92 0a00 	vldr	s0, [r2]
 80127b0:	eb0a 0203 	add.w	r2, sl, r3
 80127b4:	edd2 2a00 	vldr	s5, [r2]
 80127b8:	aa72      	add	r2, sp, #456	@ 0x1c8
 80127ba:	ee80 1aa7 	vdiv.f32	s2, s1, s15
 80127be:	4402      	add	r2, r0
 80127c0:	edd2 6a00 	vldr	s13, [r2]
 80127c4:	edd4 7a00 	vldr	s15, [r4]
 80127c8:	aa72      	add	r2, sp, #456	@ 0x1c8
 80127ca:	440a      	add	r2, r1
 80127cc:	eec0 3aa7 	vdiv.f32	s7, s1, s15
 80127d0:	edd2 7a00 	vldr	s15, [r2]
 80127d4:	aa72      	add	r2, sp, #456	@ 0x1c8
 80127d6:	441a      	add	r2, r3
 80127d8:	ed92 7a00 	vldr	s14, [r2]
 80127dc:	eee0 7a66 	vfms.f32	s15, s0, s13
 80127e0:	aa75      	add	r2, sp, #468	@ 0x1d4
 80127e2:	4402      	add	r2, r0
 80127e4:	eea2 7ae6 	vfms.f32	s14, s5, s13
 80127e8:	eea1 7ae7 	vfms.f32	s14, s3, s15
 80127ec:	ee21 7a07 	vmul.f32	s14, s2, s14
 80127f0:	eee2 7a47 	vfms.f32	s15, s4, s14
 80127f4:	eee3 6a47 	vfms.f32	s13, s6, s14
 80127f8:	ee63 7aa7 	vmul.f32	s15, s7, s15
 80127fc:	ed85 7a02 	vstr	s14, [r5, #8]
 8012800:	eee4 6ae7 	vfms.f32	s13, s9, s15
 8012804:	edc5 7a01 	vstr	s15, [r5, #4]
 8012808:	eeb0 4a66 	vmov.f32	s8, s13
 801280c:	edd2 6a00 	vldr	s13, [r2]
 8012810:	aa75      	add	r2, sp, #468	@ 0x1d4
 8012812:	440a      	add	r2, r1
 8012814:	ed92 6a00 	vldr	s12, [r2]
 8012818:	aa75      	add	r2, sp, #468	@ 0x1d4
 801281a:	441a      	add	r2, r3
 801281c:	edd2 5a00 	vldr	s11, [r2]
 8012820:	aa78      	add	r2, sp, #480	@ 0x1e0
 8012822:	4411      	add	r1, r2
 8012824:	4413      	add	r3, r2
 8012826:	4402      	add	r2, r0
 8012828:	ed92 5a00 	vldr	s10, [r2]
 801282c:	edd1 7a00 	vldr	s15, [r1]
 8012830:	ed93 7a00 	vldr	s14, [r3]
 8012834:	eea0 6a66 	vfms.f32	s12, s0, s13
 8012838:	eb0a 0300 	add.w	r3, sl, r0
 801283c:	a95c      	add	r1, sp, #368	@ 0x170
 801283e:	eee5 7a40 	vfms.f32	s15, s10, s0
 8012842:	4628      	mov	r0, r5
 8012844:	eee2 5ae6 	vfms.f32	s11, s5, s13
 8012848:	eea5 7a62 	vfms.f32	s14, s10, s5
 801284c:	ed93 0a00 	vldr	s0, [r3]
 8012850:	eee1 5ac6 	vfms.f32	s11, s3, s12
 8012854:	2300      	movs	r3, #0
 8012856:	eea1 7ae7 	vfms.f32	s14, s3, s15
 801285a:	eec0 2a80 	vdiv.f32	s5, s1, s0
 801285e:	ee27 7a01 	vmul.f32	s14, s14, s2
 8012862:	ee61 5a25 	vmul.f32	s11, s2, s11
 8012866:	eee7 7a42 	vfms.f32	s15, s14, s4
 801286a:	eea2 6a65 	vfms.f32	s12, s4, s11
 801286e:	eee3 6a65 	vfms.f32	s13, s6, s11
 8012872:	edc5 5a05 	vstr	s11, [r5, #20]
 8012876:	eef0 5a45 	vmov.f32	s11, s10
 801287a:	eee7 5a43 	vfms.f32	s11, s14, s6
 801287e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8012882:	ee23 6a86 	vmul.f32	s12, s7, s12
 8012886:	eee7 5ae4 	vfms.f32	s11, s15, s9
 801288a:	eee4 6ac6 	vfms.f32	s13, s9, s12
 801288e:	ee22 4a84 	vmul.f32	s8, s5, s8
 8012892:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8012896:	ee62 2aa5 	vmul.f32	s5, s5, s11
 801289a:	edc5 6a03 	vstr	s13, [r5, #12]
 801289e:	ed85 7a08 	vstr	s14, [r5, #32]
 80128a2:	edc5 7a07 	vstr	s15, [r5, #28]
 80128a6:	ed85 4a00 	vstr	s8, [r5]
 80128aa:	ed85 6a04 	vstr	s12, [r5, #16]
 80128ae:	edc5 2a06 	vstr	s5, [r5, #24]
 80128b2:	f7fa fd11 	bl	800d2d8 <b_dcm2q>
 80128b6:	ed9d 7a5d 	vldr	s14, [sp, #372]	@ 0x174
 80128ba:	eddd 7a5e 	vldr	s15, [sp, #376]	@ 0x178
 80128be:	eddd 6a5c 	vldr	s13, [sp, #368]	@ 0x170
 80128c2:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 80128c6:	ee37 7a07 	vadd.f32	s14, s14, s14
 80128ca:	ee76 6aa6 	vadd.f32	s13, s13, s13
 80128ce:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80128d2:	edcd 6a47 	vstr	s13, [sp, #284]	@ 0x11c
 80128d6:	ed8d 7a48 	vstr	s14, [sp, #288]	@ 0x120
 80128da:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 80128de:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 80128e2:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 80128e6:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80128ea:	f7fe ba63 	b.w	8010db4 <iNemoEngine_API_Update+0x21d4>
 80128ee:	bf00      	nop
 80128f0:	3e4cccce 	.word	0x3e4cccce
 80128f4:	3eaaaaab 	.word	0x3eaaaaab
 80128f8:	a958      	add	r1, sp, #352	@ 0x160
 80128fa:	a872      	add	r0, sp, #456	@ 0x1c8
 80128fc:	edcd 5a18 	vstr	s11, [sp, #96]	@ 0x60
 8012900:	ed8d 0a08 	vstr	s0, [sp, #32]
 8012904:	edcd 6a07 	vstr	s13, [sp, #28]
 8012908:	ed8d 7a06 	vstr	s14, [sp, #24]
 801290c:	f7fa fce4 	bl	800d2d8 <b_dcm2q>
 8012910:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 8012914:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 8012918:	edc7 7a72 	vstr	s15, [r7, #456]	@ 0x1c8
 801291c:	edc7 9a73 	vstr	s19, [r7, #460]	@ 0x1cc
 8012920:	4631      	mov	r1, r6
 8012922:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8012926:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 801292a:	f000 feb7 	bl	801369c <memset>
 801292e:	4ba0      	ldr	r3, [pc, #640]	@ (8012bb0 <iNemoEngine_API_Update+0x3fd0>)
 8012930:	703e      	strb	r6, [r7, #0]
 8012932:	eef0 7a69 	vmov.f32	s15, s19
 8012936:	ed9d ba58 	vldr	s22, [sp, #352]	@ 0x160
 801293a:	eddd aa59 	vldr	s21, [sp, #356]	@ 0x164
 801293e:	eddd 9a5a 	vldr	s19, [sp, #360]	@ 0x168
 8012942:	eddd ca5b 	vldr	s25, [sp, #364]	@ 0x16c
 8012946:	ed9d 5a22 	vldr	s10, [sp, #136]	@ 0x88
 801294a:	eddd 5a18 	vldr	s11, [sp, #96]	@ 0x60
 801294e:	ed9d 0a08 	vldr	s0, [sp, #32]
 8012952:	eddd 6a07 	vldr	s13, [sp, #28]
 8012956:	ed9d 7a06 	vldr	s14, [sp, #24]
 801295a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 801295e:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8012962:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8012966:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 801296a:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 801296e:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8012972:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 8012976:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 801297a:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 801297e:	2601      	movs	r6, #1
 8012980:	f7fd bd29 	b.w	80103d6 <iNemoEngine_API_Update+0x17f6>
 8012984:	eddf 7a94 	vldr	s15, [pc, #592]	@ 8012bd8 <iNemoEngine_API_Update+0x3ff8>
 8012988:	eeb4 eae7 	vcmpe.f32	s28, s15
 801298c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012990:	f53d aeb2 	bmi.w	80106f8 <iNemoEngine_API_Update+0x1b18>
 8012994:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012996:	2b00      	cmp	r3, #0
 8012998:	f47d aeb7 	bne.w	801070a <iNemoEngine_API_Update+0x1b2a>
 801299c:	f7fd beac 	b.w	80106f8 <iNemoEngine_API_Update+0x1b18>
 80129a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129a4:	d511      	bpl.n	80129ca <iNemoEngine_API_Update+0x3dea>
 80129a6:	ed97 3a4d 	vldr	s6, [r7, #308]	@ 0x134
 80129aa:	edd7 3a4f 	vldr	s7, [r7, #316]	@ 0x13c
 80129ae:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80129b2:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80129b6:	ee78 5a65 	vsub.f32	s11, s16, s11
 80129ba:	ee63 5aa5 	vmul.f32	s11, s7, s11
 80129be:	eec5 eaa7 	vdiv.f32	s29, s11, s15
 80129c2:	ee7e ea83 	vadd.f32	s29, s29, s6
 80129c6:	f7fd bb68 	b.w	801009a <iNemoEngine_API_Update+0x14ba>
 80129ca:	edd7 5a50 	vldr	s11, [r7, #320]	@ 0x140
 80129ce:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80129d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129d6:	f140 834a 	bpl.w	801306e <iNemoEngine_API_Update+0x448e>
 80129da:	ed97 3a4f 	vldr	s6, [r7, #316]	@ 0x13c
 80129de:	edd7 3a51 	vldr	s7, [r7, #324]	@ 0x144
 80129e2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80129e6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80129ea:	ee78 7a67 	vsub.f32	s15, s16, s15
 80129ee:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80129f2:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80129f6:	ee7e ea83 	vadd.f32	s29, s29, s6
 80129fa:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 80129fe:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a06:	f6fd ab68 	blt.w	80100da <iNemoEngine_API_Update+0x14fa>
 8012a0a:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 8012a0e:	eef4 5ac8 	vcmpe.f32	s11, s16
 8012a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a16:	f340 8295 	ble.w	8012f44 <iNemoEngine_API_Update+0x4364>
 8012a1a:	ed97 3a53 	vldr	s6, [r7, #332]	@ 0x14c
 8012a1e:	edd7 3a55 	vldr	s7, [r7, #340]	@ 0x154
 8012a22:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012a26:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012a2a:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012a2e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012a32:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012a36:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012a3a:	edd7 7a56 	vldr	s15, [r7, #344]	@ 0x158
 8012a3e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a46:	f6fd ab68 	blt.w	801011a <iNemoEngine_API_Update+0x153a>
 8012a4a:	edd7 5a58 	vldr	s11, [r7, #352]	@ 0x160
 8012a4e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a56:	f140 8258 	bpl.w	8012f0a <iNemoEngine_API_Update+0x432a>
 8012a5a:	ed97 3a57 	vldr	s6, [r7, #348]	@ 0x15c
 8012a5e:	edd7 3a59 	vldr	s7, [r7, #356]	@ 0x164
 8012a62:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012a66:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012a6a:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012a6e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012a72:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012a76:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012a7a:	edd7 7a5a 	vldr	s15, [r7, #360]	@ 0x168
 8012a7e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a86:	f6fd ab68 	blt.w	801015a <iNemoEngine_API_Update+0x157a>
 8012a8a:	edd7 5a5c 	vldr	s11, [r7, #368]	@ 0x170
 8012a8e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a96:	f140 825f 	bpl.w	8012f58 <iNemoEngine_API_Update+0x4378>
 8012a9a:	ed97 3a5b 	vldr	s6, [r7, #364]	@ 0x16c
 8012a9e:	edd7 3a5d 	vldr	s7, [r7, #372]	@ 0x174
 8012aa2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012aa6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012aaa:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012aae:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012ab2:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012ab6:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012aba:	edd7 7a5e 	vldr	s15, [r7, #376]	@ 0x178
 8012abe:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ac6:	f6fd ab68 	blt.w	801019a <iNemoEngine_API_Update+0x15ba>
 8012aca:	edd7 5a60 	vldr	s11, [r7, #384]	@ 0x180
 8012ace:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ad6:	f140 82d6 	bpl.w	8013086 <iNemoEngine_API_Update+0x44a6>
 8012ada:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 8012ade:	ed97 5a61 	vldr	s10, [r7, #388]	@ 0x184
 8012ae2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012ae6:	ee35 5a63 	vsub.f32	s10, s10, s7
 8012aea:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012aee:	ee25 5a27 	vmul.f32	s10, s10, s15
 8012af2:	eec5 ea25 	vdiv.f32	s29, s10, s11
 8012af6:	ee7e eaa3 	vadd.f32	s29, s29, s7
 8012afa:	f7fd bb65 	b.w	80101c8 <iNemoEngine_API_Update+0x15e8>
 8012afe:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b06:	f57e aef1 	bpl.w	80118ec <iNemoEngine_API_Update+0x2d0c>
 8012b0a:	ed9f 4a2a 	vldr	s8, [pc, #168]	@ 8012bb4 <iNemoEngine_API_Update+0x3fd4>
 8012b0e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b16:	da03      	bge.n	8012b20 <iNemoEngine_API_Update+0x3f40>
 8012b18:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 8012b1c:	f7fe bef8 	b.w	8011910 <iNemoEngine_API_Update+0x2d30>
 8012b20:	ed9f 4a25 	vldr	s8, [pc, #148]	@ 8012bb8 <iNemoEngine_API_Update+0x3fd8>
 8012b24:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b2c:	f57e aef8 	bpl.w	8011920 <iNemoEngine_API_Update+0x2d40>
 8012b30:	ed9f 4a20 	vldr	s8, [pc, #128]	@ 8012bb4 <iNemoEngine_API_Update+0x3fd4>
 8012b34:	ed9f 3a21 	vldr	s6, [pc, #132]	@ 8012bbc <iNemoEngine_API_Update+0x3fdc>
 8012b38:	eddf 9a21 	vldr	s19, [pc, #132]	@ 8012bc0 <iNemoEngine_API_Update+0x3fe0>
 8012b3c:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012b40:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012b44:	ed9f 4a1f 	vldr	s8, [pc, #124]	@ 8012bc4 <iNemoEngine_API_Update+0x3fe4>
 8012b48:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b50:	f6fe aef8 	blt.w	8011944 <iNemoEngine_API_Update+0x2d64>
 8012b54:	ed9f 4a1c 	vldr	s8, [pc, #112]	@ 8012bc8 <iNemoEngine_API_Update+0x3fe8>
 8012b58:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b60:	f57e aef8 	bpl.w	8011954 <iNemoEngine_API_Update+0x2d74>
 8012b64:	ed9f 4a17 	vldr	s8, [pc, #92]	@ 8012bc4 <iNemoEngine_API_Update+0x3fe4>
 8012b68:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012b6c:	eeb1 3a04 	vmov.f32	s6, #20	@ 0x40a00000  5.0
 8012b70:	eef7 9a08 	vmov.f32	s19, #120	@ 0x3fc00000  1.5
 8012b74:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012b78:	ed9f 4a14 	vldr	s8, [pc, #80]	@ 8012bcc <iNemoEngine_API_Update+0x3fec>
 8012b7c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b84:	f6fe aef8 	blt.w	8011978 <iNemoEngine_API_Update+0x2d98>
 8012b88:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8012b8c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b94:	f57e aef7 	bpl.w	8011986 <iNemoEngine_API_Update+0x2da6>
 8012b98:	ed9f 4a0c 	vldr	s8, [pc, #48]	@ 8012bcc <iNemoEngine_API_Update+0x3fec>
 8012b9c:	ed9f 3a0c 	vldr	s6, [pc, #48]	@ 8012bd0 <iNemoEngine_API_Update+0x3ff0>
 8012ba0:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012ba4:	eef2 9a05 	vmov.f32	s19, #37	@ 0x41280000  10.5
 8012ba8:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012bac:	f7fe bef5 	b.w	801199a <iNemoEngine_API_Update+0x2dba>
 8012bb0:	40a00000 	.word	0x40a00000
 8012bb4:	3c75c28f 	.word	0x3c75c28f
 8012bb8:	3cf5c28f 	.word	0x3cf5c28f
 8012bbc:	40d5555a 	.word	0x40d5555a
 8012bc0:	3f866666 	.word	0x3f866666
 8012bc4:	3d4ccccd 	.word	0x3d4ccccd
 8012bc8:	3dcccccd 	.word	0x3dcccccd
 8012bcc:	3e4ccccd 	.word	0x3e4ccccd
 8012bd0:	43055555 	.word	0x43055555
 8012bd4:	43c7ffff 	.word	0x43c7ffff
 8012bd8:	3ecccccd 	.word	0x3ecccccd
 8012bdc:	3e999998 	.word	0x3e999998
 8012be0:	3f99999a 	.word	0x3f99999a
 8012be4:	42100000 	.word	0x42100000
 8012be8:	42c7ffff 	.word	0x42c7ffff
 8012bec:	3d088889 	.word	0x3d088889
 8012bf0:	3d0d3dcb 	.word	0x3d0d3dcb
 8012bf4:	3e4cccd0 	.word	0x3e4cccd0
 8012bf8:	3f8ccccd 	.word	0x3f8ccccd
 8012bfc:	edd7 5a36 	vldr	s11, [r7, #216]	@ 0xd8
 8012c00:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c08:	f140 8278 	bpl.w	80130fc <iNemoEngine_API_Update+0x451c>
 8012c0c:	ed97 3a35 	vldr	s6, [r7, #212]	@ 0xd4
 8012c10:	edd7 3a37 	vldr	s7, [r7, #220]	@ 0xdc
 8012c14:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012c18:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012c1c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012c20:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012c24:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012c28:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012c2c:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012c30:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c38:	f6fe acd2 	blt.w	80115e0 <iNemoEngine_API_Update+0x2a00>
 8012c3c:	edd7 5a3a 	vldr	s11, [r7, #232]	@ 0xe8
 8012c40:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c48:	f140 8178 	bpl.w	8012f3c <iNemoEngine_API_Update+0x435c>
 8012c4c:	ed97 3a39 	vldr	s6, [r7, #228]	@ 0xe4
 8012c50:	edd7 3a3b 	vldr	s7, [r7, #236]	@ 0xec
 8012c54:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012c58:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012c5c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012c60:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012c64:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012c68:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012c6c:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8012c70:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c78:	f6fe acd2 	blt.w	8011620 <iNemoEngine_API_Update+0x2a40>
 8012c7c:	edd7 5a3e 	vldr	s11, [r7, #248]	@ 0xf8
 8012c80:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c88:	f140 8154 	bpl.w	8012f34 <iNemoEngine_API_Update+0x4354>
 8012c8c:	ed97 3a3d 	vldr	s6, [r7, #244]	@ 0xf4
 8012c90:	edd7 3a3f 	vldr	s7, [r7, #252]	@ 0xfc
 8012c94:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012c98:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012c9c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012ca0:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012ca4:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012ca8:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012cac:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 8012cb0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cb8:	f6fe acd2 	blt.w	8011660 <iNemoEngine_API_Update+0x2a80>
 8012cbc:	edd7 5a42 	vldr	s11, [r7, #264]	@ 0x108
 8012cc0:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cc8:	f140 8130 	bpl.w	8012f2c <iNemoEngine_API_Update+0x434c>
 8012ccc:	ed97 3a41 	vldr	s6, [r7, #260]	@ 0x104
 8012cd0:	edd7 3a43 	vldr	s7, [r7, #268]	@ 0x10c
 8012cd4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012cd8:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012cdc:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012ce0:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012ce4:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012ce8:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012cec:	edd7 7a44 	vldr	s15, [r7, #272]	@ 0x110
 8012cf0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cf8:	f6fe acd2 	blt.w	80116a0 <iNemoEngine_API_Update+0x2ac0>
 8012cfc:	edd7 5a46 	vldr	s11, [r7, #280]	@ 0x118
 8012d00:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d08:	f140 8109 	bpl.w	8012f1e <iNemoEngine_API_Update+0x433e>
 8012d0c:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 8012d10:	ed97 5a47 	vldr	s10, [r7, #284]	@ 0x11c
 8012d14:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012d18:	ee35 5a63 	vsub.f32	s10, s10, s7
 8012d1c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012d20:	ee65 7a27 	vmul.f32	s15, s10, s15
 8012d24:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 8012d28:	ee39 9a23 	vadd.f32	s18, s18, s7
 8012d2c:	f7fd b97f 	b.w	801002e <iNemoEngine_API_Update+0x144e>
 8012d30:	eeb0 ba6a 	vmov.f32	s22, s21
 8012d34:	f7fc bac7 	b.w	800f2c6 <iNemoEngine_API_Update+0x6e6>
 8012d38:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8012d3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d40:	dd45      	ble.n	8012dce <iNemoEngine_API_Update+0x41ee>
 8012d42:	ed5f 7a5c 	vldr	s15, [pc, #-368]	@ 8012bd4 <iNemoEngine_API_Update+0x3ff4>
 8012d46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d4e:	f140 80d7 	bpl.w	8012f00 <iNemoEngine_API_Update+0x4320>
 8012d52:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012d56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d5e:	f140 80bc 	bpl.w	8012eda <iNemoEngine_API_Update+0x42fa>
 8012d62:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
 8012d66:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d6e:	da33      	bge.n	8012dd8 <iNemoEngine_API_Update+0x41f8>
 8012d70:	ed1f 6a60 	vldr	s12, [pc, #-384]	@ 8012bf4 <iNemoEngine_API_Update+0x4014>
 8012d74:	eee6 7a86 	vfma.f32	s15, s13, s12
 8012d78:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 8012d7c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d84:	db39      	blt.n	8012dfa <iNemoEngine_API_Update+0x421a>
 8012d86:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 8012be4 <iNemoEngine_API_Update+0x4004>
 8012d8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d92:	d539      	bpl.n	8012e08 <iNemoEngine_API_Update+0x4228>
 8012d94:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8012d98:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8012d9c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8012da0:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8012da4:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012da8:	ed1f 6a71 	vldr	s12, [pc, #-452]	@ 8012be8 <iNemoEngine_API_Update+0x4008>
 8012dac:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012db4:	db09      	blt.n	8012dca <iNemoEngine_API_Update+0x41ea>
 8012db6:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 8012dba:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8012dbe:	ed1f 6a7a 	vldr	s12, [pc, #-488]	@ 8012bd8 <iNemoEngine_API_Update+0x3ff8>
 8012dc2:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8012dc6:	eee6 7a86 	vfma.f32	s15, s13, s12
 8012dca:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8012dce:	2300      	movs	r3, #0
 8012dd0:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8012dd4:	f7fe b9a0 	b.w	8011118 <iNemoEngine_API_Update+0x2538>
 8012dd8:	eef3 7a00 	vmov.f32	s15, #48	@ 0x41800000  16.0
 8012ddc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012de4:	d5cf      	bpl.n	8012d86 <iNemoEngine_API_Update+0x41a6>
 8012de6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8012dea:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8012dee:	ed5f 5a85 	vldr	s11, [pc, #-532]	@ 8012bdc <iNemoEngine_API_Update+0x3ffc>
 8012df2:	ed5f 7a85 	vldr	s15, [pc, #-532]	@ 8012be0 <iNemoEngine_API_Update+0x4000>
 8012df6:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012dfa:	ed1f 6a86 	vldr	s12, [pc, #-536]	@ 8012be4 <iNemoEngine_API_Update+0x4004>
 8012dfe:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e06:	dbcf      	blt.n	8012da8 <iNemoEngine_API_Update+0x41c8>
 8012e08:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 8012be8 <iNemoEngine_API_Update+0x4008>
 8012e0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e14:	d5cf      	bpl.n	8012db6 <iNemoEngine_API_Update+0x41d6>
 8012e16:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8012e1a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8012e1e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012e22:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8012e26:	eee6 7a86 	vfma.f32	s15, s13, s12
 8012e2a:	e7ce      	b.n	8012dca <iNemoEngine_API_Update+0x41ea>
 8012e2c:	ed1f 4a91 	vldr	s8, [pc, #-580]	@ 8012bec <iNemoEngine_API_Update+0x400c>
 8012e30:	ed5f 5a91 	vldr	s11, [pc, #-580]	@ 8012bf0 <iNemoEngine_API_Update+0x4010>
 8012e34:	ac4d      	add	r4, sp, #308	@ 0x134
 8012e36:	f04f 31ff 	mov.w	r1, #4294967295
 8012e3a:	edd0 7a7c 	vldr	s15, [r0, #496]	@ 0x1f0
 8012e3e:	f5a0 73ae 	sub.w	r3, r0, #348	@ 0x15c
 8012e42:	3101      	adds	r1, #1
 8012e44:	eeb0 7a67 	vmov.f32	s14, s15
 8012e48:	461a      	mov	r2, r3
 8012e4a:	ed92 6ad6 	vldr	s12, [r2, #856]	@ 0x358
 8012e4e:	320c      	adds	r2, #12
 8012e50:	4290      	cmp	r0, r2
 8012e52:	ee37 7a06 	vadd.f32	s14, s14, s12
 8012e56:	d1f8      	bne.n	8012e4a <iNemoEngine_API_Update+0x426a>
 8012e58:	ee27 7a04 	vmul.f32	s14, s14, s8
 8012e5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012e60:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012e64:	ed93 6ad6 	vldr	s12, [r3, #856]	@ 0x358
 8012e68:	330c      	adds	r3, #12
 8012e6a:	ee36 6a47 	vsub.f32	s12, s12, s14
 8012e6e:	4298      	cmp	r0, r3
 8012e70:	eee6 7a06 	vfma.f32	s15, s12, s12
 8012e74:	d1f6      	bne.n	8012e64 <iNemoEngine_API_Update+0x4284>
 8012e76:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8012e7a:	2902      	cmp	r1, #2
 8012e7c:	f100 0004 	add.w	r0, r0, #4
 8012e80:	ece4 7a01 	vstmia	r4!, {s15}
 8012e84:	d1d9      	bne.n	8012e3a <iNemoEngine_API_Update+0x425a>
 8012e86:	ed9d 6a4d 	vldr	s12, [sp, #308]	@ 0x134
 8012e8a:	eddd 7a4e 	vldr	s15, [sp, #312]	@ 0x138
 8012e8e:	ed9d 7a4f 	vldr	s14, [sp, #316]	@ 0x13c
 8012e92:	eef1 3ac6 	vsqrt.f32	s7, s12
 8012e96:	eeb1 4ae7 	vsqrt.f32	s8, s15
 8012e9a:	eef1 5ac7 	vsqrt.f32	s11, s14
 8012e9e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8012ea2:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 8012ea6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012eaa:	edcd 3a4d 	vstr	s7, [sp, #308]	@ 0x134
 8012eae:	eef4 7ac6 	vcmpe.f32	s15, s12
 8012eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012eb6:	ed8d 4a4e 	vstr	s8, [sp, #312]	@ 0x138
 8012eba:	edcd 5a4f 	vstr	s11, [sp, #316]	@ 0x13c
 8012ebe:	f57e a98e 	bpl.w	80111de <iNemoEngine_API_Update+0x25fe>
 8012ec2:	2300      	movs	r3, #0
 8012ec4:	edcd 4a9f 	vstr	s9, [sp, #636]	@ 0x27c
 8012ec8:	ed8d 5aa0 	vstr	s10, [sp, #640]	@ 0x280
 8012ecc:	edcd 6aa1 	vstr	s13, [sp, #644]	@ 0x284
 8012ed0:	707b      	strb	r3, [r7, #1]
 8012ed2:	9b03      	ldr	r3, [sp, #12]
 8012ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ed6:	f7fd bf6d 	b.w	8010db4 <iNemoEngine_API_Update+0x21d4>
 8012eda:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 8012ede:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ee6:	f57f af77 	bpl.w	8012dd8 <iNemoEngine_API_Update+0x41f8>
 8012eea:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012eee:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8012ef2:	ed5f 5ac0 	vldr	s11, [pc, #-768]	@ 8012bf4 <iNemoEngine_API_Update+0x4014>
 8012ef6:	ed5f 7ac0 	vldr	s15, [pc, #-768]	@ 8012bf8 <iNemoEngine_API_Update+0x4018>
 8012efa:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012efe:	e73b      	b.n	8012d78 <iNemoEngine_API_Update+0x4198>
 8012f00:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 8012f04:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8012f08:	e761      	b.n	8012dce <iNemoEngine_API_Update+0x41ee>
 8012f0a:	eef0 7a65 	vmov.f32	s15, s11
 8012f0e:	f7fd b90c 	b.w	801012a <iNemoEngine_API_Update+0x154a>
 8012f12:	eef0 7a65 	vmov.f32	s15, s11
 8012f16:	e6d1      	b.n	8012cbc <iNemoEngine_API_Update+0x40dc>
 8012f18:	eef0 7a65 	vmov.f32	s15, s11
 8012f1c:	e6ae      	b.n	8012c7c <iNemoEngine_API_Update+0x409c>
 8012f1e:	eef0 7a65 	vmov.f32	s15, s11
 8012f22:	f7fe bbc5 	b.w	80116b0 <iNemoEngine_API_Update+0x2ad0>
 8012f26:	eef0 7a65 	vmov.f32	s15, s11
 8012f2a:	e687      	b.n	8012c3c <iNemoEngine_API_Update+0x405c>
 8012f2c:	eef0 7a65 	vmov.f32	s15, s11
 8012f30:	f7fe bb9e 	b.w	8011670 <iNemoEngine_API_Update+0x2a90>
 8012f34:	eef0 7a65 	vmov.f32	s15, s11
 8012f38:	f7fe bb7a 	b.w	8011630 <iNemoEngine_API_Update+0x2a50>
 8012f3c:	eef0 7a65 	vmov.f32	s15, s11
 8012f40:	f7fe bb56 	b.w	80115f0 <iNemoEngine_API_Update+0x2a10>
 8012f44:	eef0 7a65 	vmov.f32	s15, s11
 8012f48:	f7fd b8cf 	b.w	80100ea <iNemoEngine_API_Update+0x150a>
 8012f4c:	eef0 7a65 	vmov.f32	s15, s11
 8012f50:	e59b      	b.n	8012a8a <iNemoEngine_API_Update+0x3eaa>
 8012f52:	eef0 7a65 	vmov.f32	s15, s11
 8012f56:	e5b8      	b.n	8012aca <iNemoEngine_API_Update+0x3eea>
 8012f58:	eef0 7a65 	vmov.f32	s15, s11
 8012f5c:	f7fd b905 	b.w	801016a <iNemoEngine_API_Update+0x158a>
 8012f60:	eef0 aa69 	vmov.f32	s21, s19
 8012f64:	eeb0 ba69 	vmov.f32	s22, s19
 8012f68:	f7fc b9ad 	b.w	800f2c6 <iNemoEngine_API_Update+0x6e6>
 8012f6c:	2a00      	cmp	r2, #0
 8012f6e:	f73e a94d 	bgt.w	801120c <iNemoEngine_API_Update+0x262c>
 8012f72:	ed9d 5a8d 	vldr	s10, [sp, #564]	@ 0x234
 8012f76:	ed9d 6a8e 	vldr	s12, [sp, #568]	@ 0x238
 8012f7a:	eddd 7a8f 	vldr	s15, [sp, #572]	@ 0x23c
 8012f7e:	eef1 5a00 	vmov.f32	s11, #16	@ 0x40800000  4.0
 8012f82:	ee25 5a25 	vmul.f32	s10, s10, s11
 8012f86:	ee26 6a25 	vmul.f32	s12, s12, s11
 8012f8a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8012f8e:	ed8d 5a8d 	vstr	s10, [sp, #564]	@ 0x234
 8012f92:	ed8d 6a8e 	vstr	s12, [sp, #568]	@ 0x238
 8012f96:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 8012f9a:	f7fd bbfa 	b.w	8010792 <iNemoEngine_API_Update+0x1bb2>
 8012f9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012fa0:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8012fa4:	2a01      	cmp	r2, #1
 8012fa6:	d002      	beq.n	8012fae <iNemoEngine_API_Update+0x43ce>
 8012fa8:	2301      	movs	r3, #1
 8012faa:	f7fe b84a 	b.w	8011042 <iNemoEngine_API_Update+0x2462>
 8012fae:	2b0a      	cmp	r3, #10
 8012fb0:	d01b      	beq.n	8012fea <iNemoEngine_API_Update+0x440a>
 8012fb2:	eddf 7a6f 	vldr	s15, [pc, #444]	@ 8013170 <iNemoEngine_API_Update+0x4590>
 8012fb6:	3301      	adds	r3, #1
 8012fb8:	eef4 9ae7 	vcmpe.f32	s19, s15
 8012fbc:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 8012fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fc4:	f04f 0300 	mov.w	r3, #0
 8012fc8:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012fcc:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8012fd0:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012fd4:	da32      	bge.n	801303c <iNemoEngine_API_Update+0x445c>
 8012fd6:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8012fda:	2b31      	cmp	r3, #49	@ 0x31
 8012fdc:	f63e a942 	bhi.w	8011264 <iNemoEngine_API_Update+0x2684>
 8012fe0:	3301      	adds	r3, #1
 8012fe2:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8012fe6:	f7fe b93d 	b.w	8011264 <iNemoEngine_API_Update+0x2684>
 8012fea:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8012fee:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 8012ff2:	f88d 2118 	strb.w	r2, [sp, #280]	@ 0x118
 8012ff6:	3301      	adds	r3, #1
 8012ff8:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012ffc:	787b      	ldrb	r3, [r7, #1]
 8012ffe:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 8013002:	f240 1201 	movw	r2, #257	@ 0x101
 8013006:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 801300a:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 801300e:	f8ad 2116 	strh.w	r2, [sp, #278]	@ 0x116
 8013012:	b13b      	cbz	r3, 8013024 <iNemoEngine_API_Update+0x4444>
 8013014:	2300      	movs	r3, #0
 8013016:	edc7 fa6f 	vstr	s31, [r7, #444]	@ 0x1bc
 801301a:	ed87 fa70 	vstr	s30, [r7, #448]	@ 0x1c0
 801301e:	edc7 7a71 	vstr	s15, [r7, #452]	@ 0x1c4
 8013022:	707b      	strb	r3, [r7, #1]
 8013024:	eddf 7a52 	vldr	s15, [pc, #328]	@ 8013170 <iNemoEngine_API_Update+0x4590>
 8013028:	eef4 9ae7 	vcmpe.f32	s19, s15
 801302c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013030:	db08      	blt.n	8013044 <iNemoEngine_API_Update+0x4464>
 8013032:	2300      	movs	r3, #0
 8013034:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8013038:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 801303c:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8013040:	f7fe b910 	b.w	8011264 <iNemoEngine_API_Update+0x2684>
 8013044:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8013048:	2b31      	cmp	r3, #49	@ 0x31
 801304a:	f63e a90b 	bhi.w	8011264 <iNemoEngine_API_Update+0x2684>
 801304e:	3301      	adds	r3, #1
 8013050:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8013054:	2300      	movs	r3, #0
 8013056:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 801305a:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 801305e:	f7fe b901 	b.w	8011264 <iNemoEngine_API_Update+0x2684>
 8013062:	eef0 7a65 	vmov.f32	s15, s11
 8013066:	e649      	b.n	8012cfc <iNemoEngine_API_Update+0x411c>
 8013068:	eef0 7a65 	vmov.f32	s15, s11
 801306c:	e4cd      	b.n	8012a0a <iNemoEngine_API_Update+0x3e2a>
 801306e:	eef0 7a65 	vmov.f32	s15, s11
 8013072:	f7fd b81a 	b.w	80100aa <iNemoEngine_API_Update+0x14ca>
 8013076:	eef0 7a65 	vmov.f32	s15, s11
 801307a:	e4e6      	b.n	8012a4a <iNemoEngine_API_Update+0x3e6a>
 801307c:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 8013080:	930e      	str	r3, [sp, #56]	@ 0x38
 8013082:	f7fc b8ba 	b.w	800f1fa <iNemoEngine_API_Update+0x61a>
 8013086:	eef0 7a65 	vmov.f32	s15, s11
 801308a:	f7fd b88d 	b.w	80101a8 <iNemoEngine_API_Update+0x15c8>
 801308e:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 8013092:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 8013096:	2b27      	cmp	r3, #39	@ 0x27
 8013098:	f8b7 31a8 	ldrh.w	r3, [r7, #424]	@ 0x1a8
 801309c:	f103 0301 	add.w	r3, r3, #1
 80130a0:	bf98      	it	ls
 80130a2:	eef0 fa64 	vmovls.f32	s31, s9
 80130a6:	bf98      	it	ls
 80130a8:	eeb0 fa45 	vmovls.f32	s30, s10
 80130ac:	bf98      	it	ls
 80130ae:	eef0 7a66 	vmovls.f32	s15, s13
 80130b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80130b6:	f04f 0201 	mov.w	r2, #1
 80130ba:	bf14      	ite	ne
 80130bc:	b29b      	uxthne	r3, r3
 80130be:	f64f 73ff 	movweq	r3, #65535	@ 0xffff
 80130c2:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 80130c6:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 80130ca:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 80130ce:	f887 21a3 	strb.w	r2, [r7, #419]	@ 0x1a3
 80130d2:	f8a7 31a8 	strh.w	r3, [r7, #424]	@ 0x1a8
 80130d6:	e6fc      	b.n	8012ed2 <iNemoEngine_API_Update+0x42f2>
 80130d8:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 80130dc:	f7fe bdce 	b.w	8011c7c <iNemoEngine_API_Update+0x309c>
 80130e0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80130e4:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 80130e8:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 80130ec:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 80130f0:	f7fe b812 	b.w	8011118 <iNemoEngine_API_Update+0x2538>
 80130f4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80130f8:	f7ff ba35 	b.w	8012566 <iNemoEngine_API_Update+0x3986>
 80130fc:	eef0 7a65 	vmov.f32	s15, s11
 8013100:	f7fe ba56 	b.w	80115b0 <iNemoEngine_API_Update+0x29d0>
 8013104:	eef0 5a47 	vmov.f32	s11, s14
 8013108:	eeb0 6a67 	vmov.f32	s12, s15
 801310c:	eeb0 7a66 	vmov.f32	s14, s13
 8013110:	4619      	mov	r1, r3
 8013112:	465c      	mov	r4, fp
 8013114:	46b1      	mov	r9, r6
 8013116:	edd0 7a00 	vldr	s15, [r0]
 801311a:	eef0 6a65 	vmov.f32	s13, s11
 801311e:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8013122:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8013126:	ea4f 068e 	mov.w	r6, lr, lsl #2
 801312a:	f7ff bb20 	b.w	801276e <iNemoEngine_API_Update+0x3b8e>
 801312e:	2306      	movs	r3, #6
 8013130:	2608      	movs	r6, #8
 8013132:	2204      	movs	r2, #4
 8013134:	2402      	movs	r4, #2
 8013136:	9306      	str	r3, [sp, #24]
 8013138:	f04f 0e07 	mov.w	lr, #7
 801313c:	2105      	movs	r1, #5
 801313e:	4630      	mov	r0, r6
 8013140:	4691      	mov	r9, r2
 8013142:	2300      	movs	r3, #0
 8013144:	f04f 0c01 	mov.w	ip, #1
 8013148:	9404      	str	r4, [sp, #16]
 801314a:	f7ff baa8 	b.w	801269e <iNemoEngine_API_Update+0x3abe>
 801314e:	2104      	movs	r1, #4
 8013150:	2301      	movs	r3, #1
 8013152:	2203      	movs	r2, #3
 8013154:	2607      	movs	r6, #7
 8013156:	f04f 0e06 	mov.w	lr, #6
 801315a:	4608      	mov	r0, r1
 801315c:	f04f 0c00 	mov.w	ip, #0
 8013160:	9304      	str	r3, [sp, #16]
 8013162:	f7ff ba8d 	b.w	8012680 <iNemoEngine_API_Update+0x3aa0>
 8013166:	eddf 9a03 	vldr	s19, [pc, #12]	@ 8013174 <iNemoEngine_API_Update+0x4594>
 801316a:	f7fb be94 	b.w	800ee96 <iNemoEngine_API_Update+0x2b6>
 801316e:	bf00      	nop
 8013170:	42480000 	.word	0x42480000
 8013174:	00000000 	.word	0x00000000

08013178 <MotionFX_GetStateSize>:
 8013178:	f44f 6018 	mov.w	r0, #2432	@ 0x980
 801317c:	4770      	bx	lr
 801317e:	bf00      	nop

08013180 <MotionFX_initialize>:
 8013180:	4a4b      	ldr	r2, [pc, #300]	@ (80132b0 <MotionFX_initialize+0x130>)
 8013182:	6813      	ldr	r3, [r2, #0]
 8013184:	f04f 2ce0 	mov.w	ip, #3758153728	@ 0xe000e000
 8013188:	f023 0301 	bic.w	r3, r3, #1
 801318c:	b530      	push	{r4, r5, lr}
 801318e:	6013      	str	r3, [r2, #0]
 8013190:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 8013194:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
 8013198:	400b      	ands	r3, r1
 801319a:	f24c 2240 	movw	r2, #49728	@ 0xc240
 801319e:	4293      	cmp	r3, r2
 80131a0:	b085      	sub	sp, #20
 80131a2:	4604      	mov	r4, r0
 80131a4:	d013      	beq.n	80131ce <MotionFX_initialize+0x4e>
 80131a6:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 80131aa:	f24c 2270 	movw	r2, #49776	@ 0xc270
 80131ae:	400b      	ands	r3, r1
 80131b0:	4293      	cmp	r3, r2
 80131b2:	d00c      	beq.n	80131ce <MotionFX_initialize+0x4e>
 80131b4:	4a3f      	ldr	r2, [pc, #252]	@ (80132b4 <MotionFX_initialize+0x134>)
 80131b6:	2301      	movs	r3, #1
 80131b8:	6093      	str	r3, [r2, #8]
 80131ba:	6893      	ldr	r3, [r2, #8]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d1fc      	bne.n	80131ba <MotionFX_initialize+0x3a>
 80131c0:	4b3d      	ldr	r3, [pc, #244]	@ (80132b8 <MotionFX_initialize+0x138>)
 80131c2:	6013      	str	r3, [r2, #0]
 80131c4:	6812      	ldr	r2, [r2, #0]
 80131c6:	4b3d      	ldr	r3, [pc, #244]	@ (80132bc <MotionFX_initialize+0x13c>)
 80131c8:	429a      	cmp	r2, r3
 80131ca:	d02c      	beq.n	8013226 <MotionFX_initialize+0xa6>
 80131cc:	e7fe      	b.n	80131cc <MotionFX_initialize+0x4c>
 80131ce:	4b3c      	ldr	r3, [pc, #240]	@ (80132c0 <MotionFX_initialize+0x140>)
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d1ee      	bne.n	80131b4 <MotionFX_initialize+0x34>
 80131d6:	4a3b      	ldr	r2, [pc, #236]	@ (80132c4 <MotionFX_initialize+0x144>)
 80131d8:	6813      	ldr	r3, [r2, #0]
 80131da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80131de:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 80131e2:	d054      	beq.n	801328e <MotionFX_initialize+0x10e>
 80131e4:	6813      	ldr	r3, [r2, #0]
 80131e6:	f240 4183 	movw	r1, #1155	@ 0x483
 80131ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80131ee:	428b      	cmp	r3, r1
 80131f0:	d04d      	beq.n	801328e <MotionFX_initialize+0x10e>
 80131f2:	6813      	ldr	r3, [r2, #0]
 80131f4:	f240 4285 	movw	r2, #1157	@ 0x485
 80131f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80131fc:	4293      	cmp	r3, r2
 80131fe:	d046      	beq.n	801328e <MotionFX_initialize+0x10e>
 8013200:	4b31      	ldr	r3, [pc, #196]	@ (80132c8 <MotionFX_initialize+0x148>)
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013208:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 801320c:	d1d2      	bne.n	80131b4 <MotionFX_initialize+0x34>
 801320e:	4a2f      	ldr	r2, [pc, #188]	@ (80132cc <MotionFX_initialize+0x14c>)
 8013210:	2301      	movs	r3, #1
 8013212:	6093      	str	r3, [r2, #8]
 8013214:	6893      	ldr	r3, [r2, #8]
 8013216:	2b00      	cmp	r3, #0
 8013218:	d1fc      	bne.n	8013214 <MotionFX_initialize+0x94>
 801321a:	4b27      	ldr	r3, [pc, #156]	@ (80132b8 <MotionFX_initialize+0x138>)
 801321c:	6013      	str	r3, [r2, #0]
 801321e:	6812      	ldr	r2, [r2, #0]
 8013220:	4b26      	ldr	r3, [pc, #152]	@ (80132bc <MotionFX_initialize+0x13c>)
 8013222:	429a      	cmp	r2, r3
 8013224:	d1d2      	bne.n	80131cc <MotionFX_initialize+0x4c>
 8013226:	4b2a      	ldr	r3, [pc, #168]	@ (80132d0 <MotionFX_initialize+0x150>)
 8013228:	4a2a      	ldr	r2, [pc, #168]	@ (80132d4 <MotionFX_initialize+0x154>)
 801322a:	9303      	str	r3, [sp, #12]
 801322c:	2501      	movs	r5, #1
 801322e:	4620      	mov	r0, r4
 8013230:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8013234:	f882 53c4 	strb.w	r5, [r2, #964]	@ 0x3c4
 8013238:	f7fb f9e8 	bl	800e60c <MFX_emptyAttitude>
 801323c:	a901      	add	r1, sp, #4
 801323e:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 8013242:	f7f9 ff45 	bl	800d0d0 <updateOrientation>
 8013246:	a903      	add	r1, sp, #12
 8013248:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 801324c:	f7f9 ff40 	bl	800d0d0 <updateOrientation>
 8013250:	a902      	add	r1, sp, #8
 8013252:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 8013256:	f7f9 ff3b 	bl	800d0d0 <updateOrientation>
 801325a:	4b1f      	ldr	r3, [pc, #124]	@ (80132d8 <MotionFX_initialize+0x158>)
 801325c:	491f      	ldr	r1, [pc, #124]	@ (80132dc <MotionFX_initialize+0x15c>)
 801325e:	61a3      	str	r3, [r4, #24]
 8013260:	4b1f      	ldr	r3, [pc, #124]	@ (80132e0 <MotionFX_initialize+0x160>)
 8013262:	4a20      	ldr	r2, [pc, #128]	@ (80132e4 <MotionFX_initialize+0x164>)
 8013264:	62a1      	str	r1, [r4, #40]	@ 0x28
 8013266:	6223      	str	r3, [r4, #32]
 8013268:	491f      	ldr	r1, [pc, #124]	@ (80132e8 <MotionFX_initialize+0x168>)
 801326a:	61e2      	str	r2, [r4, #28]
 801326c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013270:	f04f 507f 	mov.w	r0, #1069547520	@ 0x3fc00000
 8013274:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8013278:	8723      	strh	r3, [r4, #56]	@ 0x38
 801327a:	f240 1301 	movw	r3, #257	@ 0x101
 801327e:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8013280:	6361      	str	r1, [r4, #52]	@ 0x34
 8013282:	80a2      	strh	r2, [r4, #4]
 8013284:	f8a4 300d 	strh.w	r3, [r4, #13]
 8013288:	73e5      	strb	r5, [r4, #15]
 801328a:	b005      	add	sp, #20
 801328c:	bd30      	pop	{r4, r5, pc}
 801328e:	4a17      	ldr	r2, [pc, #92]	@ (80132ec <MotionFX_initialize+0x16c>)
 8013290:	2301      	movs	r3, #1
 8013292:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8013296:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 801329a:	2b00      	cmp	r3, #0
 801329c:	d1fb      	bne.n	8013296 <MotionFX_initialize+0x116>
 801329e:	4b06      	ldr	r3, [pc, #24]	@ (80132b8 <MotionFX_initialize+0x138>)
 80132a0:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 80132a4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 80132a8:	4b04      	ldr	r3, [pc, #16]	@ (80132bc <MotionFX_initialize+0x13c>)
 80132aa:	429a      	cmp	r2, r3
 80132ac:	d0bb      	beq.n	8013226 <MotionFX_initialize+0xa6>
 80132ae:	e78d      	b.n	80131cc <MotionFX_initialize+0x4c>
 80132b0:	e0002000 	.word	0xe0002000
 80132b4:	40023000 	.word	0x40023000
 80132b8:	f407a5c2 	.word	0xf407a5c2
 80132bc:	b5e8b5cd 	.word	0xb5e8b5cd
 80132c0:	e0042000 	.word	0xe0042000
 80132c4:	5c001000 	.word	0x5c001000
 80132c8:	50081000 	.word	0x50081000
 80132cc:	4c004000 	.word	0x4c004000
 80132d0:	00756e65 	.word	0x00756e65
 80132d4:	20000184 	.word	0x20000184
 80132d8:	3a51b717 	.word	0x3a51b717
 80132dc:	3f666666 	.word	0x3f666666
 80132e0:	3b378034 	.word	0x3b378034
 80132e4:	3a378034 	.word	0x3a378034
 80132e8:	3f2ac083 	.word	0x3f2ac083
 80132ec:	58024000 	.word	0x58024000

080132f0 <MotionFX_setKnobs>:
 80132f0:	4b24      	ldr	r3, [pc, #144]	@ (8013384 <MotionFX_setKnobs+0x94>)
 80132f2:	f893 23c4 	ldrb.w	r2, [r3, #964]	@ 0x3c4
 80132f6:	b902      	cbnz	r2, 80132fa <MotionFX_setKnobs+0xa>
 80132f8:	4770      	bx	lr
 80132fa:	460b      	mov	r3, r1
 80132fc:	2900      	cmp	r1, #0
 80132fe:	d0fb      	beq.n	80132f8 <MotionFX_setKnobs+0x8>
 8013300:	b510      	push	{r4, lr}
 8013302:	4604      	mov	r4, r0
 8013304:	689a      	ldr	r2, [r3, #8]
 8013306:	6808      	ldr	r0, [r1, #0]
 8013308:	6849      	ldr	r1, [r1, #4]
 801330a:	62e1      	str	r1, [r4, #44]	@ 0x2c
 801330c:	62a0      	str	r0, [r4, #40]	@ 0x28
 801330e:	6362      	str	r2, [r4, #52]	@ 0x34
 8013310:	7b1a      	ldrb	r2, [r3, #12]
 8013312:	7162      	strb	r2, [r4, #5]
 8013314:	6918      	ldr	r0, [r3, #16]
 8013316:	6959      	ldr	r1, [r3, #20]
 8013318:	699a      	ldr	r2, [r3, #24]
 801331a:	6222      	str	r2, [r4, #32]
 801331c:	61a0      	str	r0, [r4, #24]
 801331e:	61e1      	str	r1, [r4, #28]
 8013320:	7f1a      	ldrb	r2, [r3, #28]
 8013322:	7122      	strb	r2, [r4, #4]
 8013324:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8013328:	f884 2038 	strb.w	r2, [r4, #56]	@ 0x38
 801332c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801332e:	f884 2978 	strb.w	r2, [r4, #2424]	@ 0x978
 8013332:	b084      	sub	sp, #16
 8013334:	f8b3 101d 	ldrh.w	r1, [r3, #29]
 8013338:	7fda      	ldrb	r2, [r3, #31]
 801333a:	f88d 2006 	strb.w	r2, [sp, #6]
 801333e:	f8ad 1004 	strh.w	r1, [sp, #4]
 8013342:	f8b3 2021 	ldrh.w	r2, [r3, #33]	@ 0x21
 8013346:	f8ad 2008 	strh.w	r2, [sp, #8]
 801334a:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 801334e:	f88d 200a 	strb.w	r2, [sp, #10]
 8013352:	f8b3 2025 	ldrh.w	r2, [r3, #37]	@ 0x25
 8013356:	f8ad 200c 	strh.w	r2, [sp, #12]
 801335a:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 801335e:	f88d 300e 	strb.w	r3, [sp, #14]
 8013362:	a901      	add	r1, sp, #4
 8013364:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 8013368:	f7f9 feb2 	bl	800d0d0 <updateOrientation>
 801336c:	a903      	add	r1, sp, #12
 801336e:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 8013372:	f7f9 fead 	bl	800d0d0 <updateOrientation>
 8013376:	a902      	add	r1, sp, #8
 8013378:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 801337c:	f7f9 fea8 	bl	800d0d0 <updateOrientation>
 8013380:	b004      	add	sp, #16
 8013382:	bd10      	pop	{r4, pc}
 8013384:	20000184 	.word	0x20000184

08013388 <MotionFX_getKnobs>:
 8013388:	4b1d      	ldr	r3, [pc, #116]	@ (8013400 <MotionFX_getKnobs+0x78>)
 801338a:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 801338e:	b903      	cbnz	r3, 8013392 <MotionFX_getKnobs+0xa>
 8013390:	4770      	bx	lr
 8013392:	460a      	mov	r2, r1
 8013394:	2900      	cmp	r1, #0
 8013396:	d0fb      	beq.n	8013390 <MotionFX_getKnobs+0x8>
 8013398:	b510      	push	{r4, lr}
 801339a:	4604      	mov	r4, r0
 801339c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 801339e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80133a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80133a2:	6093      	str	r3, [r2, #8]
 80133a4:	6010      	str	r0, [r2, #0]
 80133a6:	6051      	str	r1, [r2, #4]
 80133a8:	7963      	ldrb	r3, [r4, #5]
 80133aa:	7313      	strb	r3, [r2, #12]
 80133ac:	69a0      	ldr	r0, [r4, #24]
 80133ae:	69e1      	ldr	r1, [r4, #28]
 80133b0:	6a23      	ldr	r3, [r4, #32]
 80133b2:	6193      	str	r3, [r2, #24]
 80133b4:	6110      	str	r0, [r2, #16]
 80133b6:	6151      	str	r1, [r2, #20]
 80133b8:	7923      	ldrb	r3, [r4, #4]
 80133ba:	7713      	strb	r3, [r2, #28]
 80133bc:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80133c0:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
 80133c4:	f894 3978 	ldrb.w	r3, [r4, #2424]	@ 0x978
 80133c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80133ca:	f102 011d 	add.w	r1, r2, #29
 80133ce:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 80133d2:	f7f9 fd13 	bl	800cdfc <findAxis>
 80133d6:	f102 0121 	add.w	r1, r2, #33	@ 0x21
 80133da:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 80133de:	f7f9 fd0d 	bl	800cdfc <findAxis>
 80133e2:	f102 0125 	add.w	r1, r2, #37	@ 0x25
 80133e6:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 80133ea:	f7f9 fd07 	bl	800cdfc <findAxis>
 80133ee:	2300      	movs	r3, #0
 80133f0:	f882 3020 	strb.w	r3, [r2, #32]
 80133f4:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
 80133f8:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 80133fc:	bd10      	pop	{r4, pc}
 80133fe:	bf00      	nop
 8013400:	20000184 	.word	0x20000184

08013404 <MotionFX_enable_6X>:
 8013404:	4b0e      	ldr	r3, [pc, #56]	@ (8013440 <MotionFX_enable_6X+0x3c>)
 8013406:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 801340a:	b903      	cbnz	r3, 801340e <MotionFX_enable_6X+0xa>
 801340c:	4770      	bx	lr
 801340e:	2900      	cmp	r1, #0
 8013410:	d0fc      	beq.n	801340c <MotionFX_enable_6X+0x8>
 8013412:	b530      	push	{r4, r5, lr}
 8013414:	1d05      	adds	r5, r0, #4
 8013416:	b099      	sub	sp, #100	@ 0x64
 8013418:	4604      	mov	r4, r0
 801341a:	4629      	mov	r1, r5
 801341c:	225c      	movs	r2, #92	@ 0x5c
 801341e:	a801      	add	r0, sp, #4
 8013420:	f000 f96e 	bl	8013700 <memcpy>
 8013424:	4620      	mov	r0, r4
 8013426:	f7fb f8f1 	bl	800e60c <MFX_emptyAttitude>
 801342a:	225c      	movs	r2, #92	@ 0x5c
 801342c:	a901      	add	r1, sp, #4
 801342e:	4628      	mov	r0, r5
 8013430:	f000 f966 	bl	8013700 <memcpy>
 8013434:	2300      	movs	r3, #0
 8013436:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 801343a:	7363      	strb	r3, [r4, #13]
 801343c:	b019      	add	sp, #100	@ 0x64
 801343e:	bd30      	pop	{r4, r5, pc}
 8013440:	20000184 	.word	0x20000184

08013444 <MotionFX_enable_9X>:
 8013444:	4b0e      	ldr	r3, [pc, #56]	@ (8013480 <MotionFX_enable_9X+0x3c>)
 8013446:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 801344a:	b903      	cbnz	r3, 801344e <MotionFX_enable_9X+0xa>
 801344c:	4770      	bx	lr
 801344e:	2900      	cmp	r1, #0
 8013450:	d0fc      	beq.n	801344c <MotionFX_enable_9X+0x8>
 8013452:	b530      	push	{r4, r5, lr}
 8013454:	1d05      	adds	r5, r0, #4
 8013456:	b099      	sub	sp, #100	@ 0x64
 8013458:	4604      	mov	r4, r0
 801345a:	4629      	mov	r1, r5
 801345c:	225c      	movs	r2, #92	@ 0x5c
 801345e:	a801      	add	r0, sp, #4
 8013460:	f000 f94e 	bl	8013700 <memcpy>
 8013464:	4620      	mov	r0, r4
 8013466:	f7fb f8d1 	bl	800e60c <MFX_emptyAttitude>
 801346a:	225c      	movs	r2, #92	@ 0x5c
 801346c:	a901      	add	r1, sp, #4
 801346e:	4628      	mov	r0, r5
 8013470:	f000 f946 	bl	8013700 <memcpy>
 8013474:	2301      	movs	r3, #1
 8013476:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 801347a:	7363      	strb	r3, [r4, #13]
 801347c:	b019      	add	sp, #100	@ 0x64
 801347e:	bd30      	pop	{r4, r5, pc}
 8013480:	20000184 	.word	0x20000184

08013484 <MotionFX_update>:
 8013484:	b430      	push	{r4, r5}
 8013486:	4c06      	ldr	r4, [pc, #24]	@ (80134a0 <MotionFX_update+0x1c>)
 8013488:	9d02      	ldr	r5, [sp, #8]
 801348a:	f894 43c4 	ldrb.w	r4, [r4, #964]	@ 0x3c4
 801348e:	b90c      	cbnz	r4, 8013494 <MotionFX_update+0x10>
 8013490:	bc30      	pop	{r4, r5}
 8013492:	4770      	bx	lr
 8013494:	ed93 0a00 	vldr	s0, [r3]
 8013498:	462b      	mov	r3, r5
 801349a:	bc30      	pop	{r4, r5}
 801349c:	f7fb bba0 	b.w	800ebe0 <iNemoEngine_API_Update>
 80134a0:	20000184 	.word	0x20000184

080134a4 <MotionFX_propagate>:
 80134a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80134a6:	ed2d 8b06 	vpush	{d8-d10}
 80134aa:	4c79      	ldr	r4, [pc, #484]	@ (8013690 <MotionFX_propagate+0x1ec>)
 80134ac:	f894 63c4 	ldrb.w	r6, [r4, #964]	@ 0x3c4
 80134b0:	b09d      	sub	sp, #116	@ 0x74
 80134b2:	b91e      	cbnz	r6, 80134bc <MotionFX_propagate+0x18>
 80134b4:	b01d      	add	sp, #116	@ 0x74
 80134b6:	ecbd 8b06 	vpop	{d8-d10}
 80134ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80134bc:	4694      	mov	ip, r2
 80134be:	4604      	mov	r4, r0
 80134c0:	460d      	mov	r5, r1
 80134c2:	68d0      	ldr	r0, [r2, #12]
 80134c4:	6911      	ldr	r1, [r2, #16]
 80134c6:	6952      	ldr	r2, [r2, #20]
 80134c8:	ed93 0a00 	vldr	s0, [r3]
 80134cc:	ab0f      	add	r3, sp, #60	@ 0x3c
 80134ce:	c307      	stmia	r3!, {r0, r1, r2}
 80134d0:	f8dc 0018 	ldr.w	r0, [ip, #24]
 80134d4:	f8dc 101c 	ldr.w	r1, [ip, #28]
 80134d8:	f8dc 2020 	ldr.w	r2, [ip, #32]
 80134dc:	c307      	stmia	r3!, {r0, r1, r2}
 80134de:	aa12      	add	r2, sp, #72	@ 0x48
 80134e0:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 80134e4:	a802      	add	r0, sp, #8
 80134e6:	f7f9 fc27 	bl	800cd38 <rotVect>
 80134ea:	7923      	ldrb	r3, [r4, #4]
 80134ec:	f104 073a 	add.w	r7, r4, #58	@ 0x3a
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	f000 80bf 	beq.w	8013674 <MotionFX_propagate+0x1d0>
 80134f6:	ee07 3a90 	vmov	s15, r3
 80134fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80134fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013502:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8013506:	f604 135c 	addw	r3, r4, #2396	@ 0x95c
 801350a:	f504 6613 	add.w	r6, r4, #2352	@ 0x930
 801350e:	edd3 7a00 	vldr	s15, [r3]
 8013512:	eddd 5a02 	vldr	s11, [sp, #8]
 8013516:	ed9d 5a03 	vldr	s10, [sp, #12]
 801351a:	ed9d 6a04 	vldr	s12, [sp, #16]
 801351e:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8013694 <MotionFX_propagate+0x1f0>
 8013522:	eddf 4a5d 	vldr	s9, [pc, #372]	@ 8013698 <MotionFX_propagate+0x1f4>
 8013526:	eee5 7aa6 	vfma.f32	s15, s11, s13
 801352a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 801352e:	edc3 7a00 	vstr	s15, [r3]
 8013532:	f504 6316 	add.w	r3, r4, #2400	@ 0x960
 8013536:	edd3 7a00 	vldr	s15, [r3]
 801353a:	eee5 7a26 	vfma.f32	s15, s10, s13
 801353e:	ee20 0a04 	vmul.f32	s0, s0, s8
 8013542:	edc3 7a00 	vstr	s15, [r3]
 8013546:	f604 1364 	addw	r3, r4, #2404	@ 0x964
 801354a:	edd3 7a00 	vldr	s15, [r3]
 801354e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8013552:	edc3 7a00 	vstr	s15, [r3]
 8013556:	f604 1344 	addw	r3, r4, #2372	@ 0x944
 801355a:	edd3 8a00 	vldr	s17, [r3]
 801355e:	f504 6314 	add.w	r3, r4, #2368	@ 0x940
 8013562:	ed93 9a00 	vldr	s18, [r3]
 8013566:	eed5 8a07 	vfnms.f32	s17, s10, s14
 801356a:	f604 1348 	addw	r3, r4, #2376	@ 0x948
 801356e:	ee95 9a87 	vfnms.f32	s18, s11, s14
 8013572:	ee68 7aa8 	vmul.f32	s15, s17, s17
 8013576:	ed93 8a00 	vldr	s16, [r3]
 801357a:	eee9 7a09 	vfma.f32	s15, s18, s18
 801357e:	ee96 8a07 	vfnms.f32	s16, s12, s14
 8013582:	eee8 7a08 	vfma.f32	s15, s16, s16
 8013586:	eef4 7ae4 	vcmpe.f32	s15, s9
 801358a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801358e:	dd76      	ble.n	801367e <MotionFX_propagate+0x1da>
 8013590:	eeb1 aae7 	vsqrt.f32	s20, s15
 8013594:	ee6a 9a00 	vmul.f32	s19, s20, s0
 8013598:	eeb0 0a69 	vmov.f32	s0, s19
 801359c:	f000 f966 	bl	801386c <sinf>
 80135a0:	eeb0 7a40 	vmov.f32	s14, s0
 80135a4:	eec7 7a0a 	vdiv.f32	s15, s14, s20
 80135a8:	eeb0 0a69 	vmov.f32	s0, s19
 80135ac:	ee29 9a27 	vmul.f32	s18, s18, s15
 80135b0:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80135b4:	ee28 8a27 	vmul.f32	s16, s16, s15
 80135b8:	f000 f90c 	bl	80137d4 <cosf>
 80135bc:	a805      	add	r0, sp, #20
 80135be:	4632      	mov	r2, r6
 80135c0:	4631      	mov	r1, r6
 80135c2:	ed8d 0a08 	vstr	s0, [sp, #32]
 80135c6:	ed8d 9a05 	vstr	s18, [sp, #20]
 80135ca:	edcd 8a06 	vstr	s17, [sp, #24]
 80135ce:	ed8d 8a07 	vstr	s16, [sp, #28]
 80135d2:	f7f9 fe01 	bl	800d1d8 <qmult>
 80135d6:	f604 1c38 	addw	ip, r4, #2360	@ 0x938
 80135da:	ed9c 7a00 	vldr	s14, [ip]
 80135de:	ed96 6a00 	vldr	s12, [r6]
 80135e2:	f604 1e34 	addw	lr, r4, #2356	@ 0x934
 80135e6:	edde 6a00 	vldr	s13, [lr]
 80135ea:	ee67 7a07 	vmul.f32	s15, s14, s14
 80135ee:	f604 133c 	addw	r3, r4, #2364	@ 0x93c
 80135f2:	eee6 7aa6 	vfma.f32	s15, s13, s13
 80135f6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80135f8:	4639      	mov	r1, r7
 80135fa:	edd3 5a00 	vldr	s11, [r3]
 80135fe:	eee6 7a06 	vfma.f32	s15, s12, s12
 8013602:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8013606:	eee5 7aa5 	vfma.f32	s15, s11, s11
 801360a:	eeb1 5ae7 	vsqrt.f32	s10, s15
 801360e:	eec4 7a85 	vdiv.f32	s15, s9, s10
 8013612:	ee27 4a86 	vmul.f32	s8, s15, s12
 8013616:	ee67 4aa6 	vmul.f32	s9, s15, s13
 801361a:	ee27 5a27 	vmul.f32	s10, s14, s15
 801361e:	ee67 5aa5 	vmul.f32	s11, s15, s11
 8013622:	ed86 4a00 	vstr	s8, [r6]
 8013626:	edce 4a00 	vstr	s9, [lr]
 801362a:	ed8c 5a00 	vstr	s10, [ip]
 801362e:	edc3 5a00 	vstr	s11, [r3]
 8013632:	f8b4 3950 	ldrh.w	r3, [r4, #2384]	@ 0x950
 8013636:	3301      	adds	r3, #1
 8013638:	f8a4 3950 	strh.w	r3, [r4, #2384]	@ 0x950
 801363c:	f7f9 fb7c 	bl	800cd38 <rotVect>
 8013640:	ed85 4a03 	vstr	s8, [r5, #12]
 8013644:	edc5 4a04 	vstr	s9, [r5, #16]
 8013648:	ed85 5a05 	vstr	s10, [r5, #20]
 801364c:	edc5 5a06 	vstr	s11, [r5, #24]
 8013650:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 8013654:	f105 0328 	add.w	r3, r5, #40	@ 0x28
 8013658:	e9cd 3200 	strd	r3, r2, [sp]
 801365c:	4601      	mov	r1, r0
 801365e:	f105 031c 	add.w	r3, r5, #28
 8013662:	462a      	mov	r2, r5
 8013664:	f105 000c 	add.w	r0, r5, #12
 8013668:	f7fa ff02 	bl	800e470 <output_update>
 801366c:	b01d      	add	sp, #116	@ 0x74
 801366e:	ecbd 8b06 	vpop	{d8-d10}
 8013672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013674:	2301      	movs	r3, #1
 8013676:	7123      	strb	r3, [r4, #4]
 8013678:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801367c:	e743      	b.n	8013506 <MotionFX_propagate+0x62>
 801367e:	ee29 9a00 	vmul.f32	s18, s18, s0
 8013682:	ee68 8a80 	vmul.f32	s17, s17, s0
 8013686:	ee28 8a00 	vmul.f32	s16, s16, s0
 801368a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801368e:	e795      	b.n	80135bc <MotionFX_propagate+0x118>
 8013690:	20000184 	.word	0x20000184
 8013694:	3c8efa35 	.word	0x3c8efa35
 8013698:	38d1b718 	.word	0x38d1b718

0801369c <memset>:
 801369c:	4402      	add	r2, r0
 801369e:	4603      	mov	r3, r0
 80136a0:	4293      	cmp	r3, r2
 80136a2:	d100      	bne.n	80136a6 <memset+0xa>
 80136a4:	4770      	bx	lr
 80136a6:	f803 1b01 	strb.w	r1, [r3], #1
 80136aa:	e7f9      	b.n	80136a0 <memset+0x4>

080136ac <__errno>:
 80136ac:	4b01      	ldr	r3, [pc, #4]	@ (80136b4 <__errno+0x8>)
 80136ae:	6818      	ldr	r0, [r3, #0]
 80136b0:	4770      	bx	lr
 80136b2:	bf00      	nop
 80136b4:	20000118 	.word	0x20000118

080136b8 <__libc_init_array>:
 80136b8:	b570      	push	{r4, r5, r6, lr}
 80136ba:	4d0d      	ldr	r5, [pc, #52]	@ (80136f0 <__libc_init_array+0x38>)
 80136bc:	4c0d      	ldr	r4, [pc, #52]	@ (80136f4 <__libc_init_array+0x3c>)
 80136be:	1b64      	subs	r4, r4, r5
 80136c0:	10a4      	asrs	r4, r4, #2
 80136c2:	2600      	movs	r6, #0
 80136c4:	42a6      	cmp	r6, r4
 80136c6:	d109      	bne.n	80136dc <__libc_init_array+0x24>
 80136c8:	4d0b      	ldr	r5, [pc, #44]	@ (80136f8 <__libc_init_array+0x40>)
 80136ca:	4c0c      	ldr	r4, [pc, #48]	@ (80136fc <__libc_init_array+0x44>)
 80136cc:	f001 fd9a 	bl	8015204 <_init>
 80136d0:	1b64      	subs	r4, r4, r5
 80136d2:	10a4      	asrs	r4, r4, #2
 80136d4:	2600      	movs	r6, #0
 80136d6:	42a6      	cmp	r6, r4
 80136d8:	d105      	bne.n	80136e6 <__libc_init_array+0x2e>
 80136da:	bd70      	pop	{r4, r5, r6, pc}
 80136dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80136e0:	4798      	blx	r3
 80136e2:	3601      	adds	r6, #1
 80136e4:	e7ee      	b.n	80136c4 <__libc_init_array+0xc>
 80136e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80136ea:	4798      	blx	r3
 80136ec:	3601      	adds	r6, #1
 80136ee:	e7f2      	b.n	80136d6 <__libc_init_array+0x1e>
 80136f0:	08015780 	.word	0x08015780
 80136f4:	08015780 	.word	0x08015780
 80136f8:	08015780 	.word	0x08015780
 80136fc:	08015784 	.word	0x08015784

08013700 <memcpy>:
 8013700:	440a      	add	r2, r1
 8013702:	4291      	cmp	r1, r2
 8013704:	f100 33ff 	add.w	r3, r0, #4294967295
 8013708:	d100      	bne.n	801370c <memcpy+0xc>
 801370a:	4770      	bx	lr
 801370c:	b510      	push	{r4, lr}
 801370e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013712:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013716:	4291      	cmp	r1, r2
 8013718:	d1f9      	bne.n	801370e <memcpy+0xe>
 801371a:	bd10      	pop	{r4, pc}

0801371c <atan2>:
 801371c:	f000 baec 	b.w	8013cf8 <__ieee754_atan2>

08013720 <sqrt>:
 8013720:	b538      	push	{r3, r4, r5, lr}
 8013722:	ed2d 8b02 	vpush	{d8}
 8013726:	ec55 4b10 	vmov	r4, r5, d0
 801372a:	f000 f917 	bl	801395c <__ieee754_sqrt>
 801372e:	4622      	mov	r2, r4
 8013730:	462b      	mov	r3, r5
 8013732:	4620      	mov	r0, r4
 8013734:	4629      	mov	r1, r5
 8013736:	eeb0 8a40 	vmov.f32	s16, s0
 801373a:	eef0 8a60 	vmov.f32	s17, s1
 801373e:	f7ed f999 	bl	8000a74 <__aeabi_dcmpun>
 8013742:	b990      	cbnz	r0, 801376a <sqrt+0x4a>
 8013744:	2200      	movs	r2, #0
 8013746:	2300      	movs	r3, #0
 8013748:	4620      	mov	r0, r4
 801374a:	4629      	mov	r1, r5
 801374c:	f7ed f96a 	bl	8000a24 <__aeabi_dcmplt>
 8013750:	b158      	cbz	r0, 801376a <sqrt+0x4a>
 8013752:	f7ff ffab 	bl	80136ac <__errno>
 8013756:	2321      	movs	r3, #33	@ 0x21
 8013758:	6003      	str	r3, [r0, #0]
 801375a:	2200      	movs	r2, #0
 801375c:	2300      	movs	r3, #0
 801375e:	4610      	mov	r0, r2
 8013760:	4619      	mov	r1, r3
 8013762:	f7ed f817 	bl	8000794 <__aeabi_ddiv>
 8013766:	ec41 0b18 	vmov	d8, r0, r1
 801376a:	eeb0 0a48 	vmov.f32	s0, s16
 801376e:	eef0 0a68 	vmov.f32	s1, s17
 8013772:	ecbd 8b02 	vpop	{d8}
 8013776:	bd38      	pop	{r3, r4, r5, pc}

08013778 <asinf>:
 8013778:	b508      	push	{r3, lr}
 801377a:	ed2d 8b02 	vpush	{d8}
 801377e:	eeb0 8a40 	vmov.f32	s16, s0
 8013782:	f000 fea1 	bl	80144c8 <__ieee754_asinf>
 8013786:	eeb4 8a48 	vcmp.f32	s16, s16
 801378a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801378e:	eef0 8a40 	vmov.f32	s17, s0
 8013792:	d615      	bvs.n	80137c0 <asinf+0x48>
 8013794:	eeb0 0a48 	vmov.f32	s0, s16
 8013798:	f000 f860 	bl	801385c <fabsf>
 801379c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80137a0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80137a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137a8:	dd0a      	ble.n	80137c0 <asinf+0x48>
 80137aa:	f7ff ff7f 	bl	80136ac <__errno>
 80137ae:	ecbd 8b02 	vpop	{d8}
 80137b2:	2321      	movs	r3, #33	@ 0x21
 80137b4:	6003      	str	r3, [r0, #0]
 80137b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80137ba:	4804      	ldr	r0, [pc, #16]	@ (80137cc <asinf+0x54>)
 80137bc:	f000 b8c8 	b.w	8013950 <nanf>
 80137c0:	eeb0 0a68 	vmov.f32	s0, s17
 80137c4:	ecbd 8b02 	vpop	{d8}
 80137c8:	bd08      	pop	{r3, pc}
 80137ca:	bf00      	nop
 80137cc:	080152e8 	.word	0x080152e8

080137d0 <atan2f>:
 80137d0:	f000 bf5e 	b.w	8014690 <__ieee754_atan2f>

080137d4 <cosf>:
 80137d4:	ee10 3a10 	vmov	r3, s0
 80137d8:	b507      	push	{r0, r1, r2, lr}
 80137da:	4a1e      	ldr	r2, [pc, #120]	@ (8013854 <cosf+0x80>)
 80137dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80137e0:	4293      	cmp	r3, r2
 80137e2:	d806      	bhi.n	80137f2 <cosf+0x1e>
 80137e4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8013858 <cosf+0x84>
 80137e8:	b003      	add	sp, #12
 80137ea:	f85d eb04 	ldr.w	lr, [sp], #4
 80137ee:	f000 bceb 	b.w	80141c8 <__kernel_cosf>
 80137f2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80137f6:	d304      	bcc.n	8013802 <cosf+0x2e>
 80137f8:	ee30 0a40 	vsub.f32	s0, s0, s0
 80137fc:	b003      	add	sp, #12
 80137fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8013802:	4668      	mov	r0, sp
 8013804:	f000 ffe4 	bl	80147d0 <__ieee754_rem_pio2f>
 8013808:	f000 0003 	and.w	r0, r0, #3
 801380c:	2801      	cmp	r0, #1
 801380e:	d009      	beq.n	8013824 <cosf+0x50>
 8013810:	2802      	cmp	r0, #2
 8013812:	d010      	beq.n	8013836 <cosf+0x62>
 8013814:	b9b0      	cbnz	r0, 8013844 <cosf+0x70>
 8013816:	eddd 0a01 	vldr	s1, [sp, #4]
 801381a:	ed9d 0a00 	vldr	s0, [sp]
 801381e:	f000 fcd3 	bl	80141c8 <__kernel_cosf>
 8013822:	e7eb      	b.n	80137fc <cosf+0x28>
 8013824:	eddd 0a01 	vldr	s1, [sp, #4]
 8013828:	ed9d 0a00 	vldr	s0, [sp]
 801382c:	f000 fd24 	bl	8014278 <__kernel_sinf>
 8013830:	eeb1 0a40 	vneg.f32	s0, s0
 8013834:	e7e2      	b.n	80137fc <cosf+0x28>
 8013836:	eddd 0a01 	vldr	s1, [sp, #4]
 801383a:	ed9d 0a00 	vldr	s0, [sp]
 801383e:	f000 fcc3 	bl	80141c8 <__kernel_cosf>
 8013842:	e7f5      	b.n	8013830 <cosf+0x5c>
 8013844:	eddd 0a01 	vldr	s1, [sp, #4]
 8013848:	ed9d 0a00 	vldr	s0, [sp]
 801384c:	2001      	movs	r0, #1
 801384e:	f000 fd13 	bl	8014278 <__kernel_sinf>
 8013852:	e7d3      	b.n	80137fc <cosf+0x28>
 8013854:	3f490fd8 	.word	0x3f490fd8
 8013858:	00000000 	.word	0x00000000

0801385c <fabsf>:
 801385c:	ee10 3a10 	vmov	r3, s0
 8013860:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013864:	ee00 3a10 	vmov	s0, r3
 8013868:	4770      	bx	lr
	...

0801386c <sinf>:
 801386c:	ee10 3a10 	vmov	r3, s0
 8013870:	b507      	push	{r0, r1, r2, lr}
 8013872:	4a1f      	ldr	r2, [pc, #124]	@ (80138f0 <sinf+0x84>)
 8013874:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013878:	4293      	cmp	r3, r2
 801387a:	d807      	bhi.n	801388c <sinf+0x20>
 801387c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80138f4 <sinf+0x88>
 8013880:	2000      	movs	r0, #0
 8013882:	b003      	add	sp, #12
 8013884:	f85d eb04 	ldr.w	lr, [sp], #4
 8013888:	f000 bcf6 	b.w	8014278 <__kernel_sinf>
 801388c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013890:	d304      	bcc.n	801389c <sinf+0x30>
 8013892:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013896:	b003      	add	sp, #12
 8013898:	f85d fb04 	ldr.w	pc, [sp], #4
 801389c:	4668      	mov	r0, sp
 801389e:	f000 ff97 	bl	80147d0 <__ieee754_rem_pio2f>
 80138a2:	f000 0003 	and.w	r0, r0, #3
 80138a6:	2801      	cmp	r0, #1
 80138a8:	d00a      	beq.n	80138c0 <sinf+0x54>
 80138aa:	2802      	cmp	r0, #2
 80138ac:	d00f      	beq.n	80138ce <sinf+0x62>
 80138ae:	b9c0      	cbnz	r0, 80138e2 <sinf+0x76>
 80138b0:	eddd 0a01 	vldr	s1, [sp, #4]
 80138b4:	ed9d 0a00 	vldr	s0, [sp]
 80138b8:	2001      	movs	r0, #1
 80138ba:	f000 fcdd 	bl	8014278 <__kernel_sinf>
 80138be:	e7ea      	b.n	8013896 <sinf+0x2a>
 80138c0:	eddd 0a01 	vldr	s1, [sp, #4]
 80138c4:	ed9d 0a00 	vldr	s0, [sp]
 80138c8:	f000 fc7e 	bl	80141c8 <__kernel_cosf>
 80138cc:	e7e3      	b.n	8013896 <sinf+0x2a>
 80138ce:	eddd 0a01 	vldr	s1, [sp, #4]
 80138d2:	ed9d 0a00 	vldr	s0, [sp]
 80138d6:	2001      	movs	r0, #1
 80138d8:	f000 fcce 	bl	8014278 <__kernel_sinf>
 80138dc:	eeb1 0a40 	vneg.f32	s0, s0
 80138e0:	e7d9      	b.n	8013896 <sinf+0x2a>
 80138e2:	eddd 0a01 	vldr	s1, [sp, #4]
 80138e6:	ed9d 0a00 	vldr	s0, [sp]
 80138ea:	f000 fc6d 	bl	80141c8 <__kernel_cosf>
 80138ee:	e7f5      	b.n	80138dc <sinf+0x70>
 80138f0:	3f490fd8 	.word	0x3f490fd8
 80138f4:	00000000 	.word	0x00000000

080138f8 <tanf>:
 80138f8:	ee10 3a10 	vmov	r3, s0
 80138fc:	b507      	push	{r0, r1, r2, lr}
 80138fe:	4a12      	ldr	r2, [pc, #72]	@ (8013948 <tanf+0x50>)
 8013900:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013904:	4293      	cmp	r3, r2
 8013906:	d807      	bhi.n	8013918 <tanf+0x20>
 8013908:	eddf 0a10 	vldr	s1, [pc, #64]	@ 801394c <tanf+0x54>
 801390c:	2001      	movs	r0, #1
 801390e:	b003      	add	sp, #12
 8013910:	f85d eb04 	ldr.w	lr, [sp], #4
 8013914:	f000 bcf8 	b.w	8014308 <__kernel_tanf>
 8013918:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801391c:	d304      	bcc.n	8013928 <tanf+0x30>
 801391e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013922:	b003      	add	sp, #12
 8013924:	f85d fb04 	ldr.w	pc, [sp], #4
 8013928:	4668      	mov	r0, sp
 801392a:	f000 ff51 	bl	80147d0 <__ieee754_rem_pio2f>
 801392e:	0040      	lsls	r0, r0, #1
 8013930:	f000 0002 	and.w	r0, r0, #2
 8013934:	eddd 0a01 	vldr	s1, [sp, #4]
 8013938:	ed9d 0a00 	vldr	s0, [sp]
 801393c:	f1c0 0001 	rsb	r0, r0, #1
 8013940:	f000 fce2 	bl	8014308 <__kernel_tanf>
 8013944:	e7ed      	b.n	8013922 <tanf+0x2a>
 8013946:	bf00      	nop
 8013948:	3f490fda 	.word	0x3f490fda
 801394c:	00000000 	.word	0x00000000

08013950 <nanf>:
 8013950:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013958 <nanf+0x8>
 8013954:	4770      	bx	lr
 8013956:	bf00      	nop
 8013958:	7fc00000 	.word	0x7fc00000

0801395c <__ieee754_sqrt>:
 801395c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013960:	4a66      	ldr	r2, [pc, #408]	@ (8013afc <__ieee754_sqrt+0x1a0>)
 8013962:	ec55 4b10 	vmov	r4, r5, d0
 8013966:	43aa      	bics	r2, r5
 8013968:	462b      	mov	r3, r5
 801396a:	4621      	mov	r1, r4
 801396c:	d110      	bne.n	8013990 <__ieee754_sqrt+0x34>
 801396e:	4622      	mov	r2, r4
 8013970:	4620      	mov	r0, r4
 8013972:	4629      	mov	r1, r5
 8013974:	f7ec fde4 	bl	8000540 <__aeabi_dmul>
 8013978:	4602      	mov	r2, r0
 801397a:	460b      	mov	r3, r1
 801397c:	4620      	mov	r0, r4
 801397e:	4629      	mov	r1, r5
 8013980:	f7ec fc28 	bl	80001d4 <__adddf3>
 8013984:	4604      	mov	r4, r0
 8013986:	460d      	mov	r5, r1
 8013988:	ec45 4b10 	vmov	d0, r4, r5
 801398c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013990:	2d00      	cmp	r5, #0
 8013992:	dc0e      	bgt.n	80139b2 <__ieee754_sqrt+0x56>
 8013994:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8013998:	4322      	orrs	r2, r4
 801399a:	d0f5      	beq.n	8013988 <__ieee754_sqrt+0x2c>
 801399c:	b19d      	cbz	r5, 80139c6 <__ieee754_sqrt+0x6a>
 801399e:	4622      	mov	r2, r4
 80139a0:	4620      	mov	r0, r4
 80139a2:	4629      	mov	r1, r5
 80139a4:	f7ec fc14 	bl	80001d0 <__aeabi_dsub>
 80139a8:	4602      	mov	r2, r0
 80139aa:	460b      	mov	r3, r1
 80139ac:	f7ec fef2 	bl	8000794 <__aeabi_ddiv>
 80139b0:	e7e8      	b.n	8013984 <__ieee754_sqrt+0x28>
 80139b2:	152a      	asrs	r2, r5, #20
 80139b4:	d115      	bne.n	80139e2 <__ieee754_sqrt+0x86>
 80139b6:	2000      	movs	r0, #0
 80139b8:	e009      	b.n	80139ce <__ieee754_sqrt+0x72>
 80139ba:	0acb      	lsrs	r3, r1, #11
 80139bc:	3a15      	subs	r2, #21
 80139be:	0549      	lsls	r1, r1, #21
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d0fa      	beq.n	80139ba <__ieee754_sqrt+0x5e>
 80139c4:	e7f7      	b.n	80139b6 <__ieee754_sqrt+0x5a>
 80139c6:	462a      	mov	r2, r5
 80139c8:	e7fa      	b.n	80139c0 <__ieee754_sqrt+0x64>
 80139ca:	005b      	lsls	r3, r3, #1
 80139cc:	3001      	adds	r0, #1
 80139ce:	02dc      	lsls	r4, r3, #11
 80139d0:	d5fb      	bpl.n	80139ca <__ieee754_sqrt+0x6e>
 80139d2:	1e44      	subs	r4, r0, #1
 80139d4:	1b12      	subs	r2, r2, r4
 80139d6:	f1c0 0420 	rsb	r4, r0, #32
 80139da:	fa21 f404 	lsr.w	r4, r1, r4
 80139de:	4323      	orrs	r3, r4
 80139e0:	4081      	lsls	r1, r0
 80139e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80139e6:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80139ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80139ee:	07d2      	lsls	r2, r2, #31
 80139f0:	bf5c      	itt	pl
 80139f2:	005b      	lslpl	r3, r3, #1
 80139f4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80139f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80139fc:	bf58      	it	pl
 80139fe:	0049      	lslpl	r1, r1, #1
 8013a00:	2600      	movs	r6, #0
 8013a02:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8013a06:	107f      	asrs	r7, r7, #1
 8013a08:	0049      	lsls	r1, r1, #1
 8013a0a:	2016      	movs	r0, #22
 8013a0c:	4632      	mov	r2, r6
 8013a0e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8013a12:	1915      	adds	r5, r2, r4
 8013a14:	429d      	cmp	r5, r3
 8013a16:	bfde      	ittt	le
 8013a18:	192a      	addle	r2, r5, r4
 8013a1a:	1b5b      	suble	r3, r3, r5
 8013a1c:	1936      	addle	r6, r6, r4
 8013a1e:	0fcd      	lsrs	r5, r1, #31
 8013a20:	3801      	subs	r0, #1
 8013a22:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8013a26:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013a2a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8013a2e:	d1f0      	bne.n	8013a12 <__ieee754_sqrt+0xb6>
 8013a30:	4605      	mov	r5, r0
 8013a32:	2420      	movs	r4, #32
 8013a34:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8013a38:	4293      	cmp	r3, r2
 8013a3a:	eb0c 0e00 	add.w	lr, ip, r0
 8013a3e:	dc02      	bgt.n	8013a46 <__ieee754_sqrt+0xea>
 8013a40:	d113      	bne.n	8013a6a <__ieee754_sqrt+0x10e>
 8013a42:	458e      	cmp	lr, r1
 8013a44:	d811      	bhi.n	8013a6a <__ieee754_sqrt+0x10e>
 8013a46:	f1be 0f00 	cmp.w	lr, #0
 8013a4a:	eb0e 000c 	add.w	r0, lr, ip
 8013a4e:	da3f      	bge.n	8013ad0 <__ieee754_sqrt+0x174>
 8013a50:	2800      	cmp	r0, #0
 8013a52:	db3d      	blt.n	8013ad0 <__ieee754_sqrt+0x174>
 8013a54:	f102 0801 	add.w	r8, r2, #1
 8013a58:	1a9b      	subs	r3, r3, r2
 8013a5a:	458e      	cmp	lr, r1
 8013a5c:	bf88      	it	hi
 8013a5e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8013a62:	eba1 010e 	sub.w	r1, r1, lr
 8013a66:	4465      	add	r5, ip
 8013a68:	4642      	mov	r2, r8
 8013a6a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8013a6e:	3c01      	subs	r4, #1
 8013a70:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8013a74:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013a78:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8013a7c:	d1dc      	bne.n	8013a38 <__ieee754_sqrt+0xdc>
 8013a7e:	4319      	orrs	r1, r3
 8013a80:	d01b      	beq.n	8013aba <__ieee754_sqrt+0x15e>
 8013a82:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8013b00 <__ieee754_sqrt+0x1a4>
 8013a86:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8013b04 <__ieee754_sqrt+0x1a8>
 8013a8a:	e9da 0100 	ldrd	r0, r1, [sl]
 8013a8e:	e9db 2300 	ldrd	r2, r3, [fp]
 8013a92:	f7ec fb9d 	bl	80001d0 <__aeabi_dsub>
 8013a96:	e9da 8900 	ldrd	r8, r9, [sl]
 8013a9a:	4602      	mov	r2, r0
 8013a9c:	460b      	mov	r3, r1
 8013a9e:	4640      	mov	r0, r8
 8013aa0:	4649      	mov	r1, r9
 8013aa2:	f7ec ffc9 	bl	8000a38 <__aeabi_dcmple>
 8013aa6:	b140      	cbz	r0, 8013aba <__ieee754_sqrt+0x15e>
 8013aa8:	f1b5 3fff 	cmp.w	r5, #4294967295
 8013aac:	e9da 0100 	ldrd	r0, r1, [sl]
 8013ab0:	e9db 2300 	ldrd	r2, r3, [fp]
 8013ab4:	d10e      	bne.n	8013ad4 <__ieee754_sqrt+0x178>
 8013ab6:	3601      	adds	r6, #1
 8013ab8:	4625      	mov	r5, r4
 8013aba:	1073      	asrs	r3, r6, #1
 8013abc:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8013ac0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8013ac4:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8013ac8:	086b      	lsrs	r3, r5, #1
 8013aca:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8013ace:	e759      	b.n	8013984 <__ieee754_sqrt+0x28>
 8013ad0:	4690      	mov	r8, r2
 8013ad2:	e7c1      	b.n	8013a58 <__ieee754_sqrt+0xfc>
 8013ad4:	f7ec fb7e 	bl	80001d4 <__adddf3>
 8013ad8:	e9da 8900 	ldrd	r8, r9, [sl]
 8013adc:	4602      	mov	r2, r0
 8013ade:	460b      	mov	r3, r1
 8013ae0:	4640      	mov	r0, r8
 8013ae2:	4649      	mov	r1, r9
 8013ae4:	f7ec ff9e 	bl	8000a24 <__aeabi_dcmplt>
 8013ae8:	b120      	cbz	r0, 8013af4 <__ieee754_sqrt+0x198>
 8013aea:	1cab      	adds	r3, r5, #2
 8013aec:	bf08      	it	eq
 8013aee:	3601      	addeq	r6, #1
 8013af0:	3502      	adds	r5, #2
 8013af2:	e7e2      	b.n	8013aba <__ieee754_sqrt+0x15e>
 8013af4:	1c6b      	adds	r3, r5, #1
 8013af6:	f023 0501 	bic.w	r5, r3, #1
 8013afa:	e7de      	b.n	8013aba <__ieee754_sqrt+0x15e>
 8013afc:	7ff00000 	.word	0x7ff00000
 8013b00:	080152f8 	.word	0x080152f8
 8013b04:	080152f0 	.word	0x080152f0

08013b08 <ceil>:
 8013b08:	ec51 0b10 	vmov	r0, r1, d0
 8013b0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b14:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8013b18:	2e13      	cmp	r6, #19
 8013b1a:	460c      	mov	r4, r1
 8013b1c:	4605      	mov	r5, r0
 8013b1e:	4680      	mov	r8, r0
 8013b20:	dc2e      	bgt.n	8013b80 <ceil+0x78>
 8013b22:	2e00      	cmp	r6, #0
 8013b24:	da11      	bge.n	8013b4a <ceil+0x42>
 8013b26:	a332      	add	r3, pc, #200	@ (adr r3, 8013bf0 <ceil+0xe8>)
 8013b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b2c:	f7ec fb52 	bl	80001d4 <__adddf3>
 8013b30:	2200      	movs	r2, #0
 8013b32:	2300      	movs	r3, #0
 8013b34:	f7ec ff94 	bl	8000a60 <__aeabi_dcmpgt>
 8013b38:	b120      	cbz	r0, 8013b44 <ceil+0x3c>
 8013b3a:	2c00      	cmp	r4, #0
 8013b3c:	db4f      	blt.n	8013bde <ceil+0xd6>
 8013b3e:	4325      	orrs	r5, r4
 8013b40:	d151      	bne.n	8013be6 <ceil+0xde>
 8013b42:	462c      	mov	r4, r5
 8013b44:	4621      	mov	r1, r4
 8013b46:	4628      	mov	r0, r5
 8013b48:	e023      	b.n	8013b92 <ceil+0x8a>
 8013b4a:	4f2b      	ldr	r7, [pc, #172]	@ (8013bf8 <ceil+0xf0>)
 8013b4c:	4137      	asrs	r7, r6
 8013b4e:	ea01 0307 	and.w	r3, r1, r7
 8013b52:	4303      	orrs	r3, r0
 8013b54:	d01d      	beq.n	8013b92 <ceil+0x8a>
 8013b56:	a326      	add	r3, pc, #152	@ (adr r3, 8013bf0 <ceil+0xe8>)
 8013b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b5c:	f7ec fb3a 	bl	80001d4 <__adddf3>
 8013b60:	2200      	movs	r2, #0
 8013b62:	2300      	movs	r3, #0
 8013b64:	f7ec ff7c 	bl	8000a60 <__aeabi_dcmpgt>
 8013b68:	2800      	cmp	r0, #0
 8013b6a:	d0eb      	beq.n	8013b44 <ceil+0x3c>
 8013b6c:	2c00      	cmp	r4, #0
 8013b6e:	bfc2      	ittt	gt
 8013b70:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8013b74:	4133      	asrgt	r3, r6
 8013b76:	18e4      	addgt	r4, r4, r3
 8013b78:	ea24 0407 	bic.w	r4, r4, r7
 8013b7c:	2500      	movs	r5, #0
 8013b7e:	e7e1      	b.n	8013b44 <ceil+0x3c>
 8013b80:	2e33      	cmp	r6, #51	@ 0x33
 8013b82:	dd0a      	ble.n	8013b9a <ceil+0x92>
 8013b84:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8013b88:	d103      	bne.n	8013b92 <ceil+0x8a>
 8013b8a:	4602      	mov	r2, r0
 8013b8c:	460b      	mov	r3, r1
 8013b8e:	f7ec fb21 	bl	80001d4 <__adddf3>
 8013b92:	ec41 0b10 	vmov	d0, r0, r1
 8013b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b9a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8013b9e:	f04f 37ff 	mov.w	r7, #4294967295
 8013ba2:	40df      	lsrs	r7, r3
 8013ba4:	4238      	tst	r0, r7
 8013ba6:	d0f4      	beq.n	8013b92 <ceil+0x8a>
 8013ba8:	a311      	add	r3, pc, #68	@ (adr r3, 8013bf0 <ceil+0xe8>)
 8013baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bae:	f7ec fb11 	bl	80001d4 <__adddf3>
 8013bb2:	2200      	movs	r2, #0
 8013bb4:	2300      	movs	r3, #0
 8013bb6:	f7ec ff53 	bl	8000a60 <__aeabi_dcmpgt>
 8013bba:	2800      	cmp	r0, #0
 8013bbc:	d0c2      	beq.n	8013b44 <ceil+0x3c>
 8013bbe:	2c00      	cmp	r4, #0
 8013bc0:	dd0a      	ble.n	8013bd8 <ceil+0xd0>
 8013bc2:	2e14      	cmp	r6, #20
 8013bc4:	d101      	bne.n	8013bca <ceil+0xc2>
 8013bc6:	3401      	adds	r4, #1
 8013bc8:	e006      	b.n	8013bd8 <ceil+0xd0>
 8013bca:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8013bce:	2301      	movs	r3, #1
 8013bd0:	40b3      	lsls	r3, r6
 8013bd2:	441d      	add	r5, r3
 8013bd4:	45a8      	cmp	r8, r5
 8013bd6:	d8f6      	bhi.n	8013bc6 <ceil+0xbe>
 8013bd8:	ea25 0507 	bic.w	r5, r5, r7
 8013bdc:	e7b2      	b.n	8013b44 <ceil+0x3c>
 8013bde:	2500      	movs	r5, #0
 8013be0:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8013be4:	e7ae      	b.n	8013b44 <ceil+0x3c>
 8013be6:	4c05      	ldr	r4, [pc, #20]	@ (8013bfc <ceil+0xf4>)
 8013be8:	2500      	movs	r5, #0
 8013bea:	e7ab      	b.n	8013b44 <ceil+0x3c>
 8013bec:	f3af 8000 	nop.w
 8013bf0:	8800759c 	.word	0x8800759c
 8013bf4:	7e37e43c 	.word	0x7e37e43c
 8013bf8:	000fffff 	.word	0x000fffff
 8013bfc:	3ff00000 	.word	0x3ff00000

08013c00 <floor>:
 8013c00:	ec51 0b10 	vmov	r0, r1, d0
 8013c04:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c0c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8013c10:	2e13      	cmp	r6, #19
 8013c12:	460c      	mov	r4, r1
 8013c14:	4605      	mov	r5, r0
 8013c16:	4680      	mov	r8, r0
 8013c18:	dc34      	bgt.n	8013c84 <floor+0x84>
 8013c1a:	2e00      	cmp	r6, #0
 8013c1c:	da17      	bge.n	8013c4e <floor+0x4e>
 8013c1e:	a332      	add	r3, pc, #200	@ (adr r3, 8013ce8 <floor+0xe8>)
 8013c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c24:	f7ec fad6 	bl	80001d4 <__adddf3>
 8013c28:	2200      	movs	r2, #0
 8013c2a:	2300      	movs	r3, #0
 8013c2c:	f7ec ff18 	bl	8000a60 <__aeabi_dcmpgt>
 8013c30:	b150      	cbz	r0, 8013c48 <floor+0x48>
 8013c32:	2c00      	cmp	r4, #0
 8013c34:	da55      	bge.n	8013ce2 <floor+0xe2>
 8013c36:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8013c3a:	432c      	orrs	r4, r5
 8013c3c:	2500      	movs	r5, #0
 8013c3e:	42ac      	cmp	r4, r5
 8013c40:	4c2b      	ldr	r4, [pc, #172]	@ (8013cf0 <floor+0xf0>)
 8013c42:	bf08      	it	eq
 8013c44:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8013c48:	4621      	mov	r1, r4
 8013c4a:	4628      	mov	r0, r5
 8013c4c:	e023      	b.n	8013c96 <floor+0x96>
 8013c4e:	4f29      	ldr	r7, [pc, #164]	@ (8013cf4 <floor+0xf4>)
 8013c50:	4137      	asrs	r7, r6
 8013c52:	ea01 0307 	and.w	r3, r1, r7
 8013c56:	4303      	orrs	r3, r0
 8013c58:	d01d      	beq.n	8013c96 <floor+0x96>
 8013c5a:	a323      	add	r3, pc, #140	@ (adr r3, 8013ce8 <floor+0xe8>)
 8013c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c60:	f7ec fab8 	bl	80001d4 <__adddf3>
 8013c64:	2200      	movs	r2, #0
 8013c66:	2300      	movs	r3, #0
 8013c68:	f7ec fefa 	bl	8000a60 <__aeabi_dcmpgt>
 8013c6c:	2800      	cmp	r0, #0
 8013c6e:	d0eb      	beq.n	8013c48 <floor+0x48>
 8013c70:	2c00      	cmp	r4, #0
 8013c72:	bfbe      	ittt	lt
 8013c74:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8013c78:	4133      	asrlt	r3, r6
 8013c7a:	18e4      	addlt	r4, r4, r3
 8013c7c:	ea24 0407 	bic.w	r4, r4, r7
 8013c80:	2500      	movs	r5, #0
 8013c82:	e7e1      	b.n	8013c48 <floor+0x48>
 8013c84:	2e33      	cmp	r6, #51	@ 0x33
 8013c86:	dd0a      	ble.n	8013c9e <floor+0x9e>
 8013c88:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8013c8c:	d103      	bne.n	8013c96 <floor+0x96>
 8013c8e:	4602      	mov	r2, r0
 8013c90:	460b      	mov	r3, r1
 8013c92:	f7ec fa9f 	bl	80001d4 <__adddf3>
 8013c96:	ec41 0b10 	vmov	d0, r0, r1
 8013c9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c9e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8013ca2:	f04f 37ff 	mov.w	r7, #4294967295
 8013ca6:	40df      	lsrs	r7, r3
 8013ca8:	4207      	tst	r7, r0
 8013caa:	d0f4      	beq.n	8013c96 <floor+0x96>
 8013cac:	a30e      	add	r3, pc, #56	@ (adr r3, 8013ce8 <floor+0xe8>)
 8013cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cb2:	f7ec fa8f 	bl	80001d4 <__adddf3>
 8013cb6:	2200      	movs	r2, #0
 8013cb8:	2300      	movs	r3, #0
 8013cba:	f7ec fed1 	bl	8000a60 <__aeabi_dcmpgt>
 8013cbe:	2800      	cmp	r0, #0
 8013cc0:	d0c2      	beq.n	8013c48 <floor+0x48>
 8013cc2:	2c00      	cmp	r4, #0
 8013cc4:	da0a      	bge.n	8013cdc <floor+0xdc>
 8013cc6:	2e14      	cmp	r6, #20
 8013cc8:	d101      	bne.n	8013cce <floor+0xce>
 8013cca:	3401      	adds	r4, #1
 8013ccc:	e006      	b.n	8013cdc <floor+0xdc>
 8013cce:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8013cd2:	2301      	movs	r3, #1
 8013cd4:	40b3      	lsls	r3, r6
 8013cd6:	441d      	add	r5, r3
 8013cd8:	4545      	cmp	r5, r8
 8013cda:	d3f6      	bcc.n	8013cca <floor+0xca>
 8013cdc:	ea25 0507 	bic.w	r5, r5, r7
 8013ce0:	e7b2      	b.n	8013c48 <floor+0x48>
 8013ce2:	2500      	movs	r5, #0
 8013ce4:	462c      	mov	r4, r5
 8013ce6:	e7af      	b.n	8013c48 <floor+0x48>
 8013ce8:	8800759c 	.word	0x8800759c
 8013cec:	7e37e43c 	.word	0x7e37e43c
 8013cf0:	bff00000 	.word	0xbff00000
 8013cf4:	000fffff 	.word	0x000fffff

08013cf8 <__ieee754_atan2>:
 8013cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013cfc:	ec57 6b11 	vmov	r6, r7, d1
 8013d00:	4273      	negs	r3, r6
 8013d02:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8013e80 <__ieee754_atan2+0x188>
 8013d06:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8013d0a:	4333      	orrs	r3, r6
 8013d0c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8013d10:	4543      	cmp	r3, r8
 8013d12:	ec51 0b10 	vmov	r0, r1, d0
 8013d16:	4635      	mov	r5, r6
 8013d18:	d809      	bhi.n	8013d2e <__ieee754_atan2+0x36>
 8013d1a:	4244      	negs	r4, r0
 8013d1c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8013d20:	4304      	orrs	r4, r0
 8013d22:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8013d26:	4544      	cmp	r4, r8
 8013d28:	468e      	mov	lr, r1
 8013d2a:	4681      	mov	r9, r0
 8013d2c:	d907      	bls.n	8013d3e <__ieee754_atan2+0x46>
 8013d2e:	4632      	mov	r2, r6
 8013d30:	463b      	mov	r3, r7
 8013d32:	f7ec fa4f 	bl	80001d4 <__adddf3>
 8013d36:	ec41 0b10 	vmov	d0, r0, r1
 8013d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013d3e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8013d42:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8013d46:	4334      	orrs	r4, r6
 8013d48:	d103      	bne.n	8013d52 <__ieee754_atan2+0x5a>
 8013d4a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d4e:	f000 b89b 	b.w	8013e88 <atan>
 8013d52:	17bc      	asrs	r4, r7, #30
 8013d54:	f004 0402 	and.w	r4, r4, #2
 8013d58:	ea53 0909 	orrs.w	r9, r3, r9
 8013d5c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8013d60:	d107      	bne.n	8013d72 <__ieee754_atan2+0x7a>
 8013d62:	2c02      	cmp	r4, #2
 8013d64:	d05f      	beq.n	8013e26 <__ieee754_atan2+0x12e>
 8013d66:	2c03      	cmp	r4, #3
 8013d68:	d1e5      	bne.n	8013d36 <__ieee754_atan2+0x3e>
 8013d6a:	a143      	add	r1, pc, #268	@ (adr r1, 8013e78 <__ieee754_atan2+0x180>)
 8013d6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d70:	e7e1      	b.n	8013d36 <__ieee754_atan2+0x3e>
 8013d72:	4315      	orrs	r5, r2
 8013d74:	d106      	bne.n	8013d84 <__ieee754_atan2+0x8c>
 8013d76:	f1be 0f00 	cmp.w	lr, #0
 8013d7a:	db5f      	blt.n	8013e3c <__ieee754_atan2+0x144>
 8013d7c:	a136      	add	r1, pc, #216	@ (adr r1, 8013e58 <__ieee754_atan2+0x160>)
 8013d7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d82:	e7d8      	b.n	8013d36 <__ieee754_atan2+0x3e>
 8013d84:	4542      	cmp	r2, r8
 8013d86:	d10f      	bne.n	8013da8 <__ieee754_atan2+0xb0>
 8013d88:	4293      	cmp	r3, r2
 8013d8a:	f104 34ff 	add.w	r4, r4, #4294967295
 8013d8e:	d107      	bne.n	8013da0 <__ieee754_atan2+0xa8>
 8013d90:	2c02      	cmp	r4, #2
 8013d92:	d84c      	bhi.n	8013e2e <__ieee754_atan2+0x136>
 8013d94:	4b36      	ldr	r3, [pc, #216]	@ (8013e70 <__ieee754_atan2+0x178>)
 8013d96:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013d9a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8013d9e:	e7ca      	b.n	8013d36 <__ieee754_atan2+0x3e>
 8013da0:	2c02      	cmp	r4, #2
 8013da2:	d848      	bhi.n	8013e36 <__ieee754_atan2+0x13e>
 8013da4:	4b33      	ldr	r3, [pc, #204]	@ (8013e74 <__ieee754_atan2+0x17c>)
 8013da6:	e7f6      	b.n	8013d96 <__ieee754_atan2+0x9e>
 8013da8:	4543      	cmp	r3, r8
 8013daa:	d0e4      	beq.n	8013d76 <__ieee754_atan2+0x7e>
 8013dac:	1a9b      	subs	r3, r3, r2
 8013dae:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8013db2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013db6:	da1e      	bge.n	8013df6 <__ieee754_atan2+0xfe>
 8013db8:	2f00      	cmp	r7, #0
 8013dba:	da01      	bge.n	8013dc0 <__ieee754_atan2+0xc8>
 8013dbc:	323c      	adds	r2, #60	@ 0x3c
 8013dbe:	db1e      	blt.n	8013dfe <__ieee754_atan2+0x106>
 8013dc0:	4632      	mov	r2, r6
 8013dc2:	463b      	mov	r3, r7
 8013dc4:	f7ec fce6 	bl	8000794 <__aeabi_ddiv>
 8013dc8:	ec41 0b10 	vmov	d0, r0, r1
 8013dcc:	f000 f9f4 	bl	80141b8 <fabs>
 8013dd0:	f000 f85a 	bl	8013e88 <atan>
 8013dd4:	ec51 0b10 	vmov	r0, r1, d0
 8013dd8:	2c01      	cmp	r4, #1
 8013dda:	d013      	beq.n	8013e04 <__ieee754_atan2+0x10c>
 8013ddc:	2c02      	cmp	r4, #2
 8013dde:	d015      	beq.n	8013e0c <__ieee754_atan2+0x114>
 8013de0:	2c00      	cmp	r4, #0
 8013de2:	d0a8      	beq.n	8013d36 <__ieee754_atan2+0x3e>
 8013de4:	a318      	add	r3, pc, #96	@ (adr r3, 8013e48 <__ieee754_atan2+0x150>)
 8013de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dea:	f7ec f9f1 	bl	80001d0 <__aeabi_dsub>
 8013dee:	a318      	add	r3, pc, #96	@ (adr r3, 8013e50 <__ieee754_atan2+0x158>)
 8013df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013df4:	e014      	b.n	8013e20 <__ieee754_atan2+0x128>
 8013df6:	a118      	add	r1, pc, #96	@ (adr r1, 8013e58 <__ieee754_atan2+0x160>)
 8013df8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013dfc:	e7ec      	b.n	8013dd8 <__ieee754_atan2+0xe0>
 8013dfe:	2000      	movs	r0, #0
 8013e00:	2100      	movs	r1, #0
 8013e02:	e7e9      	b.n	8013dd8 <__ieee754_atan2+0xe0>
 8013e04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013e08:	4619      	mov	r1, r3
 8013e0a:	e794      	b.n	8013d36 <__ieee754_atan2+0x3e>
 8013e0c:	a30e      	add	r3, pc, #56	@ (adr r3, 8013e48 <__ieee754_atan2+0x150>)
 8013e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e12:	f7ec f9dd 	bl	80001d0 <__aeabi_dsub>
 8013e16:	4602      	mov	r2, r0
 8013e18:	460b      	mov	r3, r1
 8013e1a:	a10d      	add	r1, pc, #52	@ (adr r1, 8013e50 <__ieee754_atan2+0x158>)
 8013e1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013e20:	f7ec f9d6 	bl	80001d0 <__aeabi_dsub>
 8013e24:	e787      	b.n	8013d36 <__ieee754_atan2+0x3e>
 8013e26:	a10a      	add	r1, pc, #40	@ (adr r1, 8013e50 <__ieee754_atan2+0x158>)
 8013e28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013e2c:	e783      	b.n	8013d36 <__ieee754_atan2+0x3e>
 8013e2e:	a10c      	add	r1, pc, #48	@ (adr r1, 8013e60 <__ieee754_atan2+0x168>)
 8013e30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013e34:	e77f      	b.n	8013d36 <__ieee754_atan2+0x3e>
 8013e36:	2000      	movs	r0, #0
 8013e38:	2100      	movs	r1, #0
 8013e3a:	e77c      	b.n	8013d36 <__ieee754_atan2+0x3e>
 8013e3c:	a10a      	add	r1, pc, #40	@ (adr r1, 8013e68 <__ieee754_atan2+0x170>)
 8013e3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013e42:	e778      	b.n	8013d36 <__ieee754_atan2+0x3e>
 8013e44:	f3af 8000 	nop.w
 8013e48:	33145c07 	.word	0x33145c07
 8013e4c:	3ca1a626 	.word	0x3ca1a626
 8013e50:	54442d18 	.word	0x54442d18
 8013e54:	400921fb 	.word	0x400921fb
 8013e58:	54442d18 	.word	0x54442d18
 8013e5c:	3ff921fb 	.word	0x3ff921fb
 8013e60:	54442d18 	.word	0x54442d18
 8013e64:	3fe921fb 	.word	0x3fe921fb
 8013e68:	54442d18 	.word	0x54442d18
 8013e6c:	bff921fb 	.word	0xbff921fb
 8013e70:	08015318 	.word	0x08015318
 8013e74:	08015300 	.word	0x08015300
 8013e78:	54442d18 	.word	0x54442d18
 8013e7c:	c00921fb 	.word	0xc00921fb
 8013e80:	7ff00000 	.word	0x7ff00000
 8013e84:	00000000 	.word	0x00000000

08013e88 <atan>:
 8013e88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e8c:	ec55 4b10 	vmov	r4, r5, d0
 8013e90:	4bbf      	ldr	r3, [pc, #764]	@ (8014190 <atan+0x308>)
 8013e92:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8013e96:	429e      	cmp	r6, r3
 8013e98:	46ab      	mov	fp, r5
 8013e9a:	d918      	bls.n	8013ece <atan+0x46>
 8013e9c:	4bbd      	ldr	r3, [pc, #756]	@ (8014194 <atan+0x30c>)
 8013e9e:	429e      	cmp	r6, r3
 8013ea0:	d801      	bhi.n	8013ea6 <atan+0x1e>
 8013ea2:	d109      	bne.n	8013eb8 <atan+0x30>
 8013ea4:	b144      	cbz	r4, 8013eb8 <atan+0x30>
 8013ea6:	4622      	mov	r2, r4
 8013ea8:	462b      	mov	r3, r5
 8013eaa:	4620      	mov	r0, r4
 8013eac:	4629      	mov	r1, r5
 8013eae:	f7ec f991 	bl	80001d4 <__adddf3>
 8013eb2:	4604      	mov	r4, r0
 8013eb4:	460d      	mov	r5, r1
 8013eb6:	e006      	b.n	8013ec6 <atan+0x3e>
 8013eb8:	f1bb 0f00 	cmp.w	fp, #0
 8013ebc:	f340 812b 	ble.w	8014116 <atan+0x28e>
 8013ec0:	a597      	add	r5, pc, #604	@ (adr r5, 8014120 <atan+0x298>)
 8013ec2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013ec6:	ec45 4b10 	vmov	d0, r4, r5
 8013eca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ece:	4bb2      	ldr	r3, [pc, #712]	@ (8014198 <atan+0x310>)
 8013ed0:	429e      	cmp	r6, r3
 8013ed2:	d813      	bhi.n	8013efc <atan+0x74>
 8013ed4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8013ed8:	429e      	cmp	r6, r3
 8013eda:	d80c      	bhi.n	8013ef6 <atan+0x6e>
 8013edc:	a392      	add	r3, pc, #584	@ (adr r3, 8014128 <atan+0x2a0>)
 8013ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ee2:	4620      	mov	r0, r4
 8013ee4:	4629      	mov	r1, r5
 8013ee6:	f7ec f975 	bl	80001d4 <__adddf3>
 8013eea:	4bac      	ldr	r3, [pc, #688]	@ (801419c <atan+0x314>)
 8013eec:	2200      	movs	r2, #0
 8013eee:	f7ec fdb7 	bl	8000a60 <__aeabi_dcmpgt>
 8013ef2:	2800      	cmp	r0, #0
 8013ef4:	d1e7      	bne.n	8013ec6 <atan+0x3e>
 8013ef6:	f04f 3aff 	mov.w	sl, #4294967295
 8013efa:	e029      	b.n	8013f50 <atan+0xc8>
 8013efc:	f000 f95c 	bl	80141b8 <fabs>
 8013f00:	4ba7      	ldr	r3, [pc, #668]	@ (80141a0 <atan+0x318>)
 8013f02:	429e      	cmp	r6, r3
 8013f04:	ec55 4b10 	vmov	r4, r5, d0
 8013f08:	f200 80bc 	bhi.w	8014084 <atan+0x1fc>
 8013f0c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8013f10:	429e      	cmp	r6, r3
 8013f12:	f200 809e 	bhi.w	8014052 <atan+0x1ca>
 8013f16:	4622      	mov	r2, r4
 8013f18:	462b      	mov	r3, r5
 8013f1a:	4620      	mov	r0, r4
 8013f1c:	4629      	mov	r1, r5
 8013f1e:	f7ec f959 	bl	80001d4 <__adddf3>
 8013f22:	4b9e      	ldr	r3, [pc, #632]	@ (801419c <atan+0x314>)
 8013f24:	2200      	movs	r2, #0
 8013f26:	f7ec f953 	bl	80001d0 <__aeabi_dsub>
 8013f2a:	2200      	movs	r2, #0
 8013f2c:	4606      	mov	r6, r0
 8013f2e:	460f      	mov	r7, r1
 8013f30:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8013f34:	4620      	mov	r0, r4
 8013f36:	4629      	mov	r1, r5
 8013f38:	f7ec f94c 	bl	80001d4 <__adddf3>
 8013f3c:	4602      	mov	r2, r0
 8013f3e:	460b      	mov	r3, r1
 8013f40:	4630      	mov	r0, r6
 8013f42:	4639      	mov	r1, r7
 8013f44:	f7ec fc26 	bl	8000794 <__aeabi_ddiv>
 8013f48:	f04f 0a00 	mov.w	sl, #0
 8013f4c:	4604      	mov	r4, r0
 8013f4e:	460d      	mov	r5, r1
 8013f50:	4622      	mov	r2, r4
 8013f52:	462b      	mov	r3, r5
 8013f54:	4620      	mov	r0, r4
 8013f56:	4629      	mov	r1, r5
 8013f58:	f7ec faf2 	bl	8000540 <__aeabi_dmul>
 8013f5c:	4602      	mov	r2, r0
 8013f5e:	460b      	mov	r3, r1
 8013f60:	4680      	mov	r8, r0
 8013f62:	4689      	mov	r9, r1
 8013f64:	f7ec faec 	bl	8000540 <__aeabi_dmul>
 8013f68:	a371      	add	r3, pc, #452	@ (adr r3, 8014130 <atan+0x2a8>)
 8013f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f6e:	4606      	mov	r6, r0
 8013f70:	460f      	mov	r7, r1
 8013f72:	f7ec fae5 	bl	8000540 <__aeabi_dmul>
 8013f76:	a370      	add	r3, pc, #448	@ (adr r3, 8014138 <atan+0x2b0>)
 8013f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f7c:	f7ec f92a 	bl	80001d4 <__adddf3>
 8013f80:	4632      	mov	r2, r6
 8013f82:	463b      	mov	r3, r7
 8013f84:	f7ec fadc 	bl	8000540 <__aeabi_dmul>
 8013f88:	a36d      	add	r3, pc, #436	@ (adr r3, 8014140 <atan+0x2b8>)
 8013f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f8e:	f7ec f921 	bl	80001d4 <__adddf3>
 8013f92:	4632      	mov	r2, r6
 8013f94:	463b      	mov	r3, r7
 8013f96:	f7ec fad3 	bl	8000540 <__aeabi_dmul>
 8013f9a:	a36b      	add	r3, pc, #428	@ (adr r3, 8014148 <atan+0x2c0>)
 8013f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fa0:	f7ec f918 	bl	80001d4 <__adddf3>
 8013fa4:	4632      	mov	r2, r6
 8013fa6:	463b      	mov	r3, r7
 8013fa8:	f7ec faca 	bl	8000540 <__aeabi_dmul>
 8013fac:	a368      	add	r3, pc, #416	@ (adr r3, 8014150 <atan+0x2c8>)
 8013fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fb2:	f7ec f90f 	bl	80001d4 <__adddf3>
 8013fb6:	4632      	mov	r2, r6
 8013fb8:	463b      	mov	r3, r7
 8013fba:	f7ec fac1 	bl	8000540 <__aeabi_dmul>
 8013fbe:	a366      	add	r3, pc, #408	@ (adr r3, 8014158 <atan+0x2d0>)
 8013fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fc4:	f7ec f906 	bl	80001d4 <__adddf3>
 8013fc8:	4642      	mov	r2, r8
 8013fca:	464b      	mov	r3, r9
 8013fcc:	f7ec fab8 	bl	8000540 <__aeabi_dmul>
 8013fd0:	a363      	add	r3, pc, #396	@ (adr r3, 8014160 <atan+0x2d8>)
 8013fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fd6:	4680      	mov	r8, r0
 8013fd8:	4689      	mov	r9, r1
 8013fda:	4630      	mov	r0, r6
 8013fdc:	4639      	mov	r1, r7
 8013fde:	f7ec faaf 	bl	8000540 <__aeabi_dmul>
 8013fe2:	a361      	add	r3, pc, #388	@ (adr r3, 8014168 <atan+0x2e0>)
 8013fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fe8:	f7ec f8f2 	bl	80001d0 <__aeabi_dsub>
 8013fec:	4632      	mov	r2, r6
 8013fee:	463b      	mov	r3, r7
 8013ff0:	f7ec faa6 	bl	8000540 <__aeabi_dmul>
 8013ff4:	a35e      	add	r3, pc, #376	@ (adr r3, 8014170 <atan+0x2e8>)
 8013ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ffa:	f7ec f8e9 	bl	80001d0 <__aeabi_dsub>
 8013ffe:	4632      	mov	r2, r6
 8014000:	463b      	mov	r3, r7
 8014002:	f7ec fa9d 	bl	8000540 <__aeabi_dmul>
 8014006:	a35c      	add	r3, pc, #368	@ (adr r3, 8014178 <atan+0x2f0>)
 8014008:	e9d3 2300 	ldrd	r2, r3, [r3]
 801400c:	f7ec f8e0 	bl	80001d0 <__aeabi_dsub>
 8014010:	4632      	mov	r2, r6
 8014012:	463b      	mov	r3, r7
 8014014:	f7ec fa94 	bl	8000540 <__aeabi_dmul>
 8014018:	a359      	add	r3, pc, #356	@ (adr r3, 8014180 <atan+0x2f8>)
 801401a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801401e:	f7ec f8d7 	bl	80001d0 <__aeabi_dsub>
 8014022:	4632      	mov	r2, r6
 8014024:	463b      	mov	r3, r7
 8014026:	f7ec fa8b 	bl	8000540 <__aeabi_dmul>
 801402a:	4602      	mov	r2, r0
 801402c:	460b      	mov	r3, r1
 801402e:	4640      	mov	r0, r8
 8014030:	4649      	mov	r1, r9
 8014032:	f7ec f8cf 	bl	80001d4 <__adddf3>
 8014036:	4622      	mov	r2, r4
 8014038:	462b      	mov	r3, r5
 801403a:	f7ec fa81 	bl	8000540 <__aeabi_dmul>
 801403e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8014042:	4602      	mov	r2, r0
 8014044:	460b      	mov	r3, r1
 8014046:	d148      	bne.n	80140da <atan+0x252>
 8014048:	4620      	mov	r0, r4
 801404a:	4629      	mov	r1, r5
 801404c:	f7ec f8c0 	bl	80001d0 <__aeabi_dsub>
 8014050:	e72f      	b.n	8013eb2 <atan+0x2a>
 8014052:	4b52      	ldr	r3, [pc, #328]	@ (801419c <atan+0x314>)
 8014054:	2200      	movs	r2, #0
 8014056:	4620      	mov	r0, r4
 8014058:	4629      	mov	r1, r5
 801405a:	f7ec f8b9 	bl	80001d0 <__aeabi_dsub>
 801405e:	4b4f      	ldr	r3, [pc, #316]	@ (801419c <atan+0x314>)
 8014060:	4606      	mov	r6, r0
 8014062:	460f      	mov	r7, r1
 8014064:	2200      	movs	r2, #0
 8014066:	4620      	mov	r0, r4
 8014068:	4629      	mov	r1, r5
 801406a:	f7ec f8b3 	bl	80001d4 <__adddf3>
 801406e:	4602      	mov	r2, r0
 8014070:	460b      	mov	r3, r1
 8014072:	4630      	mov	r0, r6
 8014074:	4639      	mov	r1, r7
 8014076:	f7ec fb8d 	bl	8000794 <__aeabi_ddiv>
 801407a:	f04f 0a01 	mov.w	sl, #1
 801407e:	4604      	mov	r4, r0
 8014080:	460d      	mov	r5, r1
 8014082:	e765      	b.n	8013f50 <atan+0xc8>
 8014084:	4b47      	ldr	r3, [pc, #284]	@ (80141a4 <atan+0x31c>)
 8014086:	429e      	cmp	r6, r3
 8014088:	d21c      	bcs.n	80140c4 <atan+0x23c>
 801408a:	4b47      	ldr	r3, [pc, #284]	@ (80141a8 <atan+0x320>)
 801408c:	2200      	movs	r2, #0
 801408e:	4620      	mov	r0, r4
 8014090:	4629      	mov	r1, r5
 8014092:	f7ec f89d 	bl	80001d0 <__aeabi_dsub>
 8014096:	4b44      	ldr	r3, [pc, #272]	@ (80141a8 <atan+0x320>)
 8014098:	4606      	mov	r6, r0
 801409a:	460f      	mov	r7, r1
 801409c:	2200      	movs	r2, #0
 801409e:	4620      	mov	r0, r4
 80140a0:	4629      	mov	r1, r5
 80140a2:	f7ec fa4d 	bl	8000540 <__aeabi_dmul>
 80140a6:	4b3d      	ldr	r3, [pc, #244]	@ (801419c <atan+0x314>)
 80140a8:	2200      	movs	r2, #0
 80140aa:	f7ec f893 	bl	80001d4 <__adddf3>
 80140ae:	4602      	mov	r2, r0
 80140b0:	460b      	mov	r3, r1
 80140b2:	4630      	mov	r0, r6
 80140b4:	4639      	mov	r1, r7
 80140b6:	f7ec fb6d 	bl	8000794 <__aeabi_ddiv>
 80140ba:	f04f 0a02 	mov.w	sl, #2
 80140be:	4604      	mov	r4, r0
 80140c0:	460d      	mov	r5, r1
 80140c2:	e745      	b.n	8013f50 <atan+0xc8>
 80140c4:	4622      	mov	r2, r4
 80140c6:	462b      	mov	r3, r5
 80140c8:	4938      	ldr	r1, [pc, #224]	@ (80141ac <atan+0x324>)
 80140ca:	2000      	movs	r0, #0
 80140cc:	f7ec fb62 	bl	8000794 <__aeabi_ddiv>
 80140d0:	f04f 0a03 	mov.w	sl, #3
 80140d4:	4604      	mov	r4, r0
 80140d6:	460d      	mov	r5, r1
 80140d8:	e73a      	b.n	8013f50 <atan+0xc8>
 80140da:	4b35      	ldr	r3, [pc, #212]	@ (80141b0 <atan+0x328>)
 80140dc:	4e35      	ldr	r6, [pc, #212]	@ (80141b4 <atan+0x32c>)
 80140de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80140e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140e6:	f7ec f873 	bl	80001d0 <__aeabi_dsub>
 80140ea:	4622      	mov	r2, r4
 80140ec:	462b      	mov	r3, r5
 80140ee:	f7ec f86f 	bl	80001d0 <__aeabi_dsub>
 80140f2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80140f6:	4602      	mov	r2, r0
 80140f8:	460b      	mov	r3, r1
 80140fa:	e9d6 0100 	ldrd	r0, r1, [r6]
 80140fe:	f7ec f867 	bl	80001d0 <__aeabi_dsub>
 8014102:	f1bb 0f00 	cmp.w	fp, #0
 8014106:	4604      	mov	r4, r0
 8014108:	460d      	mov	r5, r1
 801410a:	f6bf aedc 	bge.w	8013ec6 <atan+0x3e>
 801410e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014112:	461d      	mov	r5, r3
 8014114:	e6d7      	b.n	8013ec6 <atan+0x3e>
 8014116:	a51c      	add	r5, pc, #112	@ (adr r5, 8014188 <atan+0x300>)
 8014118:	e9d5 4500 	ldrd	r4, r5, [r5]
 801411c:	e6d3      	b.n	8013ec6 <atan+0x3e>
 801411e:	bf00      	nop
 8014120:	54442d18 	.word	0x54442d18
 8014124:	3ff921fb 	.word	0x3ff921fb
 8014128:	8800759c 	.word	0x8800759c
 801412c:	7e37e43c 	.word	0x7e37e43c
 8014130:	e322da11 	.word	0xe322da11
 8014134:	3f90ad3a 	.word	0x3f90ad3a
 8014138:	24760deb 	.word	0x24760deb
 801413c:	3fa97b4b 	.word	0x3fa97b4b
 8014140:	a0d03d51 	.word	0xa0d03d51
 8014144:	3fb10d66 	.word	0x3fb10d66
 8014148:	c54c206e 	.word	0xc54c206e
 801414c:	3fb745cd 	.word	0x3fb745cd
 8014150:	920083ff 	.word	0x920083ff
 8014154:	3fc24924 	.word	0x3fc24924
 8014158:	5555550d 	.word	0x5555550d
 801415c:	3fd55555 	.word	0x3fd55555
 8014160:	2c6a6c2f 	.word	0x2c6a6c2f
 8014164:	bfa2b444 	.word	0xbfa2b444
 8014168:	52defd9a 	.word	0x52defd9a
 801416c:	3fadde2d 	.word	0x3fadde2d
 8014170:	af749a6d 	.word	0xaf749a6d
 8014174:	3fb3b0f2 	.word	0x3fb3b0f2
 8014178:	fe231671 	.word	0xfe231671
 801417c:	3fbc71c6 	.word	0x3fbc71c6
 8014180:	9998ebc4 	.word	0x9998ebc4
 8014184:	3fc99999 	.word	0x3fc99999
 8014188:	54442d18 	.word	0x54442d18
 801418c:	bff921fb 	.word	0xbff921fb
 8014190:	440fffff 	.word	0x440fffff
 8014194:	7ff00000 	.word	0x7ff00000
 8014198:	3fdbffff 	.word	0x3fdbffff
 801419c:	3ff00000 	.word	0x3ff00000
 80141a0:	3ff2ffff 	.word	0x3ff2ffff
 80141a4:	40038000 	.word	0x40038000
 80141a8:	3ff80000 	.word	0x3ff80000
 80141ac:	bff00000 	.word	0xbff00000
 80141b0:	08015330 	.word	0x08015330
 80141b4:	08015350 	.word	0x08015350

080141b8 <fabs>:
 80141b8:	ec51 0b10 	vmov	r0, r1, d0
 80141bc:	4602      	mov	r2, r0
 80141be:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80141c2:	ec43 2b10 	vmov	d0, r2, r3
 80141c6:	4770      	bx	lr

080141c8 <__kernel_cosf>:
 80141c8:	ee10 3a10 	vmov	r3, s0
 80141cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80141d0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80141d4:	eef0 6a40 	vmov.f32	s13, s0
 80141d8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80141dc:	d204      	bcs.n	80141e8 <__kernel_cosf+0x20>
 80141de:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80141e2:	ee17 2a90 	vmov	r2, s15
 80141e6:	b342      	cbz	r2, 801423a <__kernel_cosf+0x72>
 80141e8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80141ec:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8014258 <__kernel_cosf+0x90>
 80141f0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 801425c <__kernel_cosf+0x94>
 80141f4:	4a1a      	ldr	r2, [pc, #104]	@ (8014260 <__kernel_cosf+0x98>)
 80141f6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80141fa:	4293      	cmp	r3, r2
 80141fc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8014264 <__kernel_cosf+0x9c>
 8014200:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014204:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8014268 <__kernel_cosf+0xa0>
 8014208:	eea7 6a87 	vfma.f32	s12, s15, s14
 801420c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 801426c <__kernel_cosf+0xa4>
 8014210:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014214:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8014270 <__kernel_cosf+0xa8>
 8014218:	eea7 6a87 	vfma.f32	s12, s15, s14
 801421c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8014220:	ee26 6a07 	vmul.f32	s12, s12, s14
 8014224:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014228:	eee7 0a06 	vfma.f32	s1, s14, s12
 801422c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014230:	d804      	bhi.n	801423c <__kernel_cosf+0x74>
 8014232:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8014236:	ee30 0a67 	vsub.f32	s0, s0, s15
 801423a:	4770      	bx	lr
 801423c:	4a0d      	ldr	r2, [pc, #52]	@ (8014274 <__kernel_cosf+0xac>)
 801423e:	4293      	cmp	r3, r2
 8014240:	bf9a      	itte	ls
 8014242:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8014246:	ee07 3a10 	vmovls	s14, r3
 801424a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 801424e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8014252:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014256:	e7ec      	b.n	8014232 <__kernel_cosf+0x6a>
 8014258:	ad47d74e 	.word	0xad47d74e
 801425c:	310f74f6 	.word	0x310f74f6
 8014260:	3e999999 	.word	0x3e999999
 8014264:	b493f27c 	.word	0xb493f27c
 8014268:	37d00d01 	.word	0x37d00d01
 801426c:	bab60b61 	.word	0xbab60b61
 8014270:	3d2aaaab 	.word	0x3d2aaaab
 8014274:	3f480000 	.word	0x3f480000

08014278 <__kernel_sinf>:
 8014278:	ee10 3a10 	vmov	r3, s0
 801427c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014280:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8014284:	d204      	bcs.n	8014290 <__kernel_sinf+0x18>
 8014286:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801428a:	ee17 3a90 	vmov	r3, s15
 801428e:	b35b      	cbz	r3, 80142e8 <__kernel_sinf+0x70>
 8014290:	ee20 7a00 	vmul.f32	s14, s0, s0
 8014294:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80142ec <__kernel_sinf+0x74>
 8014298:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80142f0 <__kernel_sinf+0x78>
 801429c:	eea7 6a27 	vfma.f32	s12, s14, s15
 80142a0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80142f4 <__kernel_sinf+0x7c>
 80142a4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80142a8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80142f8 <__kernel_sinf+0x80>
 80142ac:	eea7 6a87 	vfma.f32	s12, s15, s14
 80142b0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80142fc <__kernel_sinf+0x84>
 80142b4:	ee60 6a07 	vmul.f32	s13, s0, s14
 80142b8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80142bc:	b930      	cbnz	r0, 80142cc <__kernel_sinf+0x54>
 80142be:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8014300 <__kernel_sinf+0x88>
 80142c2:	eea7 6a27 	vfma.f32	s12, s14, s15
 80142c6:	eea6 0a26 	vfma.f32	s0, s12, s13
 80142ca:	4770      	bx	lr
 80142cc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80142d0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80142d4:	eee0 7a86 	vfma.f32	s15, s1, s12
 80142d8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80142dc:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8014304 <__kernel_sinf+0x8c>
 80142e0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80142e4:	ee30 0a60 	vsub.f32	s0, s0, s1
 80142e8:	4770      	bx	lr
 80142ea:	bf00      	nop
 80142ec:	2f2ec9d3 	.word	0x2f2ec9d3
 80142f0:	b2d72f34 	.word	0xb2d72f34
 80142f4:	3638ef1b 	.word	0x3638ef1b
 80142f8:	b9500d01 	.word	0xb9500d01
 80142fc:	3c088889 	.word	0x3c088889
 8014300:	be2aaaab 	.word	0xbe2aaaab
 8014304:	3e2aaaab 	.word	0x3e2aaaab

08014308 <__kernel_tanf>:
 8014308:	b508      	push	{r3, lr}
 801430a:	ee10 3a10 	vmov	r3, s0
 801430e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8014312:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 8014316:	eef0 7a40 	vmov.f32	s15, s0
 801431a:	d217      	bcs.n	801434c <__kernel_tanf+0x44>
 801431c:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8014320:	ee17 1a10 	vmov	r1, s14
 8014324:	bb41      	cbnz	r1, 8014378 <__kernel_tanf+0x70>
 8014326:	1c43      	adds	r3, r0, #1
 8014328:	4313      	orrs	r3, r2
 801432a:	d108      	bne.n	801433e <__kernel_tanf+0x36>
 801432c:	f7ff fa96 	bl	801385c <fabsf>
 8014330:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014334:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014338:	eeb0 0a67 	vmov.f32	s0, s15
 801433c:	bd08      	pop	{r3, pc}
 801433e:	2801      	cmp	r0, #1
 8014340:	d0fa      	beq.n	8014338 <__kernel_tanf+0x30>
 8014342:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014346:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801434a:	e7f5      	b.n	8014338 <__kernel_tanf+0x30>
 801434c:	494c      	ldr	r1, [pc, #304]	@ (8014480 <__kernel_tanf+0x178>)
 801434e:	428a      	cmp	r2, r1
 8014350:	d312      	bcc.n	8014378 <__kernel_tanf+0x70>
 8014352:	2b00      	cmp	r3, #0
 8014354:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8014484 <__kernel_tanf+0x17c>
 8014358:	bfb8      	it	lt
 801435a:	eef1 7a40 	vneglt.f32	s15, s0
 801435e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014362:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8014488 <__kernel_tanf+0x180>
 8014366:	bfb8      	it	lt
 8014368:	eef1 0a60 	vneglt.f32	s1, s1
 801436c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8014370:	eddf 0a46 	vldr	s1, [pc, #280]	@ 801448c <__kernel_tanf+0x184>
 8014374:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014378:	ee67 6aa7 	vmul.f32	s13, s15, s15
 801437c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8014490 <__kernel_tanf+0x188>
 8014380:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 8014494 <__kernel_tanf+0x18c>
 8014384:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8014498 <__kernel_tanf+0x190>
 8014388:	493d      	ldr	r1, [pc, #244]	@ (8014480 <__kernel_tanf+0x178>)
 801438a:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801438e:	428a      	cmp	r2, r1
 8014390:	eea7 6a25 	vfma.f32	s12, s14, s11
 8014394:	eddf 5a41 	vldr	s11, [pc, #260]	@ 801449c <__kernel_tanf+0x194>
 8014398:	eee6 5a07 	vfma.f32	s11, s12, s14
 801439c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80144a0 <__kernel_tanf+0x198>
 80143a0:	eea5 6a87 	vfma.f32	s12, s11, s14
 80143a4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80144a4 <__kernel_tanf+0x19c>
 80143a8:	eee6 5a07 	vfma.f32	s11, s12, s14
 80143ac:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 80144a8 <__kernel_tanf+0x1a0>
 80143b0:	eea5 6a87 	vfma.f32	s12, s11, s14
 80143b4:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80144ac <__kernel_tanf+0x1a4>
 80143b8:	eee7 5a05 	vfma.f32	s11, s14, s10
 80143bc:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 80144b0 <__kernel_tanf+0x1a8>
 80143c0:	eea5 5a87 	vfma.f32	s10, s11, s14
 80143c4:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 80144b4 <__kernel_tanf+0x1ac>
 80143c8:	eee5 5a07 	vfma.f32	s11, s10, s14
 80143cc:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 80144b8 <__kernel_tanf+0x1b0>
 80143d0:	eea5 5a87 	vfma.f32	s10, s11, s14
 80143d4:	eddf 5a39 	vldr	s11, [pc, #228]	@ 80144bc <__kernel_tanf+0x1b4>
 80143d8:	eee5 5a07 	vfma.f32	s11, s10, s14
 80143dc:	eeb0 7a46 	vmov.f32	s14, s12
 80143e0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80143e4:	ee27 5aa6 	vmul.f32	s10, s15, s13
 80143e8:	eeb0 6a60 	vmov.f32	s12, s1
 80143ec:	eea7 6a05 	vfma.f32	s12, s14, s10
 80143f0:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80144c0 <__kernel_tanf+0x1b8>
 80143f4:	eee6 0a26 	vfma.f32	s1, s12, s13
 80143f8:	eee5 0a07 	vfma.f32	s1, s10, s14
 80143fc:	ee37 6aa0 	vadd.f32	s12, s15, s1
 8014400:	d31d      	bcc.n	801443e <__kernel_tanf+0x136>
 8014402:	ee07 0a10 	vmov	s14, r0
 8014406:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801440a:	ee26 5a06 	vmul.f32	s10, s12, s12
 801440e:	ee36 6a07 	vadd.f32	s12, s12, s14
 8014412:	179b      	asrs	r3, r3, #30
 8014414:	eec5 5a06 	vdiv.f32	s11, s10, s12
 8014418:	f003 0302 	and.w	r3, r3, #2
 801441c:	f1c3 0301 	rsb	r3, r3, #1
 8014420:	ee06 3a90 	vmov	s13, r3
 8014424:	ee35 6ae0 	vsub.f32	s12, s11, s1
 8014428:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801442c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8014430:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8014434:	eea7 7ac6 	vfms.f32	s14, s15, s12
 8014438:	ee66 7a87 	vmul.f32	s15, s13, s14
 801443c:	e77c      	b.n	8014338 <__kernel_tanf+0x30>
 801443e:	2801      	cmp	r0, #1
 8014440:	d01b      	beq.n	801447a <__kernel_tanf+0x172>
 8014442:	4b20      	ldr	r3, [pc, #128]	@ (80144c4 <__kernel_tanf+0x1bc>)
 8014444:	ee16 2a10 	vmov	r2, s12
 8014448:	401a      	ands	r2, r3
 801444a:	ee05 2a90 	vmov	s11, r2
 801444e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8014452:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014456:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801445a:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 801445e:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8014462:	ee16 2a90 	vmov	r2, s13
 8014466:	4013      	ands	r3, r2
 8014468:	ee07 3a90 	vmov	s15, r3
 801446c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8014470:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8014474:	eee7 7a26 	vfma.f32	s15, s14, s13
 8014478:	e75e      	b.n	8014338 <__kernel_tanf+0x30>
 801447a:	eef0 7a46 	vmov.f32	s15, s12
 801447e:	e75b      	b.n	8014338 <__kernel_tanf+0x30>
 8014480:	3f2ca140 	.word	0x3f2ca140
 8014484:	3f490fda 	.word	0x3f490fda
 8014488:	33222168 	.word	0x33222168
 801448c:	00000000 	.word	0x00000000
 8014490:	b79bae5f 	.word	0xb79bae5f
 8014494:	38a3f445 	.word	0x38a3f445
 8014498:	37d95384 	.word	0x37d95384
 801449c:	3a1a26c8 	.word	0x3a1a26c8
 80144a0:	3b6b6916 	.word	0x3b6b6916
 80144a4:	3cb327a4 	.word	0x3cb327a4
 80144a8:	3e088889 	.word	0x3e088889
 80144ac:	3895c07a 	.word	0x3895c07a
 80144b0:	398137b9 	.word	0x398137b9
 80144b4:	3abede48 	.word	0x3abede48
 80144b8:	3c11371f 	.word	0x3c11371f
 80144bc:	3d5d0dd1 	.word	0x3d5d0dd1
 80144c0:	3eaaaaab 	.word	0x3eaaaaab
 80144c4:	fffff000 	.word	0xfffff000

080144c8 <__ieee754_asinf>:
 80144c8:	b538      	push	{r3, r4, r5, lr}
 80144ca:	ee10 5a10 	vmov	r5, s0
 80144ce:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80144d2:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80144d6:	ed2d 8b04 	vpush	{d8-d9}
 80144da:	d10c      	bne.n	80144f6 <__ieee754_asinf+0x2e>
 80144dc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014650 <__ieee754_asinf+0x188>
 80144e0:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8014654 <__ieee754_asinf+0x18c>
 80144e4:	ee60 7a27 	vmul.f32	s15, s0, s15
 80144e8:	eee0 7a07 	vfma.f32	s15, s0, s14
 80144ec:	eeb0 0a67 	vmov.f32	s0, s15
 80144f0:	ecbd 8b04 	vpop	{d8-d9}
 80144f4:	bd38      	pop	{r3, r4, r5, pc}
 80144f6:	d904      	bls.n	8014502 <__ieee754_asinf+0x3a>
 80144f8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80144fc:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8014500:	e7f6      	b.n	80144f0 <__ieee754_asinf+0x28>
 8014502:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8014506:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801450a:	d20b      	bcs.n	8014524 <__ieee754_asinf+0x5c>
 801450c:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8014510:	d252      	bcs.n	80145b8 <__ieee754_asinf+0xf0>
 8014512:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8014658 <__ieee754_asinf+0x190>
 8014516:	ee70 7a27 	vadd.f32	s15, s0, s15
 801451a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801451e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014522:	dce5      	bgt.n	80144f0 <__ieee754_asinf+0x28>
 8014524:	f7ff f99a 	bl	801385c <fabsf>
 8014528:	ee38 8ac0 	vsub.f32	s16, s17, s0
 801452c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014530:	ee28 8a27 	vmul.f32	s16, s16, s15
 8014534:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801465c <__ieee754_asinf+0x194>
 8014538:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8014660 <__ieee754_asinf+0x198>
 801453c:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8014664 <__ieee754_asinf+0x19c>
 8014540:	eea8 7a27 	vfma.f32	s14, s16, s15
 8014544:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8014668 <__ieee754_asinf+0x1a0>
 8014548:	eee7 7a08 	vfma.f32	s15, s14, s16
 801454c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 801466c <__ieee754_asinf+0x1a4>
 8014550:	eea7 7a88 	vfma.f32	s14, s15, s16
 8014554:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8014670 <__ieee754_asinf+0x1a8>
 8014558:	eee7 7a08 	vfma.f32	s15, s14, s16
 801455c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8014674 <__ieee754_asinf+0x1ac>
 8014560:	eea7 9a88 	vfma.f32	s18, s15, s16
 8014564:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8014678 <__ieee754_asinf+0x1b0>
 8014568:	eee8 7a07 	vfma.f32	s15, s16, s14
 801456c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 801467c <__ieee754_asinf+0x1b4>
 8014570:	eea7 7a88 	vfma.f32	s14, s15, s16
 8014574:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8014680 <__ieee754_asinf+0x1b8>
 8014578:	eee7 7a08 	vfma.f32	s15, s14, s16
 801457c:	eeb0 0a48 	vmov.f32	s0, s16
 8014580:	eee7 8a88 	vfma.f32	s17, s15, s16
 8014584:	f000 fb28 	bl	8014bd8 <__ieee754_sqrtf>
 8014588:	4b3e      	ldr	r3, [pc, #248]	@ (8014684 <__ieee754_asinf+0x1bc>)
 801458a:	ee29 9a08 	vmul.f32	s18, s18, s16
 801458e:	429c      	cmp	r4, r3
 8014590:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8014594:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8014598:	d93d      	bls.n	8014616 <__ieee754_asinf+0x14e>
 801459a:	eea0 0a06 	vfma.f32	s0, s0, s12
 801459e:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8014688 <__ieee754_asinf+0x1c0>
 80145a2:	eee0 7a26 	vfma.f32	s15, s0, s13
 80145a6:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8014654 <__ieee754_asinf+0x18c>
 80145aa:	ee30 0a67 	vsub.f32	s0, s0, s15
 80145ae:	2d00      	cmp	r5, #0
 80145b0:	bfd8      	it	le
 80145b2:	eeb1 0a40 	vnegle.f32	s0, s0
 80145b6:	e79b      	b.n	80144f0 <__ieee754_asinf+0x28>
 80145b8:	ee60 7a00 	vmul.f32	s15, s0, s0
 80145bc:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8014660 <__ieee754_asinf+0x198>
 80145c0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801465c <__ieee754_asinf+0x194>
 80145c4:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8014674 <__ieee754_asinf+0x1ac>
 80145c8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80145cc:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8014668 <__ieee754_asinf+0x1a0>
 80145d0:	eee7 6a27 	vfma.f32	s13, s14, s15
 80145d4:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 801466c <__ieee754_asinf+0x1a4>
 80145d8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80145dc:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8014670 <__ieee754_asinf+0x1a8>
 80145e0:	eee7 6a27 	vfma.f32	s13, s14, s15
 80145e4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8014664 <__ieee754_asinf+0x19c>
 80145e8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80145ec:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8014678 <__ieee754_asinf+0x1b0>
 80145f0:	eee7 6a86 	vfma.f32	s13, s15, s12
 80145f4:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 801467c <__ieee754_asinf+0x1b4>
 80145f8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80145fc:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8014680 <__ieee754_asinf+0x1b8>
 8014600:	eee6 6a27 	vfma.f32	s13, s12, s15
 8014604:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014608:	eee6 8aa7 	vfma.f32	s17, s13, s15
 801460c:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8014610:	eea0 0a27 	vfma.f32	s0, s0, s15
 8014614:	e76c      	b.n	80144f0 <__ieee754_asinf+0x28>
 8014616:	ee10 3a10 	vmov	r3, s0
 801461a:	f36f 030b 	bfc	r3, #0, #12
 801461e:	ee07 3a10 	vmov	s14, r3
 8014622:	eea7 8a47 	vfms.f32	s16, s14, s14
 8014626:	ee70 5a00 	vadd.f32	s11, s0, s0
 801462a:	ee30 0a07 	vadd.f32	s0, s0, s14
 801462e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8014650 <__ieee754_asinf+0x188>
 8014632:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8014636:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 801468c <__ieee754_asinf+0x1c4>
 801463a:	eee5 7a66 	vfms.f32	s15, s10, s13
 801463e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8014642:	eeb0 6a40 	vmov.f32	s12, s0
 8014646:	eea7 6a66 	vfms.f32	s12, s14, s13
 801464a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801464e:	e7ac      	b.n	80145aa <__ieee754_asinf+0xe2>
 8014650:	b33bbd2e 	.word	0xb33bbd2e
 8014654:	3fc90fdb 	.word	0x3fc90fdb
 8014658:	7149f2ca 	.word	0x7149f2ca
 801465c:	3a4f7f04 	.word	0x3a4f7f04
 8014660:	3811ef08 	.word	0x3811ef08
 8014664:	3e2aaaab 	.word	0x3e2aaaab
 8014668:	bd241146 	.word	0xbd241146
 801466c:	3e4e0aa8 	.word	0x3e4e0aa8
 8014670:	bea6b090 	.word	0xbea6b090
 8014674:	3d9dc62e 	.word	0x3d9dc62e
 8014678:	bf303361 	.word	0xbf303361
 801467c:	4001572d 	.word	0x4001572d
 8014680:	c019d139 	.word	0xc019d139
 8014684:	3f799999 	.word	0x3f799999
 8014688:	333bbd2e 	.word	0x333bbd2e
 801468c:	3f490fdb 	.word	0x3f490fdb

08014690 <__ieee754_atan2f>:
 8014690:	ee10 2a90 	vmov	r2, s1
 8014694:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8014698:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801469c:	b510      	push	{r4, lr}
 801469e:	eef0 7a40 	vmov.f32	s15, s0
 80146a2:	d806      	bhi.n	80146b2 <__ieee754_atan2f+0x22>
 80146a4:	ee10 0a10 	vmov	r0, s0
 80146a8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80146ac:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80146b0:	d904      	bls.n	80146bc <__ieee754_atan2f+0x2c>
 80146b2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80146b6:	eeb0 0a67 	vmov.f32	s0, s15
 80146ba:	bd10      	pop	{r4, pc}
 80146bc:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80146c0:	d103      	bne.n	80146ca <__ieee754_atan2f+0x3a>
 80146c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80146c6:	f000 b9b3 	b.w	8014a30 <atanf>
 80146ca:	1794      	asrs	r4, r2, #30
 80146cc:	f004 0402 	and.w	r4, r4, #2
 80146d0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80146d4:	b943      	cbnz	r3, 80146e8 <__ieee754_atan2f+0x58>
 80146d6:	2c02      	cmp	r4, #2
 80146d8:	d05e      	beq.n	8014798 <__ieee754_atan2f+0x108>
 80146da:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80147ac <__ieee754_atan2f+0x11c>
 80146de:	2c03      	cmp	r4, #3
 80146e0:	bf08      	it	eq
 80146e2:	eef0 7a47 	vmoveq.f32	s15, s14
 80146e6:	e7e6      	b.n	80146b6 <__ieee754_atan2f+0x26>
 80146e8:	b941      	cbnz	r1, 80146fc <__ieee754_atan2f+0x6c>
 80146ea:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80147b0 <__ieee754_atan2f+0x120>
 80146ee:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80147b4 <__ieee754_atan2f+0x124>
 80146f2:	2800      	cmp	r0, #0
 80146f4:	bfa8      	it	ge
 80146f6:	eef0 7a47 	vmovge.f32	s15, s14
 80146fa:	e7dc      	b.n	80146b6 <__ieee754_atan2f+0x26>
 80146fc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014700:	d110      	bne.n	8014724 <__ieee754_atan2f+0x94>
 8014702:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014706:	f104 34ff 	add.w	r4, r4, #4294967295
 801470a:	d107      	bne.n	801471c <__ieee754_atan2f+0x8c>
 801470c:	2c02      	cmp	r4, #2
 801470e:	d846      	bhi.n	801479e <__ieee754_atan2f+0x10e>
 8014710:	4b29      	ldr	r3, [pc, #164]	@ (80147b8 <__ieee754_atan2f+0x128>)
 8014712:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014716:	edd3 7a00 	vldr	s15, [r3]
 801471a:	e7cc      	b.n	80146b6 <__ieee754_atan2f+0x26>
 801471c:	2c02      	cmp	r4, #2
 801471e:	d841      	bhi.n	80147a4 <__ieee754_atan2f+0x114>
 8014720:	4b26      	ldr	r3, [pc, #152]	@ (80147bc <__ieee754_atan2f+0x12c>)
 8014722:	e7f6      	b.n	8014712 <__ieee754_atan2f+0x82>
 8014724:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014728:	d0df      	beq.n	80146ea <__ieee754_atan2f+0x5a>
 801472a:	1a5b      	subs	r3, r3, r1
 801472c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8014730:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8014734:	da1a      	bge.n	801476c <__ieee754_atan2f+0xdc>
 8014736:	2a00      	cmp	r2, #0
 8014738:	da01      	bge.n	801473e <__ieee754_atan2f+0xae>
 801473a:	313c      	adds	r1, #60	@ 0x3c
 801473c:	db19      	blt.n	8014772 <__ieee754_atan2f+0xe2>
 801473e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8014742:	f7ff f88b 	bl	801385c <fabsf>
 8014746:	f000 f973 	bl	8014a30 <atanf>
 801474a:	eef0 7a40 	vmov.f32	s15, s0
 801474e:	2c01      	cmp	r4, #1
 8014750:	d012      	beq.n	8014778 <__ieee754_atan2f+0xe8>
 8014752:	2c02      	cmp	r4, #2
 8014754:	d017      	beq.n	8014786 <__ieee754_atan2f+0xf6>
 8014756:	2c00      	cmp	r4, #0
 8014758:	d0ad      	beq.n	80146b6 <__ieee754_atan2f+0x26>
 801475a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80147c0 <__ieee754_atan2f+0x130>
 801475e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014762:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80147c4 <__ieee754_atan2f+0x134>
 8014766:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801476a:	e7a4      	b.n	80146b6 <__ieee754_atan2f+0x26>
 801476c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80147b4 <__ieee754_atan2f+0x124>
 8014770:	e7ed      	b.n	801474e <__ieee754_atan2f+0xbe>
 8014772:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80147c8 <__ieee754_atan2f+0x138>
 8014776:	e7ea      	b.n	801474e <__ieee754_atan2f+0xbe>
 8014778:	ee17 3a90 	vmov	r3, s15
 801477c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014780:	ee07 3a90 	vmov	s15, r3
 8014784:	e797      	b.n	80146b6 <__ieee754_atan2f+0x26>
 8014786:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80147c0 <__ieee754_atan2f+0x130>
 801478a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801478e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80147c4 <__ieee754_atan2f+0x134>
 8014792:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014796:	e78e      	b.n	80146b6 <__ieee754_atan2f+0x26>
 8014798:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80147c4 <__ieee754_atan2f+0x134>
 801479c:	e78b      	b.n	80146b6 <__ieee754_atan2f+0x26>
 801479e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80147cc <__ieee754_atan2f+0x13c>
 80147a2:	e788      	b.n	80146b6 <__ieee754_atan2f+0x26>
 80147a4:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80147c8 <__ieee754_atan2f+0x138>
 80147a8:	e785      	b.n	80146b6 <__ieee754_atan2f+0x26>
 80147aa:	bf00      	nop
 80147ac:	c0490fdb 	.word	0xc0490fdb
 80147b0:	bfc90fdb 	.word	0xbfc90fdb
 80147b4:	3fc90fdb 	.word	0x3fc90fdb
 80147b8:	0801537c 	.word	0x0801537c
 80147bc:	08015370 	.word	0x08015370
 80147c0:	33bbbd2e 	.word	0x33bbbd2e
 80147c4:	40490fdb 	.word	0x40490fdb
 80147c8:	00000000 	.word	0x00000000
 80147cc:	3f490fdb 	.word	0x3f490fdb

080147d0 <__ieee754_rem_pio2f>:
 80147d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80147d2:	ee10 6a10 	vmov	r6, s0
 80147d6:	4b88      	ldr	r3, [pc, #544]	@ (80149f8 <__ieee754_rem_pio2f+0x228>)
 80147d8:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80147dc:	429d      	cmp	r5, r3
 80147de:	b087      	sub	sp, #28
 80147e0:	4604      	mov	r4, r0
 80147e2:	d805      	bhi.n	80147f0 <__ieee754_rem_pio2f+0x20>
 80147e4:	2300      	movs	r3, #0
 80147e6:	ed80 0a00 	vstr	s0, [r0]
 80147ea:	6043      	str	r3, [r0, #4]
 80147ec:	2000      	movs	r0, #0
 80147ee:	e022      	b.n	8014836 <__ieee754_rem_pio2f+0x66>
 80147f0:	4b82      	ldr	r3, [pc, #520]	@ (80149fc <__ieee754_rem_pio2f+0x22c>)
 80147f2:	429d      	cmp	r5, r3
 80147f4:	d83a      	bhi.n	801486c <__ieee754_rem_pio2f+0x9c>
 80147f6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80147fa:	2e00      	cmp	r6, #0
 80147fc:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8014a00 <__ieee754_rem_pio2f+0x230>
 8014800:	4a80      	ldr	r2, [pc, #512]	@ (8014a04 <__ieee754_rem_pio2f+0x234>)
 8014802:	f023 030f 	bic.w	r3, r3, #15
 8014806:	dd18      	ble.n	801483a <__ieee754_rem_pio2f+0x6a>
 8014808:	4293      	cmp	r3, r2
 801480a:	ee70 7a47 	vsub.f32	s15, s0, s14
 801480e:	bf09      	itett	eq
 8014810:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8014a08 <__ieee754_rem_pio2f+0x238>
 8014814:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8014a0c <__ieee754_rem_pio2f+0x23c>
 8014818:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8014a10 <__ieee754_rem_pio2f+0x240>
 801481c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8014820:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8014824:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014828:	ed80 7a00 	vstr	s14, [r0]
 801482c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014830:	edc0 7a01 	vstr	s15, [r0, #4]
 8014834:	2001      	movs	r0, #1
 8014836:	b007      	add	sp, #28
 8014838:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801483a:	4293      	cmp	r3, r2
 801483c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8014840:	bf09      	itett	eq
 8014842:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8014a08 <__ieee754_rem_pio2f+0x238>
 8014846:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8014a0c <__ieee754_rem_pio2f+0x23c>
 801484a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8014a10 <__ieee754_rem_pio2f+0x240>
 801484e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8014852:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014856:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801485a:	ed80 7a00 	vstr	s14, [r0]
 801485e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014862:	edc0 7a01 	vstr	s15, [r0, #4]
 8014866:	f04f 30ff 	mov.w	r0, #4294967295
 801486a:	e7e4      	b.n	8014836 <__ieee754_rem_pio2f+0x66>
 801486c:	4b69      	ldr	r3, [pc, #420]	@ (8014a14 <__ieee754_rem_pio2f+0x244>)
 801486e:	429d      	cmp	r5, r3
 8014870:	d873      	bhi.n	801495a <__ieee754_rem_pio2f+0x18a>
 8014872:	f7fe fff3 	bl	801385c <fabsf>
 8014876:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8014a18 <__ieee754_rem_pio2f+0x248>
 801487a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801487e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014882:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014886:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801488a:	ee17 0a90 	vmov	r0, s15
 801488e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014a00 <__ieee754_rem_pio2f+0x230>
 8014892:	eea7 0a67 	vfms.f32	s0, s14, s15
 8014896:	281f      	cmp	r0, #31
 8014898:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014a0c <__ieee754_rem_pio2f+0x23c>
 801489c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80148a0:	eeb1 6a47 	vneg.f32	s12, s14
 80148a4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80148a8:	ee16 1a90 	vmov	r1, s13
 80148ac:	dc09      	bgt.n	80148c2 <__ieee754_rem_pio2f+0xf2>
 80148ae:	4a5b      	ldr	r2, [pc, #364]	@ (8014a1c <__ieee754_rem_pio2f+0x24c>)
 80148b0:	1e47      	subs	r7, r0, #1
 80148b2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80148b6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80148ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80148be:	4293      	cmp	r3, r2
 80148c0:	d107      	bne.n	80148d2 <__ieee754_rem_pio2f+0x102>
 80148c2:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80148c6:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80148ca:	2a08      	cmp	r2, #8
 80148cc:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80148d0:	dc14      	bgt.n	80148fc <__ieee754_rem_pio2f+0x12c>
 80148d2:	6021      	str	r1, [r4, #0]
 80148d4:	ed94 7a00 	vldr	s14, [r4]
 80148d8:	ee30 0a47 	vsub.f32	s0, s0, s14
 80148dc:	2e00      	cmp	r6, #0
 80148de:	ee30 0a67 	vsub.f32	s0, s0, s15
 80148e2:	ed84 0a01 	vstr	s0, [r4, #4]
 80148e6:	daa6      	bge.n	8014836 <__ieee754_rem_pio2f+0x66>
 80148e8:	eeb1 7a47 	vneg.f32	s14, s14
 80148ec:	eeb1 0a40 	vneg.f32	s0, s0
 80148f0:	ed84 7a00 	vstr	s14, [r4]
 80148f4:	ed84 0a01 	vstr	s0, [r4, #4]
 80148f8:	4240      	negs	r0, r0
 80148fa:	e79c      	b.n	8014836 <__ieee754_rem_pio2f+0x66>
 80148fc:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8014a08 <__ieee754_rem_pio2f+0x238>
 8014900:	eef0 6a40 	vmov.f32	s13, s0
 8014904:	eee6 6a25 	vfma.f32	s13, s12, s11
 8014908:	ee70 7a66 	vsub.f32	s15, s0, s13
 801490c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8014910:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8014a10 <__ieee754_rem_pio2f+0x240>
 8014914:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8014918:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801491c:	ee15 2a90 	vmov	r2, s11
 8014920:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8014924:	1a5b      	subs	r3, r3, r1
 8014926:	2b19      	cmp	r3, #25
 8014928:	dc04      	bgt.n	8014934 <__ieee754_rem_pio2f+0x164>
 801492a:	edc4 5a00 	vstr	s11, [r4]
 801492e:	eeb0 0a66 	vmov.f32	s0, s13
 8014932:	e7cf      	b.n	80148d4 <__ieee754_rem_pio2f+0x104>
 8014934:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8014a20 <__ieee754_rem_pio2f+0x250>
 8014938:	eeb0 0a66 	vmov.f32	s0, s13
 801493c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8014940:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8014944:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8014a24 <__ieee754_rem_pio2f+0x254>
 8014948:	eee6 7a25 	vfma.f32	s15, s12, s11
 801494c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8014950:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014954:	ed84 7a00 	vstr	s14, [r4]
 8014958:	e7bc      	b.n	80148d4 <__ieee754_rem_pio2f+0x104>
 801495a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 801495e:	d306      	bcc.n	801496e <__ieee754_rem_pio2f+0x19e>
 8014960:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014964:	edc0 7a01 	vstr	s15, [r0, #4]
 8014968:	edc0 7a00 	vstr	s15, [r0]
 801496c:	e73e      	b.n	80147ec <__ieee754_rem_pio2f+0x1c>
 801496e:	15ea      	asrs	r2, r5, #23
 8014970:	3a86      	subs	r2, #134	@ 0x86
 8014972:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8014976:	ee07 3a90 	vmov	s15, r3
 801497a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801497e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8014a28 <__ieee754_rem_pio2f+0x258>
 8014982:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014986:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801498a:	ed8d 7a03 	vstr	s14, [sp, #12]
 801498e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8014992:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8014996:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801499a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801499e:	ed8d 7a04 	vstr	s14, [sp, #16]
 80149a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80149a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80149aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149ae:	edcd 7a05 	vstr	s15, [sp, #20]
 80149b2:	d11e      	bne.n	80149f2 <__ieee754_rem_pio2f+0x222>
 80149b4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80149b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149bc:	bf0c      	ite	eq
 80149be:	2301      	moveq	r3, #1
 80149c0:	2302      	movne	r3, #2
 80149c2:	491a      	ldr	r1, [pc, #104]	@ (8014a2c <__ieee754_rem_pio2f+0x25c>)
 80149c4:	9101      	str	r1, [sp, #4]
 80149c6:	2102      	movs	r1, #2
 80149c8:	9100      	str	r1, [sp, #0]
 80149ca:	a803      	add	r0, sp, #12
 80149cc:	4621      	mov	r1, r4
 80149ce:	f000 f907 	bl	8014be0 <__kernel_rem_pio2f>
 80149d2:	2e00      	cmp	r6, #0
 80149d4:	f6bf af2f 	bge.w	8014836 <__ieee754_rem_pio2f+0x66>
 80149d8:	edd4 7a00 	vldr	s15, [r4]
 80149dc:	eef1 7a67 	vneg.f32	s15, s15
 80149e0:	edc4 7a00 	vstr	s15, [r4]
 80149e4:	edd4 7a01 	vldr	s15, [r4, #4]
 80149e8:	eef1 7a67 	vneg.f32	s15, s15
 80149ec:	edc4 7a01 	vstr	s15, [r4, #4]
 80149f0:	e782      	b.n	80148f8 <__ieee754_rem_pio2f+0x128>
 80149f2:	2303      	movs	r3, #3
 80149f4:	e7e5      	b.n	80149c2 <__ieee754_rem_pio2f+0x1f2>
 80149f6:	bf00      	nop
 80149f8:	3f490fd8 	.word	0x3f490fd8
 80149fc:	4016cbe3 	.word	0x4016cbe3
 8014a00:	3fc90f80 	.word	0x3fc90f80
 8014a04:	3fc90fd0 	.word	0x3fc90fd0
 8014a08:	37354400 	.word	0x37354400
 8014a0c:	37354443 	.word	0x37354443
 8014a10:	2e85a308 	.word	0x2e85a308
 8014a14:	43490f80 	.word	0x43490f80
 8014a18:	3f22f984 	.word	0x3f22f984
 8014a1c:	08015388 	.word	0x08015388
 8014a20:	2e85a300 	.word	0x2e85a300
 8014a24:	248d3132 	.word	0x248d3132
 8014a28:	43800000 	.word	0x43800000
 8014a2c:	08015408 	.word	0x08015408

08014a30 <atanf>:
 8014a30:	b538      	push	{r3, r4, r5, lr}
 8014a32:	ee10 5a10 	vmov	r5, s0
 8014a36:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8014a3a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8014a3e:	eef0 7a40 	vmov.f32	s15, s0
 8014a42:	d310      	bcc.n	8014a66 <atanf+0x36>
 8014a44:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8014a48:	d904      	bls.n	8014a54 <atanf+0x24>
 8014a4a:	ee70 7a00 	vadd.f32	s15, s0, s0
 8014a4e:	eeb0 0a67 	vmov.f32	s0, s15
 8014a52:	bd38      	pop	{r3, r4, r5, pc}
 8014a54:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8014b8c <atanf+0x15c>
 8014a58:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8014b90 <atanf+0x160>
 8014a5c:	2d00      	cmp	r5, #0
 8014a5e:	bfc8      	it	gt
 8014a60:	eef0 7a47 	vmovgt.f32	s15, s14
 8014a64:	e7f3      	b.n	8014a4e <atanf+0x1e>
 8014a66:	4b4b      	ldr	r3, [pc, #300]	@ (8014b94 <atanf+0x164>)
 8014a68:	429c      	cmp	r4, r3
 8014a6a:	d810      	bhi.n	8014a8e <atanf+0x5e>
 8014a6c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8014a70:	d20a      	bcs.n	8014a88 <atanf+0x58>
 8014a72:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8014b98 <atanf+0x168>
 8014a76:	ee30 7a07 	vadd.f32	s14, s0, s14
 8014a7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8014a7e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8014a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a86:	dce2      	bgt.n	8014a4e <atanf+0x1e>
 8014a88:	f04f 33ff 	mov.w	r3, #4294967295
 8014a8c:	e013      	b.n	8014ab6 <atanf+0x86>
 8014a8e:	f7fe fee5 	bl	801385c <fabsf>
 8014a92:	4b42      	ldr	r3, [pc, #264]	@ (8014b9c <atanf+0x16c>)
 8014a94:	429c      	cmp	r4, r3
 8014a96:	d84f      	bhi.n	8014b38 <atanf+0x108>
 8014a98:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8014a9c:	429c      	cmp	r4, r3
 8014a9e:	d841      	bhi.n	8014b24 <atanf+0xf4>
 8014aa0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8014aa4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014aa8:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014aac:	2300      	movs	r3, #0
 8014aae:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014ab2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014ab6:	1c5a      	adds	r2, r3, #1
 8014ab8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8014abc:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8014ba0 <atanf+0x170>
 8014ac0:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8014ba4 <atanf+0x174>
 8014ac4:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8014ba8 <atanf+0x178>
 8014ac8:	ee66 6a06 	vmul.f32	s13, s12, s12
 8014acc:	eee6 5a87 	vfma.f32	s11, s13, s14
 8014ad0:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8014bac <atanf+0x17c>
 8014ad4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014ad8:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8014bb0 <atanf+0x180>
 8014adc:	eee7 5a26 	vfma.f32	s11, s14, s13
 8014ae0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8014bb4 <atanf+0x184>
 8014ae4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014ae8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8014bb8 <atanf+0x188>
 8014aec:	eee7 5a26 	vfma.f32	s11, s14, s13
 8014af0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8014bbc <atanf+0x18c>
 8014af4:	eea6 5a87 	vfma.f32	s10, s13, s14
 8014af8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8014bc0 <atanf+0x190>
 8014afc:	eea5 7a26 	vfma.f32	s14, s10, s13
 8014b00:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8014bc4 <atanf+0x194>
 8014b04:	eea7 5a26 	vfma.f32	s10, s14, s13
 8014b08:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8014bc8 <atanf+0x198>
 8014b0c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8014b10:	ee27 7a26 	vmul.f32	s14, s14, s13
 8014b14:	eea5 7a86 	vfma.f32	s14, s11, s12
 8014b18:	ee27 7a87 	vmul.f32	s14, s15, s14
 8014b1c:	d121      	bne.n	8014b62 <atanf+0x132>
 8014b1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014b22:	e794      	b.n	8014a4e <atanf+0x1e>
 8014b24:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8014b28:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014b2c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014b30:	2301      	movs	r3, #1
 8014b32:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014b36:	e7be      	b.n	8014ab6 <atanf+0x86>
 8014b38:	4b24      	ldr	r3, [pc, #144]	@ (8014bcc <atanf+0x19c>)
 8014b3a:	429c      	cmp	r4, r3
 8014b3c:	d80b      	bhi.n	8014b56 <atanf+0x126>
 8014b3e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8014b42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014b46:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014b4a:	2302      	movs	r3, #2
 8014b4c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014b50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014b54:	e7af      	b.n	8014ab6 <atanf+0x86>
 8014b56:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014b5a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014b5e:	2303      	movs	r3, #3
 8014b60:	e7a9      	b.n	8014ab6 <atanf+0x86>
 8014b62:	4a1b      	ldr	r2, [pc, #108]	@ (8014bd0 <atanf+0x1a0>)
 8014b64:	491b      	ldr	r1, [pc, #108]	@ (8014bd4 <atanf+0x1a4>)
 8014b66:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014b6a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8014b6e:	edd3 6a00 	vldr	s13, [r3]
 8014b72:	ee37 7a66 	vsub.f32	s14, s14, s13
 8014b76:	2d00      	cmp	r5, #0
 8014b78:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014b7c:	edd2 7a00 	vldr	s15, [r2]
 8014b80:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014b84:	bfb8      	it	lt
 8014b86:	eef1 7a67 	vneglt.f32	s15, s15
 8014b8a:	e760      	b.n	8014a4e <atanf+0x1e>
 8014b8c:	bfc90fdb 	.word	0xbfc90fdb
 8014b90:	3fc90fdb 	.word	0x3fc90fdb
 8014b94:	3edfffff 	.word	0x3edfffff
 8014b98:	7149f2ca 	.word	0x7149f2ca
 8014b9c:	3f97ffff 	.word	0x3f97ffff
 8014ba0:	3c8569d7 	.word	0x3c8569d7
 8014ba4:	3d4bda59 	.word	0x3d4bda59
 8014ba8:	bd6ef16b 	.word	0xbd6ef16b
 8014bac:	3d886b35 	.word	0x3d886b35
 8014bb0:	3dba2e6e 	.word	0x3dba2e6e
 8014bb4:	3e124925 	.word	0x3e124925
 8014bb8:	3eaaaaab 	.word	0x3eaaaaab
 8014bbc:	bd15a221 	.word	0xbd15a221
 8014bc0:	bd9d8795 	.word	0xbd9d8795
 8014bc4:	bde38e38 	.word	0xbde38e38
 8014bc8:	be4ccccd 	.word	0xbe4ccccd
 8014bcc:	401bffff 	.word	0x401bffff
 8014bd0:	08015730 	.word	0x08015730
 8014bd4:	08015720 	.word	0x08015720

08014bd8 <__ieee754_sqrtf>:
 8014bd8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014bdc:	4770      	bx	lr
	...

08014be0 <__kernel_rem_pio2f>:
 8014be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014be4:	ed2d 8b04 	vpush	{d8-d9}
 8014be8:	b0d9      	sub	sp, #356	@ 0x164
 8014bea:	4690      	mov	r8, r2
 8014bec:	9001      	str	r0, [sp, #4]
 8014bee:	4ab6      	ldr	r2, [pc, #728]	@ (8014ec8 <__kernel_rem_pio2f+0x2e8>)
 8014bf0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8014bf2:	f118 0f04 	cmn.w	r8, #4
 8014bf6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8014bfa:	460f      	mov	r7, r1
 8014bfc:	f103 3bff 	add.w	fp, r3, #4294967295
 8014c00:	db26      	blt.n	8014c50 <__kernel_rem_pio2f+0x70>
 8014c02:	f1b8 0203 	subs.w	r2, r8, #3
 8014c06:	bf48      	it	mi
 8014c08:	f108 0204 	addmi.w	r2, r8, #4
 8014c0c:	10d2      	asrs	r2, r2, #3
 8014c0e:	1c55      	adds	r5, r2, #1
 8014c10:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8014c12:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8014ed8 <__kernel_rem_pio2f+0x2f8>
 8014c16:	00e8      	lsls	r0, r5, #3
 8014c18:	eba2 060b 	sub.w	r6, r2, fp
 8014c1c:	9002      	str	r0, [sp, #8]
 8014c1e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8014c22:	eb0a 0c0b 	add.w	ip, sl, fp
 8014c26:	ac1c      	add	r4, sp, #112	@ 0x70
 8014c28:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8014c2c:	2000      	movs	r0, #0
 8014c2e:	4560      	cmp	r0, ip
 8014c30:	dd10      	ble.n	8014c54 <__kernel_rem_pio2f+0x74>
 8014c32:	a91c      	add	r1, sp, #112	@ 0x70
 8014c34:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8014c38:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8014c3c:	2600      	movs	r6, #0
 8014c3e:	4556      	cmp	r6, sl
 8014c40:	dc24      	bgt.n	8014c8c <__kernel_rem_pio2f+0xac>
 8014c42:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014c46:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8014ed8 <__kernel_rem_pio2f+0x2f8>
 8014c4a:	4684      	mov	ip, r0
 8014c4c:	2400      	movs	r4, #0
 8014c4e:	e016      	b.n	8014c7e <__kernel_rem_pio2f+0x9e>
 8014c50:	2200      	movs	r2, #0
 8014c52:	e7dc      	b.n	8014c0e <__kernel_rem_pio2f+0x2e>
 8014c54:	42c6      	cmn	r6, r0
 8014c56:	bf5d      	ittte	pl
 8014c58:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8014c5c:	ee07 1a90 	vmovpl	s15, r1
 8014c60:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8014c64:	eef0 7a47 	vmovmi.f32	s15, s14
 8014c68:	ece4 7a01 	vstmia	r4!, {s15}
 8014c6c:	3001      	adds	r0, #1
 8014c6e:	e7de      	b.n	8014c2e <__kernel_rem_pio2f+0x4e>
 8014c70:	ecfe 6a01 	vldmia	lr!, {s13}
 8014c74:	ed3c 7a01 	vldmdb	ip!, {s14}
 8014c78:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014c7c:	3401      	adds	r4, #1
 8014c7e:	455c      	cmp	r4, fp
 8014c80:	ddf6      	ble.n	8014c70 <__kernel_rem_pio2f+0x90>
 8014c82:	ece9 7a01 	vstmia	r9!, {s15}
 8014c86:	3601      	adds	r6, #1
 8014c88:	3004      	adds	r0, #4
 8014c8a:	e7d8      	b.n	8014c3e <__kernel_rem_pio2f+0x5e>
 8014c8c:	a908      	add	r1, sp, #32
 8014c8e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014c92:	9104      	str	r1, [sp, #16]
 8014c94:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8014c96:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8014ed4 <__kernel_rem_pio2f+0x2f4>
 8014c9a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8014ed0 <__kernel_rem_pio2f+0x2f0>
 8014c9e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8014ca2:	9203      	str	r2, [sp, #12]
 8014ca4:	4654      	mov	r4, sl
 8014ca6:	00a2      	lsls	r2, r4, #2
 8014ca8:	9205      	str	r2, [sp, #20]
 8014caa:	aa58      	add	r2, sp, #352	@ 0x160
 8014cac:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8014cb0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8014cb4:	a944      	add	r1, sp, #272	@ 0x110
 8014cb6:	aa08      	add	r2, sp, #32
 8014cb8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8014cbc:	4694      	mov	ip, r2
 8014cbe:	4626      	mov	r6, r4
 8014cc0:	2e00      	cmp	r6, #0
 8014cc2:	dc4c      	bgt.n	8014d5e <__kernel_rem_pio2f+0x17e>
 8014cc4:	4628      	mov	r0, r5
 8014cc6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014cca:	f000 f9f1 	bl	80150b0 <scalbnf>
 8014cce:	eeb0 8a40 	vmov.f32	s16, s0
 8014cd2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8014cd6:	ee28 0a00 	vmul.f32	s0, s16, s0
 8014cda:	f000 fa4f 	bl	801517c <floorf>
 8014cde:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8014ce2:	eea0 8a67 	vfms.f32	s16, s0, s15
 8014ce6:	2d00      	cmp	r5, #0
 8014ce8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014cec:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8014cf0:	ee17 9a90 	vmov	r9, s15
 8014cf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014cf8:	ee38 8a67 	vsub.f32	s16, s16, s15
 8014cfc:	dd41      	ble.n	8014d82 <__kernel_rem_pio2f+0x1a2>
 8014cfe:	f104 3cff 	add.w	ip, r4, #4294967295
 8014d02:	a908      	add	r1, sp, #32
 8014d04:	f1c5 0e08 	rsb	lr, r5, #8
 8014d08:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8014d0c:	fa46 f00e 	asr.w	r0, r6, lr
 8014d10:	4481      	add	r9, r0
 8014d12:	fa00 f00e 	lsl.w	r0, r0, lr
 8014d16:	1a36      	subs	r6, r6, r0
 8014d18:	f1c5 0007 	rsb	r0, r5, #7
 8014d1c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8014d20:	4106      	asrs	r6, r0
 8014d22:	2e00      	cmp	r6, #0
 8014d24:	dd3c      	ble.n	8014da0 <__kernel_rem_pio2f+0x1c0>
 8014d26:	f04f 0e00 	mov.w	lr, #0
 8014d2a:	f109 0901 	add.w	r9, r9, #1
 8014d2e:	4670      	mov	r0, lr
 8014d30:	4574      	cmp	r4, lr
 8014d32:	dc68      	bgt.n	8014e06 <__kernel_rem_pio2f+0x226>
 8014d34:	2d00      	cmp	r5, #0
 8014d36:	dd03      	ble.n	8014d40 <__kernel_rem_pio2f+0x160>
 8014d38:	2d01      	cmp	r5, #1
 8014d3a:	d074      	beq.n	8014e26 <__kernel_rem_pio2f+0x246>
 8014d3c:	2d02      	cmp	r5, #2
 8014d3e:	d07d      	beq.n	8014e3c <__kernel_rem_pio2f+0x25c>
 8014d40:	2e02      	cmp	r6, #2
 8014d42:	d12d      	bne.n	8014da0 <__kernel_rem_pio2f+0x1c0>
 8014d44:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014d48:	ee30 8a48 	vsub.f32	s16, s0, s16
 8014d4c:	b340      	cbz	r0, 8014da0 <__kernel_rem_pio2f+0x1c0>
 8014d4e:	4628      	mov	r0, r5
 8014d50:	9306      	str	r3, [sp, #24]
 8014d52:	f000 f9ad 	bl	80150b0 <scalbnf>
 8014d56:	9b06      	ldr	r3, [sp, #24]
 8014d58:	ee38 8a40 	vsub.f32	s16, s16, s0
 8014d5c:	e020      	b.n	8014da0 <__kernel_rem_pio2f+0x1c0>
 8014d5e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8014d62:	3e01      	subs	r6, #1
 8014d64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014d68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014d6c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8014d70:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014d74:	ecac 0a01 	vstmia	ip!, {s0}
 8014d78:	ed30 0a01 	vldmdb	r0!, {s0}
 8014d7c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8014d80:	e79e      	b.n	8014cc0 <__kernel_rem_pio2f+0xe0>
 8014d82:	d105      	bne.n	8014d90 <__kernel_rem_pio2f+0x1b0>
 8014d84:	1e60      	subs	r0, r4, #1
 8014d86:	a908      	add	r1, sp, #32
 8014d88:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8014d8c:	11f6      	asrs	r6, r6, #7
 8014d8e:	e7c8      	b.n	8014d22 <__kernel_rem_pio2f+0x142>
 8014d90:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014d94:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8014d98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d9c:	da31      	bge.n	8014e02 <__kernel_rem_pio2f+0x222>
 8014d9e:	2600      	movs	r6, #0
 8014da0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014da8:	f040 8098 	bne.w	8014edc <__kernel_rem_pio2f+0x2fc>
 8014dac:	1e60      	subs	r0, r4, #1
 8014dae:	2200      	movs	r2, #0
 8014db0:	4550      	cmp	r0, sl
 8014db2:	da4b      	bge.n	8014e4c <__kernel_rem_pio2f+0x26c>
 8014db4:	2a00      	cmp	r2, #0
 8014db6:	d065      	beq.n	8014e84 <__kernel_rem_pio2f+0x2a4>
 8014db8:	3c01      	subs	r4, #1
 8014dba:	ab08      	add	r3, sp, #32
 8014dbc:	3d08      	subs	r5, #8
 8014dbe:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d0f8      	beq.n	8014db8 <__kernel_rem_pio2f+0x1d8>
 8014dc6:	4628      	mov	r0, r5
 8014dc8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014dcc:	f000 f970 	bl	80150b0 <scalbnf>
 8014dd0:	1c63      	adds	r3, r4, #1
 8014dd2:	aa44      	add	r2, sp, #272	@ 0x110
 8014dd4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8014ed4 <__kernel_rem_pio2f+0x2f4>
 8014dd8:	0099      	lsls	r1, r3, #2
 8014dda:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014dde:	4623      	mov	r3, r4
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	f280 80a9 	bge.w	8014f38 <__kernel_rem_pio2f+0x358>
 8014de6:	4623      	mov	r3, r4
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	f2c0 80c7 	blt.w	8014f7c <__kernel_rem_pio2f+0x39c>
 8014dee:	aa44      	add	r2, sp, #272	@ 0x110
 8014df0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8014df4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8014ecc <__kernel_rem_pio2f+0x2ec>
 8014df8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8014ed8 <__kernel_rem_pio2f+0x2f8>
 8014dfc:	2000      	movs	r0, #0
 8014dfe:	1ae2      	subs	r2, r4, r3
 8014e00:	e0b1      	b.n	8014f66 <__kernel_rem_pio2f+0x386>
 8014e02:	2602      	movs	r6, #2
 8014e04:	e78f      	b.n	8014d26 <__kernel_rem_pio2f+0x146>
 8014e06:	f852 1b04 	ldr.w	r1, [r2], #4
 8014e0a:	b948      	cbnz	r0, 8014e20 <__kernel_rem_pio2f+0x240>
 8014e0c:	b121      	cbz	r1, 8014e18 <__kernel_rem_pio2f+0x238>
 8014e0e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8014e12:	f842 1c04 	str.w	r1, [r2, #-4]
 8014e16:	2101      	movs	r1, #1
 8014e18:	f10e 0e01 	add.w	lr, lr, #1
 8014e1c:	4608      	mov	r0, r1
 8014e1e:	e787      	b.n	8014d30 <__kernel_rem_pio2f+0x150>
 8014e20:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8014e24:	e7f5      	b.n	8014e12 <__kernel_rem_pio2f+0x232>
 8014e26:	f104 3cff 	add.w	ip, r4, #4294967295
 8014e2a:	aa08      	add	r2, sp, #32
 8014e2c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014e30:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8014e34:	a908      	add	r1, sp, #32
 8014e36:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8014e3a:	e781      	b.n	8014d40 <__kernel_rem_pio2f+0x160>
 8014e3c:	f104 3cff 	add.w	ip, r4, #4294967295
 8014e40:	aa08      	add	r2, sp, #32
 8014e42:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014e46:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8014e4a:	e7f3      	b.n	8014e34 <__kernel_rem_pio2f+0x254>
 8014e4c:	a908      	add	r1, sp, #32
 8014e4e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8014e52:	3801      	subs	r0, #1
 8014e54:	430a      	orrs	r2, r1
 8014e56:	e7ab      	b.n	8014db0 <__kernel_rem_pio2f+0x1d0>
 8014e58:	3201      	adds	r2, #1
 8014e5a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8014e5e:	2e00      	cmp	r6, #0
 8014e60:	d0fa      	beq.n	8014e58 <__kernel_rem_pio2f+0x278>
 8014e62:	9905      	ldr	r1, [sp, #20]
 8014e64:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8014e68:	eb0d 0001 	add.w	r0, sp, r1
 8014e6c:	18e6      	adds	r6, r4, r3
 8014e6e:	a91c      	add	r1, sp, #112	@ 0x70
 8014e70:	f104 0c01 	add.w	ip, r4, #1
 8014e74:	384c      	subs	r0, #76	@ 0x4c
 8014e76:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8014e7a:	4422      	add	r2, r4
 8014e7c:	4562      	cmp	r2, ip
 8014e7e:	da04      	bge.n	8014e8a <__kernel_rem_pio2f+0x2aa>
 8014e80:	4614      	mov	r4, r2
 8014e82:	e710      	b.n	8014ca6 <__kernel_rem_pio2f+0xc6>
 8014e84:	9804      	ldr	r0, [sp, #16]
 8014e86:	2201      	movs	r2, #1
 8014e88:	e7e7      	b.n	8014e5a <__kernel_rem_pio2f+0x27a>
 8014e8a:	9903      	ldr	r1, [sp, #12]
 8014e8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014e90:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8014e94:	9105      	str	r1, [sp, #20]
 8014e96:	ee07 1a90 	vmov	s15, r1
 8014e9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014e9e:	2400      	movs	r4, #0
 8014ea0:	ece6 7a01 	vstmia	r6!, {s15}
 8014ea4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8014ed8 <__kernel_rem_pio2f+0x2f8>
 8014ea8:	46b1      	mov	r9, r6
 8014eaa:	455c      	cmp	r4, fp
 8014eac:	dd04      	ble.n	8014eb8 <__kernel_rem_pio2f+0x2d8>
 8014eae:	ece0 7a01 	vstmia	r0!, {s15}
 8014eb2:	f10c 0c01 	add.w	ip, ip, #1
 8014eb6:	e7e1      	b.n	8014e7c <__kernel_rem_pio2f+0x29c>
 8014eb8:	ecfe 6a01 	vldmia	lr!, {s13}
 8014ebc:	ed39 7a01 	vldmdb	r9!, {s14}
 8014ec0:	3401      	adds	r4, #1
 8014ec2:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014ec6:	e7f0      	b.n	8014eaa <__kernel_rem_pio2f+0x2ca>
 8014ec8:	0801576c 	.word	0x0801576c
 8014ecc:	08015740 	.word	0x08015740
 8014ed0:	43800000 	.word	0x43800000
 8014ed4:	3b800000 	.word	0x3b800000
 8014ed8:	00000000 	.word	0x00000000
 8014edc:	9b02      	ldr	r3, [sp, #8]
 8014ede:	eeb0 0a48 	vmov.f32	s0, s16
 8014ee2:	eba3 0008 	sub.w	r0, r3, r8
 8014ee6:	f000 f8e3 	bl	80150b0 <scalbnf>
 8014eea:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8014ed0 <__kernel_rem_pio2f+0x2f0>
 8014eee:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8014ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ef6:	db19      	blt.n	8014f2c <__kernel_rem_pio2f+0x34c>
 8014ef8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8014ed4 <__kernel_rem_pio2f+0x2f4>
 8014efc:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014f00:	aa08      	add	r2, sp, #32
 8014f02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014f06:	3508      	adds	r5, #8
 8014f08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014f0c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8014f10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014f14:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014f18:	ee10 3a10 	vmov	r3, s0
 8014f1c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014f20:	ee17 3a90 	vmov	r3, s15
 8014f24:	3401      	adds	r4, #1
 8014f26:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014f2a:	e74c      	b.n	8014dc6 <__kernel_rem_pio2f+0x1e6>
 8014f2c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014f30:	aa08      	add	r2, sp, #32
 8014f32:	ee10 3a10 	vmov	r3, s0
 8014f36:	e7f6      	b.n	8014f26 <__kernel_rem_pio2f+0x346>
 8014f38:	a808      	add	r0, sp, #32
 8014f3a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8014f3e:	9001      	str	r0, [sp, #4]
 8014f40:	ee07 0a90 	vmov	s15, r0
 8014f44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014f48:	3b01      	subs	r3, #1
 8014f4a:	ee67 7a80 	vmul.f32	s15, s15, s0
 8014f4e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8014f52:	ed62 7a01 	vstmdb	r2!, {s15}
 8014f56:	e743      	b.n	8014de0 <__kernel_rem_pio2f+0x200>
 8014f58:	ecfc 6a01 	vldmia	ip!, {s13}
 8014f5c:	ecb5 7a01 	vldmia	r5!, {s14}
 8014f60:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014f64:	3001      	adds	r0, #1
 8014f66:	4550      	cmp	r0, sl
 8014f68:	dc01      	bgt.n	8014f6e <__kernel_rem_pio2f+0x38e>
 8014f6a:	4290      	cmp	r0, r2
 8014f6c:	ddf4      	ble.n	8014f58 <__kernel_rem_pio2f+0x378>
 8014f6e:	a858      	add	r0, sp, #352	@ 0x160
 8014f70:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8014f74:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8014f78:	3b01      	subs	r3, #1
 8014f7a:	e735      	b.n	8014de8 <__kernel_rem_pio2f+0x208>
 8014f7c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8014f7e:	2b02      	cmp	r3, #2
 8014f80:	dc09      	bgt.n	8014f96 <__kernel_rem_pio2f+0x3b6>
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	dc27      	bgt.n	8014fd6 <__kernel_rem_pio2f+0x3f6>
 8014f86:	d040      	beq.n	801500a <__kernel_rem_pio2f+0x42a>
 8014f88:	f009 0007 	and.w	r0, r9, #7
 8014f8c:	b059      	add	sp, #356	@ 0x164
 8014f8e:	ecbd 8b04 	vpop	{d8-d9}
 8014f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f96:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8014f98:	2b03      	cmp	r3, #3
 8014f9a:	d1f5      	bne.n	8014f88 <__kernel_rem_pio2f+0x3a8>
 8014f9c:	aa30      	add	r2, sp, #192	@ 0xc0
 8014f9e:	1f0b      	subs	r3, r1, #4
 8014fa0:	4413      	add	r3, r2
 8014fa2:	461a      	mov	r2, r3
 8014fa4:	4620      	mov	r0, r4
 8014fa6:	2800      	cmp	r0, #0
 8014fa8:	dc50      	bgt.n	801504c <__kernel_rem_pio2f+0x46c>
 8014faa:	4622      	mov	r2, r4
 8014fac:	2a01      	cmp	r2, #1
 8014fae:	dc5d      	bgt.n	801506c <__kernel_rem_pio2f+0x48c>
 8014fb0:	ab30      	add	r3, sp, #192	@ 0xc0
 8014fb2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8014ed8 <__kernel_rem_pio2f+0x2f8>
 8014fb6:	440b      	add	r3, r1
 8014fb8:	2c01      	cmp	r4, #1
 8014fba:	dc67      	bgt.n	801508c <__kernel_rem_pio2f+0x4ac>
 8014fbc:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8014fc0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8014fc4:	2e00      	cmp	r6, #0
 8014fc6:	d167      	bne.n	8015098 <__kernel_rem_pio2f+0x4b8>
 8014fc8:	edc7 6a00 	vstr	s13, [r7]
 8014fcc:	ed87 7a01 	vstr	s14, [r7, #4]
 8014fd0:	edc7 7a02 	vstr	s15, [r7, #8]
 8014fd4:	e7d8      	b.n	8014f88 <__kernel_rem_pio2f+0x3a8>
 8014fd6:	ab30      	add	r3, sp, #192	@ 0xc0
 8014fd8:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8014ed8 <__kernel_rem_pio2f+0x2f8>
 8014fdc:	440b      	add	r3, r1
 8014fde:	4622      	mov	r2, r4
 8014fe0:	2a00      	cmp	r2, #0
 8014fe2:	da24      	bge.n	801502e <__kernel_rem_pio2f+0x44e>
 8014fe4:	b34e      	cbz	r6, 801503a <__kernel_rem_pio2f+0x45a>
 8014fe6:	eef1 7a47 	vneg.f32	s15, s14
 8014fea:	edc7 7a00 	vstr	s15, [r7]
 8014fee:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8014ff2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014ff6:	aa31      	add	r2, sp, #196	@ 0xc4
 8014ff8:	2301      	movs	r3, #1
 8014ffa:	429c      	cmp	r4, r3
 8014ffc:	da20      	bge.n	8015040 <__kernel_rem_pio2f+0x460>
 8014ffe:	b10e      	cbz	r6, 8015004 <__kernel_rem_pio2f+0x424>
 8015000:	eef1 7a67 	vneg.f32	s15, s15
 8015004:	edc7 7a01 	vstr	s15, [r7, #4]
 8015008:	e7be      	b.n	8014f88 <__kernel_rem_pio2f+0x3a8>
 801500a:	ab30      	add	r3, sp, #192	@ 0xc0
 801500c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8014ed8 <__kernel_rem_pio2f+0x2f8>
 8015010:	440b      	add	r3, r1
 8015012:	2c00      	cmp	r4, #0
 8015014:	da05      	bge.n	8015022 <__kernel_rem_pio2f+0x442>
 8015016:	b10e      	cbz	r6, 801501c <__kernel_rem_pio2f+0x43c>
 8015018:	eef1 7a67 	vneg.f32	s15, s15
 801501c:	edc7 7a00 	vstr	s15, [r7]
 8015020:	e7b2      	b.n	8014f88 <__kernel_rem_pio2f+0x3a8>
 8015022:	ed33 7a01 	vldmdb	r3!, {s14}
 8015026:	3c01      	subs	r4, #1
 8015028:	ee77 7a87 	vadd.f32	s15, s15, s14
 801502c:	e7f1      	b.n	8015012 <__kernel_rem_pio2f+0x432>
 801502e:	ed73 7a01 	vldmdb	r3!, {s15}
 8015032:	3a01      	subs	r2, #1
 8015034:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015038:	e7d2      	b.n	8014fe0 <__kernel_rem_pio2f+0x400>
 801503a:	eef0 7a47 	vmov.f32	s15, s14
 801503e:	e7d4      	b.n	8014fea <__kernel_rem_pio2f+0x40a>
 8015040:	ecb2 7a01 	vldmia	r2!, {s14}
 8015044:	3301      	adds	r3, #1
 8015046:	ee77 7a87 	vadd.f32	s15, s15, s14
 801504a:	e7d6      	b.n	8014ffa <__kernel_rem_pio2f+0x41a>
 801504c:	ed72 7a01 	vldmdb	r2!, {s15}
 8015050:	edd2 6a01 	vldr	s13, [r2, #4]
 8015054:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8015058:	3801      	subs	r0, #1
 801505a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801505e:	ed82 7a00 	vstr	s14, [r2]
 8015062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015066:	edc2 7a01 	vstr	s15, [r2, #4]
 801506a:	e79c      	b.n	8014fa6 <__kernel_rem_pio2f+0x3c6>
 801506c:	ed73 7a01 	vldmdb	r3!, {s15}
 8015070:	edd3 6a01 	vldr	s13, [r3, #4]
 8015074:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8015078:	3a01      	subs	r2, #1
 801507a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801507e:	ed83 7a00 	vstr	s14, [r3]
 8015082:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015086:	edc3 7a01 	vstr	s15, [r3, #4]
 801508a:	e78f      	b.n	8014fac <__kernel_rem_pio2f+0x3cc>
 801508c:	ed33 7a01 	vldmdb	r3!, {s14}
 8015090:	3c01      	subs	r4, #1
 8015092:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015096:	e78f      	b.n	8014fb8 <__kernel_rem_pio2f+0x3d8>
 8015098:	eef1 6a66 	vneg.f32	s13, s13
 801509c:	eeb1 7a47 	vneg.f32	s14, s14
 80150a0:	edc7 6a00 	vstr	s13, [r7]
 80150a4:	ed87 7a01 	vstr	s14, [r7, #4]
 80150a8:	eef1 7a67 	vneg.f32	s15, s15
 80150ac:	e790      	b.n	8014fd0 <__kernel_rem_pio2f+0x3f0>
 80150ae:	bf00      	nop

080150b0 <scalbnf>:
 80150b0:	ee10 3a10 	vmov	r3, s0
 80150b4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80150b8:	d02b      	beq.n	8015112 <scalbnf+0x62>
 80150ba:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80150be:	d302      	bcc.n	80150c6 <scalbnf+0x16>
 80150c0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80150c4:	4770      	bx	lr
 80150c6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80150ca:	d123      	bne.n	8015114 <scalbnf+0x64>
 80150cc:	4b24      	ldr	r3, [pc, #144]	@ (8015160 <scalbnf+0xb0>)
 80150ce:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8015164 <scalbnf+0xb4>
 80150d2:	4298      	cmp	r0, r3
 80150d4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80150d8:	db17      	blt.n	801510a <scalbnf+0x5a>
 80150da:	ee10 3a10 	vmov	r3, s0
 80150de:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80150e2:	3a19      	subs	r2, #25
 80150e4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80150e8:	4288      	cmp	r0, r1
 80150ea:	dd15      	ble.n	8015118 <scalbnf+0x68>
 80150ec:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8015168 <scalbnf+0xb8>
 80150f0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 801516c <scalbnf+0xbc>
 80150f4:	ee10 3a10 	vmov	r3, s0
 80150f8:	eeb0 7a67 	vmov.f32	s14, s15
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	bfb8      	it	lt
 8015100:	eef0 7a66 	vmovlt.f32	s15, s13
 8015104:	ee27 0a87 	vmul.f32	s0, s15, s14
 8015108:	4770      	bx	lr
 801510a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015170 <scalbnf+0xc0>
 801510e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8015112:	4770      	bx	lr
 8015114:	0dd2      	lsrs	r2, r2, #23
 8015116:	e7e5      	b.n	80150e4 <scalbnf+0x34>
 8015118:	4410      	add	r0, r2
 801511a:	28fe      	cmp	r0, #254	@ 0xfe
 801511c:	dce6      	bgt.n	80150ec <scalbnf+0x3c>
 801511e:	2800      	cmp	r0, #0
 8015120:	dd06      	ble.n	8015130 <scalbnf+0x80>
 8015122:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8015126:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801512a:	ee00 3a10 	vmov	s0, r3
 801512e:	4770      	bx	lr
 8015130:	f110 0f16 	cmn.w	r0, #22
 8015134:	da09      	bge.n	801514a <scalbnf+0x9a>
 8015136:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8015170 <scalbnf+0xc0>
 801513a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8015174 <scalbnf+0xc4>
 801513e:	ee10 3a10 	vmov	r3, s0
 8015142:	eeb0 7a67 	vmov.f32	s14, s15
 8015146:	2b00      	cmp	r3, #0
 8015148:	e7d9      	b.n	80150fe <scalbnf+0x4e>
 801514a:	3019      	adds	r0, #25
 801514c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8015150:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8015154:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8015178 <scalbnf+0xc8>
 8015158:	ee07 3a90 	vmov	s15, r3
 801515c:	e7d7      	b.n	801510e <scalbnf+0x5e>
 801515e:	bf00      	nop
 8015160:	ffff3cb0 	.word	0xffff3cb0
 8015164:	4c000000 	.word	0x4c000000
 8015168:	7149f2ca 	.word	0x7149f2ca
 801516c:	f149f2ca 	.word	0xf149f2ca
 8015170:	0da24260 	.word	0x0da24260
 8015174:	8da24260 	.word	0x8da24260
 8015178:	33000000 	.word	0x33000000

0801517c <floorf>:
 801517c:	ee10 3a10 	vmov	r3, s0
 8015180:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8015184:	3a7f      	subs	r2, #127	@ 0x7f
 8015186:	2a16      	cmp	r2, #22
 8015188:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801518c:	dc2b      	bgt.n	80151e6 <floorf+0x6a>
 801518e:	2a00      	cmp	r2, #0
 8015190:	da12      	bge.n	80151b8 <floorf+0x3c>
 8015192:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80151f8 <floorf+0x7c>
 8015196:	ee30 0a27 	vadd.f32	s0, s0, s15
 801519a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801519e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151a2:	dd06      	ble.n	80151b2 <floorf+0x36>
 80151a4:	2b00      	cmp	r3, #0
 80151a6:	da24      	bge.n	80151f2 <floorf+0x76>
 80151a8:	2900      	cmp	r1, #0
 80151aa:	4b14      	ldr	r3, [pc, #80]	@ (80151fc <floorf+0x80>)
 80151ac:	bf08      	it	eq
 80151ae:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80151b2:	ee00 3a10 	vmov	s0, r3
 80151b6:	4770      	bx	lr
 80151b8:	4911      	ldr	r1, [pc, #68]	@ (8015200 <floorf+0x84>)
 80151ba:	4111      	asrs	r1, r2
 80151bc:	420b      	tst	r3, r1
 80151be:	d0fa      	beq.n	80151b6 <floorf+0x3a>
 80151c0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80151f8 <floorf+0x7c>
 80151c4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80151c8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80151cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151d0:	ddef      	ble.n	80151b2 <floorf+0x36>
 80151d2:	2b00      	cmp	r3, #0
 80151d4:	bfbe      	ittt	lt
 80151d6:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80151da:	fa40 f202 	asrlt.w	r2, r0, r2
 80151de:	189b      	addlt	r3, r3, r2
 80151e0:	ea23 0301 	bic.w	r3, r3, r1
 80151e4:	e7e5      	b.n	80151b2 <floorf+0x36>
 80151e6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80151ea:	d3e4      	bcc.n	80151b6 <floorf+0x3a>
 80151ec:	ee30 0a00 	vadd.f32	s0, s0, s0
 80151f0:	4770      	bx	lr
 80151f2:	2300      	movs	r3, #0
 80151f4:	e7dd      	b.n	80151b2 <floorf+0x36>
 80151f6:	bf00      	nop
 80151f8:	7149f2ca 	.word	0x7149f2ca
 80151fc:	bf800000 	.word	0xbf800000
 8015200:	007fffff 	.word	0x007fffff

08015204 <_init>:
 8015204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015206:	bf00      	nop
 8015208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801520a:	bc08      	pop	{r3}
 801520c:	469e      	mov	lr, r3
 801520e:	4770      	bx	lr

08015210 <_fini>:
 8015210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015212:	bf00      	nop
 8015214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015216:	bc08      	pop	{r3}
 8015218:	469e      	mov	lr, r3
 801521a:	4770      	bx	lr
