Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Daniel\Desktop\CPEN391\cpen391_group5_qsys.qsys --block-symbol-file --output-directory=C:\Users\Daniel\Desktop\CPEN391\cpen391_group5_qsys --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPEN391/cpen391_group5_qsys.qsys
Progress: Reading input file
Progress: Adding Draw_Buffer [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module Draw_Buffer
Progress: Adding Draw_DMA [altera_up_avalon_video_dma_controller 15.0]
Progress: Parameterizing module Draw_DMA
Progress: Adding Draw_Resampler [altera_up_avalon_video_rgb_resampler 15.0]
Progress: Parameterizing module Draw_Resampler
Progress: Adding Draw_Scaler [altera_up_avalon_video_scaler 15.0]
Progress: Parameterizing module Draw_Scaler
Progress: Adding Video_Blender [altera_up_avalon_video_alpha_blender 15.0]
Progress: Parameterizing module Video_Blender
Progress: Adding Video_Clock [altera_up_avalon_video_pll 15.0]
Progress: Parameterizing module Video_Clock
Progress: Adding Video_Frame_Buffer [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module Video_Frame_Buffer
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 15.0]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_Chroma [altera_up_avalon_video_chroma_resampler 15.0]
Progress: Parameterizing module Video_In_Chroma
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 15.0]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_DMA [altera_up_avalon_video_dma_controller 15.0]
Progress: Parameterizing module Video_In_DMA
Progress: Adding Video_In_Decoder [altera_up_avalon_video_decoder 15.0]
Progress: Parameterizing module Video_In_Decoder
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 15.0]
Progress: Parameterizing module Video_In_Scaler
Progress: Adding Video_Out_DMA [altera_up_avalon_video_dma_controller 15.0]
Progress: Parameterizing module Video_Out_DMA
Progress: Adding Video_Out_FIFO [altera_up_avalon_video_dual_clock_buffer 15.0]
Progress: Parameterizing module Video_Out_FIFO
Progress: Adding Video_Out_Resampler [altera_up_avalon_video_rgb_resampler 15.0]
Progress: Parameterizing module Video_Out_Resampler
Progress: Adding Video_Out_Scaler [altera_up_avalon_video_scaler 15.0]
Progress: Parameterizing module Video_Out_Scaler
Progress: Adding Video_Out_VGA_CTRL [altera_up_avalon_video_vga_controller 15.0]
Progress: Parameterizing module Video_Out_VGA_CTRL
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_out_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module led_out_pio
Progress: Adding main_timer [altera_avalon_timer 15.0]
Progress: Parameterizing module main_timer
Progress: Adding nios2 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding switch_in_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module switch_in_pio
Progress: Adding touchscreen_uart [altera_avalon_uart 15.0]
Progress: Parameterizing module touchscreen_uart
Progress: Adding video_uart [altera_avalon_uart 15.0]
Progress: Parameterizing module video_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpen391_group5_qsys.Draw_Resampler: RGB Resampling: 4 (bits) x 4 (planes) -> 10 (bits) x 4 (planes)
Info: cpen391_group5_qsys.Draw_Scaler: Change in Resolution: 160 x 120 -> 640 x 480
Info: cpen391_group5_qsys.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: cpen391_group5_qsys.Video_In_Chroma: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: cpen391_group5_qsys.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: cpen391_group5_qsys.Video_In_Decoder: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: cpen391_group5_qsys.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Info: cpen391_group5_qsys.Video_Out_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: cpen391_group5_qsys.Video_Out_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: cpen391_group5_qsys.Video_Out_VGA_CTRL: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Warning: cpen391_group5_qsys.nios2: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: cpen391_group5_qsys.switch_in_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Daniel\Desktop\CPEN391\cpen391_group5_qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\Daniel\Desktop\CPEN391\cpen391_group5_qsys\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPEN391/cpen391_group5_qsys.qsys
Progress: Reading input file
Progress: Adding Draw_Buffer [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module Draw_Buffer
Progress: Adding Draw_DMA [altera_up_avalon_video_dma_controller 15.0]
Progress: Parameterizing module Draw_DMA
Progress: Adding Draw_Resampler [altera_up_avalon_video_rgb_resampler 15.0]
Progress: Parameterizing module Draw_Resampler
Progress: Adding Draw_Scaler [altera_up_avalon_video_scaler 15.0]
Progress: Parameterizing module Draw_Scaler
Progress: Adding Video_Blender [altera_up_avalon_video_alpha_blender 15.0]
Progress: Parameterizing module Video_Blender
Progress: Adding Video_Clock [altera_up_avalon_video_pll 15.0]
Progress: Parameterizing module Video_Clock
Progress: Adding Video_Frame_Buffer [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module Video_Frame_Buffer
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 15.0]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_Chroma [altera_up_avalon_video_chroma_resampler 15.0]
Progress: Parameterizing module Video_In_Chroma
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 15.0]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_DMA [altera_up_avalon_video_dma_controller 15.0]
Progress: Parameterizing module Video_In_DMA
Progress: Adding Video_In_Decoder [altera_up_avalon_video_decoder 15.0]
Progress: Parameterizing module Video_In_Decoder
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 15.0]
Progress: Parameterizing module Video_In_Scaler
Progress: Adding Video_Out_DMA [altera_up_avalon_video_dma_controller 15.0]
Progress: Parameterizing module Video_Out_DMA
Progress: Adding Video_Out_FIFO [altera_up_avalon_video_dual_clock_buffer 15.0]
Progress: Parameterizing module Video_Out_FIFO
Progress: Adding Video_Out_Resampler [altera_up_avalon_video_rgb_resampler 15.0]
Progress: Parameterizing module Video_Out_Resampler
Progress: Adding Video_Out_Scaler [altera_up_avalon_video_scaler 15.0]
Progress: Parameterizing module Video_Out_Scaler
Progress: Adding Video_Out_VGA_CTRL [altera_up_avalon_video_vga_controller 15.0]
Progress: Parameterizing module Video_Out_VGA_CTRL
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_out_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module led_out_pio
Progress: Adding main_timer [altera_avalon_timer 15.0]
Progress: Parameterizing module main_timer
Progress: Adding nios2 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding switch_in_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module switch_in_pio
Progress: Adding touchscreen_uart [altera_avalon_uart 15.0]
Progress: Parameterizing module touchscreen_uart
Progress: Adding video_uart [altera_avalon_uart 15.0]
Progress: Parameterizing module video_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpen391_group5_qsys.Draw_Resampler: RGB Resampling: 4 (bits) x 4 (planes) -> 10 (bits) x 4 (planes)
Info: cpen391_group5_qsys.Draw_Scaler: Change in Resolution: 160 x 120 -> 640 x 480
Info: cpen391_group5_qsys.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: cpen391_group5_qsys.Video_In_Chroma: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: cpen391_group5_qsys.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: cpen391_group5_qsys.Video_In_Decoder: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: cpen391_group5_qsys.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Info: cpen391_group5_qsys.Video_Out_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: cpen391_group5_qsys.Video_Out_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: cpen391_group5_qsys.Video_Out_VGA_CTRL: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Warning: cpen391_group5_qsys.nios2: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: cpen391_group5_qsys.switch_in_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpen391_group5_qsys: Generating cpen391_group5_qsys "cpen391_group5_qsys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master Draw_DMA.avalon_dma_master and slave Draw_Buffer.s2 because the master has address signal 32 bit wide, but the slave is 14 bit wide.
Info: Interconnect is inserted between master Draw_DMA.avalon_dma_master and slave Draw_Buffer.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Draw_DMA.avalon_dma_master and slave Draw_Buffer.s2 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Draw_DMA.avalon_dma_master and slave Draw_Buffer.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master Draw_DMA.avalon_dma_master and slave Draw_Buffer.s2 because the master has readdata signal 16 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master Draw_DMA.avalon_dma_master and slave Draw_Buffer.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Warning: cpen391_group5_qsys: "No matching role found for touchscreen_uart:s1:dataavailable (dataavailable)"
Warning: cpen391_group5_qsys: "No matching role found for touchscreen_uart:s1:readyfordata (readyfordata)"
Warning: cpen391_group5_qsys: "No matching role found for video_uart:s1:dataavailable (dataavailable)"
Warning: cpen391_group5_qsys: "No matching role found for video_uart:s1:readyfordata (readyfordata)"
Info: Draw_Buffer: Starting RTL generation for module 'cpen391_group5_qsys_Draw_Buffer'
Info: Draw_Buffer:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpen391_group5_qsys_Draw_Buffer --dir=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0001_Draw_Buffer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0001_Draw_Buffer_gen//cpen391_group5_qsys_Draw_Buffer_component_configuration.pl  --do_build_sim=0  ]
Info: Draw_Buffer: Done RTL generation for module 'cpen391_group5_qsys_Draw_Buffer'
Info: Draw_Buffer: "cpen391_group5_qsys" instantiated altera_avalon_onchip_memory2 "Draw_Buffer"
Info: Draw_DMA: Starting Generation of Video DMA Controller
Info: Draw_DMA: "cpen391_group5_qsys" instantiated altera_up_avalon_video_dma_controller "Draw_DMA"
Info: Draw_Resampler: Starting Generation of Video RGB Resampler
Info: Draw_Resampler: "cpen391_group5_qsys" instantiated altera_up_avalon_video_rgb_resampler "Draw_Resampler"
Info: Draw_Scaler: Starting Generation of Video Scaler
Info: Draw_Scaler: "cpen391_group5_qsys" instantiated altera_up_avalon_video_scaler "Draw_Scaler"
Info: Video_Blender: Starting Generation of the Alpha Blender
Info: Video_Blender: "cpen391_group5_qsys" instantiated altera_up_avalon_video_alpha_blender "Video_Blender"
Info: Video_Clock: "cpen391_group5_qsys" instantiated altera_up_avalon_video_pll "Video_Clock"
Info: Video_Frame_Buffer: Starting RTL generation for module 'cpen391_group5_qsys_Video_Frame_Buffer'
Info: Video_Frame_Buffer:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpen391_group5_qsys_Video_Frame_Buffer --dir=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0006_Video_Frame_Buffer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0006_Video_Frame_Buffer_gen//cpen391_group5_qsys_Video_Frame_Buffer_component_configuration.pl  --do_build_sim=0  ]
Info: Video_Frame_Buffer: Done RTL generation for module 'cpen391_group5_qsys_Video_Frame_Buffer'
Info: Video_Frame_Buffer: "cpen391_group5_qsys" instantiated altera_avalon_onchip_memory2 "Video_Frame_Buffer"
Info: Video_In_CSC: Starting Generation of Colour Space Converter
Info: Video_In_CSC: "cpen391_group5_qsys" instantiated altera_up_avalon_video_csc "Video_In_CSC"
Info: Video_In_Chroma: Starting Generation of Chroma Resampler
Info: Video_In_Chroma: "cpen391_group5_qsys" instantiated altera_up_avalon_video_chroma_resampler "Video_In_Chroma"
Info: Video_In_Clipper: Starting generation of the video clipper
Info: Video_In_Clipper: "cpen391_group5_qsys" instantiated altera_up_avalon_video_clipper "Video_In_Clipper"
Info: Video_In_DMA: Starting Generation of Video DMA Controller
Info: Video_In_DMA: "cpen391_group5_qsys" instantiated altera_up_avalon_video_dma_controller "Video_In_DMA"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v
Info: Video_In_Decoder: Starting Generation of Video In Decoder
Info: Video_In_Decoder: "cpen391_group5_qsys" instantiated altera_up_avalon_video_decoder "Video_In_Decoder"
Info: Video_In_Scaler: Starting Generation of Video Scaler
Info: Video_In_Scaler: "cpen391_group5_qsys" instantiated altera_up_avalon_video_scaler "Video_In_Scaler"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_up_video_scaler_shrink.v
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_up_video_scaler_multiply_width.v
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_up_video_scaler_multiply_height.v
Info: Video_Out_DMA: Starting Generation of Video DMA Controller
Info: Video_Out_DMA: "cpen391_group5_qsys" instantiated altera_up_avalon_video_dma_controller "Video_Out_DMA"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v
Info: Video_Out_FIFO: Starting Generation of the Dual Clock Buffer
Info: Video_Out_FIFO: "cpen391_group5_qsys" instantiated altera_up_avalon_video_dual_clock_buffer "Video_Out_FIFO"
Info: Video_Out_Resampler: Starting Generation of Video RGB Resampler
Info: Video_Out_Resampler: "cpen391_group5_qsys" instantiated altera_up_avalon_video_rgb_resampler "Video_Out_Resampler"
Info: Video_Out_Scaler: Starting Generation of Video Scaler
Info: Video_Out_Scaler: "cpen391_group5_qsys" instantiated altera_up_avalon_video_scaler "Video_Out_Scaler"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_up_video_scaler_shrink.v
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_up_video_scaler_multiply_width.v
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_up_video_scaler_multiply_height.v
Info: Video_Out_VGA_CTRL: Starting Generation of VGA Controller
Info: Video_Out_VGA_CTRL: "cpen391_group5_qsys" instantiated altera_up_avalon_video_vga_controller "Video_Out_VGA_CTRL"
Info: clocks: "cpen391_group5_qsys" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: jtag_uart_0: Starting RTL generation for module 'cpen391_group5_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpen391_group5_qsys_jtag_uart_0 --dir=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0018_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0018_jtag_uart_0_gen//cpen391_group5_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'cpen391_group5_qsys_jtag_uart_0'
Info: jtag_uart_0: "cpen391_group5_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: led_out_pio: Starting RTL generation for module 'cpen391_group5_qsys_led_out_pio'
Info: led_out_pio:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpen391_group5_qsys_led_out_pio --dir=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0019_led_out_pio_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0019_led_out_pio_gen//cpen391_group5_qsys_led_out_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_out_pio: Done RTL generation for module 'cpen391_group5_qsys_led_out_pio'
Info: led_out_pio: "cpen391_group5_qsys" instantiated altera_avalon_pio "led_out_pio"
Info: main_timer: Starting RTL generation for module 'cpen391_group5_qsys_main_timer'
Info: main_timer:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpen391_group5_qsys_main_timer --dir=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0020_main_timer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0020_main_timer_gen//cpen391_group5_qsys_main_timer_component_configuration.pl  --do_build_sim=0  ]
Info: main_timer: Done RTL generation for module 'cpen391_group5_qsys_main_timer'
Info: main_timer: "cpen391_group5_qsys" instantiated altera_avalon_timer "main_timer"
Info: nios2: Starting RTL generation for module 'cpen391_group5_qsys_nios2'
Info: nios2:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=cpen391_group5_qsys_nios2 --dir=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0021_nios2_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0021_nios2_gen//cpen391_group5_qsys_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2: # 2018.02.13 18:23:20 (*) Starting Nios II generation
Info: nios2: # 2018.02.13 18:23:20 (*)   Checking for plaintext license.
Info: nios2: # 2018.02.13 18:23:22 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: nios2: # 2018.02.13 18:23:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2: # 2018.02.13 18:23:22 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2: # 2018.02.13 18:23:22 (*)   Plaintext license not found.
Info: nios2: # 2018.02.13 18:23:22 (*)   Checking for encrypted license (non-evaluation).
Info: nios2: # 2018.02.13 18:23:24 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: nios2: # 2018.02.13 18:23:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2: # 2018.02.13 18:23:24 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2: # 2018.02.13 18:23:24 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2: # 2018.02.13 18:23:24 (*)   Elaborating CPU configuration settings
Info: nios2: # 2018.02.13 18:23:24 (*)   Creating all objects for CPU
Info: nios2: # 2018.02.13 18:23:24 (*)     Testbench
Info: nios2: # 2018.02.13 18:23:24 (*)     Instruction decoding
Info: nios2: # 2018.02.13 18:23:24 (*)       Instruction fields
Info: nios2: # 2018.02.13 18:23:24 (*)       Instruction decodes
Info: nios2: # 2018.02.13 18:23:25 (*)       Signals for RTL simulation waveforms
Info: nios2: # 2018.02.13 18:23:25 (*)       Instruction controls
Info: nios2: # 2018.02.13 18:23:25 (*)     Pipeline frontend
Info: nios2: # 2018.02.13 18:23:25 (*)     Pipeline backend
Info: nios2: # 2018.02.13 18:23:28 (*)   Generating RTL from CPU objects
Info: nios2: # 2018.02.13 18:23:31 (*)   Creating encrypted RTL
Info: nios2: # 2018.02.13 18:23:31 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'cpen391_group5_qsys_nios2'
Info: nios2: "cpen391_group5_qsys" instantiated altera_nios2_qsys "nios2"
Info: sdram: Starting RTL generation for module 'cpen391_group5_qsys_sdram'
Info: sdram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpen391_group5_qsys_sdram --dir=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0022_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0022_sdram_gen//cpen391_group5_qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'cpen391_group5_qsys_sdram'
Info: sdram: "cpen391_group5_qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switch_in_pio: Starting RTL generation for module 'cpen391_group5_qsys_switch_in_pio'
Info: switch_in_pio:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpen391_group5_qsys_switch_in_pio --dir=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0023_switch_in_pio_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0023_switch_in_pio_gen//cpen391_group5_qsys_switch_in_pio_component_configuration.pl  --do_build_sim=0  ]
Info: switch_in_pio: Done RTL generation for module 'cpen391_group5_qsys_switch_in_pio'
Info: switch_in_pio: "cpen391_group5_qsys" instantiated altera_avalon_pio "switch_in_pio"
Info: touchscreen_uart: Starting RTL generation for module 'cpen391_group5_qsys_touchscreen_uart'
Info: touchscreen_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=cpen391_group5_qsys_touchscreen_uart --dir=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0024_touchscreen_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0024_touchscreen_uart_gen//cpen391_group5_qsys_touchscreen_uart_component_configuration.pl  --do_build_sim=0  ]
Info: touchscreen_uart: Done RTL generation for module 'cpen391_group5_qsys_touchscreen_uart'
Info: touchscreen_uart: "cpen391_group5_qsys" instantiated altera_avalon_uart "touchscreen_uart"
Info: video_uart: Starting RTL generation for module 'cpen391_group5_qsys_video_uart'
Info: video_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=cpen391_group5_qsys_video_uart --dir=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0025_video_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Daniel/AppData/Local/Temp/alt7576_8989608209509709567.dir/0025_video_uart_gen//cpen391_group5_qsys_video_uart_component_configuration.pl  --do_build_sim=0  ]
Info: video_uart: Done RTL generation for module 'cpen391_group5_qsys_video_uart'
Info: video_uart: "cpen391_group5_qsys" instantiated altera_avalon_uart "video_uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpen391_group5_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "cpen391_group5_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "cpen391_group5_qsys" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "cpen391_group5_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpen391_group5_qsys" instantiated altera_reset_controller "rst_controller"
Info: video_pll: "Video_Clock" instantiated altera_pll "video_pll"
Info: reset_from_locked: "Video_Clock" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Info: Video_In_DMA_avalon_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Video_In_DMA_avalon_dma_master_translator"
Info: Video_Frame_Buffer_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Video_Frame_Buffer_s1_translator"
Info: Video_In_DMA_avalon_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Video_In_DMA_avalon_dma_master_agent"
Info: Video_Frame_Buffer_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Video_Frame_Buffer_s1_agent"
Info: Video_Frame_Buffer_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Video_Frame_Buffer_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Draw_Buffer_s2_cmd_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "Draw_Buffer_s2_cmd_width_adapter"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_2" instantiated altera_merlin_router "router_006"
Info: router_009: "mm_interconnect_2" instantiated altera_merlin_router "router_009"
Info: nios2_data_master_limiter: "mm_interconnect_2" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Video_In_DMA_avalon_dma_control_slave_burst_adapter: "mm_interconnect_2" instantiated altera_merlin_burst_adapter "Video_In_DMA_avalon_dma_control_slave_burst_adapter"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Daniel/Desktop/CPEN391/cpen391_group5_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter_007: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: cpen391_group5_qsys: Done "cpen391_group5_qsys" with 72 modules, 122 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
