Analysis & Synthesis report for PiLC
Wed Jan 26 14:30:33 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |PILC|Delay_Gategenerator:inst7|Gate_State
 11. State Machine - |PILC|Delay_Gategenerator:inst4|Gate_State
 12. State Machine - |PILC|Delay_Gategenerator:inst|Gate_State
 13. State Machine - |PILC|PiLC_Firmware_1_3:inst1|SDRAM_Read
 14. State Machine - |PILC|PiLC_Firmware_1_3:inst1|SDRAM_Write
 15. State Machine - |PILC|PiLC_Firmware_1_3:inst1|PiLC_Time_Flow
 16. State Machine - |PILC|PiLC_Firmware_1_3:inst1|State_counter
 17. State Machine - |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Physical Synthesis Netlist Optimizations
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component
 26. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component|ddio_out_gck:auto_generated
 27. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM
 28. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER
 29. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE
 30. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component
 31. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated
 32. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p
 33. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p
 34. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram
 35. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 36. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12
 37. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
 38. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15
 39. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component
 40. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated
 41. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p
 42. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p
 43. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram
 44. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp
 45. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12
 46. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp
 47. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe15
 48. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component
 49. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated
 50. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p
 51. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p
 52. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram
 53. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 54. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12
 55. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
 56. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15
 57. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component
 58. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated
 59. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p
 60. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p
 61. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram
 62. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 63. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6
 64. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg
 65. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp
 66. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp
 67. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 68. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11
 69. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1
 70. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM
 71. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component
 72. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM
 73. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER
 74. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE
 75. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component
 76. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component
 77. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component
 78. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component
 79. Parameter Settings for User Entity Instance: PLL:inst2|altpll:altpll_component
 80. dcfifo Parameter Settings by Entity Instance
 81. altpll Parameter Settings by Entity Instance
 82. Port Connectivity Checks: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK"
 83. Post-Synthesis Netlist Statistics for Top Partition
 84. Elapsed Time Per Partition
 85. Analysis & Synthesis Messages
 86. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 26 14:30:33 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; PiLC                                        ;
; Top-level Entity Name              ; PILC                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 566                                         ;
;     Total combinational functions  ; 407                                         ;
;     Dedicated logic registers      ; 380                                         ;
; Total registers                    ; 382                                         ;
; Total pins                         ; 85                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,728                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; PILC               ; PiLC               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+-----------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                               ; Library ;
+-----------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+
; ../../PiLC VHDL Lib/SDRam/SYNCH.vhd           ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SYNCH.vhd                                 ;         ;
; ../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd   ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd                         ;         ;
; ../../PiLC VHDL Lib/SDRam/RESET_SYNCH.vhd     ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/RESET_SYNCH.vhd                           ;         ;
; ../../PiLC VHDL Lib/SDRam/PKG_SDRAM.vhd       ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/PKG_SDRAM.vhd                             ;         ;
; ../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd ; yes             ; User Wizard-Generated File         ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd                       ;         ;
; ../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd  ; yes             ; User Wizard-Generated File         ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd                        ;         ;
; ../../PiLC VHDL Lib/SDRam/ODDR.vhd            ; yes             ; User Wizard-Generated File         ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd                                  ;         ;
; ../../PiLC VHDL Lib/SDRam/IOBUF.vhd           ; yes             ; User Wizard-Generated File         ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd                                 ;         ;
; ../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd    ; yes             ; User Wizard-Generated File         ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd                          ;         ;
; ../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd     ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd                           ;         ;
; ../../PiLC VHDL Lib/Output_Unit.vhd           ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/Output_Unit.vhd                                 ;         ;
; ../../PiLC VHDL Lib/Input_Unit.vhd            ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/Input_Unit.vhd                                  ;         ;
; ../../PiLC VHDL Lib/inout_unit.vhd            ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd                                  ;         ;
; PLL.vhd                                       ; yes             ; User Wizard-Generated File         ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PLL.vhd                     ;         ;
; PILC.bdf                                      ; yes             ; User Block Diagram/Schematic File  ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PILC.bdf                    ;         ;
; Delay_Gategenerator.vhd                       ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/Delay_Gategenerator.vhd     ;         ;
; mux.vhd                                       ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/mux.vhd                     ;         ;
; altddio_out.tdf                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf     ;         ;
; aglobal201.inc                                ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; stratix_ddio.inc                              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ddio.inc    ;         ;
; cyclone_ddio.inc                              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cyclone_ddio.inc    ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc         ;         ;
; stratix_lcell.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_lcell.inc   ;         ;
; db/ddio_out_gck.tdf                           ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/ddio_out_gck.tdf         ;         ;
; dcfifo.tdf                                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                                ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; db/dcfifo_p2k1.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_p2k1.tdf          ;         ;
; db/a_graycounter_p57.tdf                      ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/a_graycounter_p57.tdf    ;         ;
; db/a_graycounter_ljc.tdf                      ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/a_graycounter_ljc.tdf    ;         ;
; db/altsyncram_vn41.tdf                        ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_vn41.tdf      ;         ;
; db/alt_synch_pipe_snl.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_snl.tdf   ;         ;
; db/dffpipe_dd9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_dd9.tdf          ;         ;
; db/alt_synch_pipe_tnl.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_tnl.tdf   ;         ;
; db/dffpipe_ed9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_ed9.tdf          ;         ;
; db/cmpr_b66.tdf                               ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/cmpr_b66.tdf             ;         ;
; db/dcfifo_63k1.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_63k1.tdf          ;         ;
; db/a_graycounter_r57.tdf                      ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/a_graycounter_r57.tdf    ;         ;
; db/a_graycounter_njc.tdf                      ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/a_graycounter_njc.tdf    ;         ;
; db/altsyncram_9o41.tdf                        ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_9o41.tdf      ;         ;
; db/alt_synch_pipe_unl.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_unl.tdf   ;         ;
; db/dffpipe_fd9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_fd9.tdf          ;         ;
; db/alt_synch_pipe_vnl.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_vnl.tdf   ;         ;
; db/dffpipe_gd9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_gd9.tdf          ;         ;
; db/cmpr_d66.tdf                               ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/cmpr_d66.tdf             ;         ;
; db/dcfifo_iam1.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_iam1.tdf          ;         ;
; db/a_gray2bin_sgb.tdf                         ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/a_gray2bin_sgb.tdf       ;         ;
; db/altsyncram_ho41.tdf                        ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf      ;         ;
; db/alt_synch_pipe_0ol.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_0ol.tdf   ;         ;
; db/dffpipe_hd9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_hd9.tdf          ;         ;
; db/dffpipe_8d9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_8d9.tdf          ;         ;
; db/dffpipe_id9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf          ;         ;
; db/alt_synch_pipe_1ol.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_1ol.tdf   ;         ;
; db/dffpipe_jd9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_jd9.tdf          ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/pll_altpll.v                               ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/pll_altpll.v             ;         ;
+-----------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 566                                                                          ;
;                                             ;                                                                              ;
; Total combinational functions               ; 407                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 197                                                                          ;
;     -- 3 input functions                    ; 132                                                                          ;
;     -- <=2 input functions                  ; 78                                                                           ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 388                                                                          ;
;     -- arithmetic mode                      ; 19                                                                           ;
;                                             ;                                                                              ;
; Total registers                             ; 382                                                                          ;
;     -- Dedicated logic registers            ; 380                                                                          ;
;     -- I/O registers                        ; 4                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 85                                                                           ;
; Total memory bits                           ; 1728                                                                         ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; PLL:inst2|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 442                                                                          ;
; Total fan-out                               ; 3069                                                                         ;
; Average fan-out                             ; 2.92                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                  ; Entity Name           ; Library Name ;
+---------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |PILC                                                               ; 407 (1)             ; 380 (0)                   ; 1728        ; 0            ; 0       ; 0         ; 85   ; 0            ; |PILC                                                                                                                                                                                ; PILC                  ; work         ;
;    |PLL:inst2|                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PLL:inst2                                                                                                                                                                      ; PLL                   ; work         ;
;       |altpll:altpll_component|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PLL:inst2|altpll:altpll_component                                                                                                                                              ; altpll                ; work         ;
;          |PLL_altpll:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PLL:inst2|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                    ; PLL_altpll            ; work         ;
;    |PiLC_Firmware_1_3:inst1|                                        ; 406 (0)             ; 380 (0)                   ; 1728        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1                                                                                                                                                        ; PiLC_Firmware_1_3     ; work         ;
;       |SDRAM_CONTROL:DRAM|                                          ; 406 (278)           ; 380 (225)                 ; 1728        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM                                                                                                                                     ; SDRAM_CONTROL         ; work         ;
;          |COMMAND_FIFO:FIFO_CMD_READ|                               ; 21 (0)              ; 23 (0)                    ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ                                                                                                          ; COMMAND_FIFO          ; work         ;
;             |dcfifo:dcfifo_component|                               ; 21 (0)              ; 23 (0)                    ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component                                                                                  ; dcfifo                ; work         ;
;                |dcfifo_p2k1:auto_generated|                         ; 21 (3)              ; 23 (5)                    ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated                                                       ; dcfifo_p2k1           ; work         ;
;                   |a_graycounter_p57:rdptr_g1p|                     ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p                           ; a_graycounter_p57     ; work         ;
;                   |alt_synch_pipe_snl:rs_dgwp|                      ; 5 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp                            ; alt_synch_pipe_snl    ; work         ;
;                      |dffpipe_dd9:dffpipe12|                        ; 5 (5)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12      ; dffpipe_dd9           ; work         ;
;                   |altsyncram_vn41:fifo_ram|                        ; 0 (0)               ; 0 (0)                     ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram                              ; altsyncram_vn41       ; work         ;
;                   |cmpr_b66:rdempty_eq_comp|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|cmpr_b66:rdempty_eq_comp                              ; cmpr_b66              ; work         ;
;          |COMMAND_FIFO:FIFO_CMD_WRITE|                              ; 21 (0)              ; 23 (0)                    ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE                                                                                                         ; COMMAND_FIFO          ; work         ;
;             |dcfifo:dcfifo_component|                               ; 21 (0)              ; 23 (0)                    ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component                                                                                 ; dcfifo                ; work         ;
;                |dcfifo_p2k1:auto_generated|                         ; 21 (3)              ; 23 (5)                    ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated                                                      ; dcfifo_p2k1           ; work         ;
;                   |a_graycounter_p57:rdptr_g1p|                     ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p                          ; a_graycounter_p57     ; work         ;
;                   |alt_synch_pipe_snl:rs_dgwp|                      ; 5 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp                           ; alt_synch_pipe_snl    ; work         ;
;                      |dffpipe_dd9:dffpipe12|                        ; 5 (5)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12     ; dffpipe_dd9           ; work         ;
;                   |altsyncram_vn41:fifo_ram|                        ; 0 (0)               ; 0 (0)                     ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram                             ; altsyncram_vn41       ; work         ;
;                   |cmpr_b66:rdempty_eq_comp|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|cmpr_b66:rdempty_eq_comp                             ; cmpr_b66              ; work         ;
;          |IOBUF:IOBUF_DATA|                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|IOBUF:IOBUF_DATA                                                                                                                    ; IOBUF                 ; work         ;
;             |IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|IOBUF:IOBUF_DATA|IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component                                                              ; IOBUF_iobuf_bidir_p1p ; work         ;
;          |ODDR:ODDR_CLK|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK                                                                                                                       ; ODDR                  ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component                                                                                     ; altddio_out           ; work         ;
;                |ddio_out_gck:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component|ddio_out_gck:auto_generated                                                         ; ddio_out_gck          ; work         ;
;          |READ_DATA_FIFO:FIFO_RD_DATA_OUT|                          ; 57 (0)              ; 74 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT                                                                                                     ; READ_DATA_FIFO        ; work         ;
;             |dcfifo:dcfifo_component|                               ; 57 (0)              ; 74 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;                |dcfifo_iam1:auto_generated|                         ; 57 (9)              ; 74 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated                                                  ; dcfifo_iam1           ; work         ;
;                   |a_gray2bin_sgb:wrptr_g_gray2bin|                 ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin                  ; a_gray2bin_sgb        ; work         ;
;                   |a_gray2bin_sgb:ws_dgrp_gray2bin|                 ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_gray2bin_sgb:ws_dgrp_gray2bin                  ; a_gray2bin_sgb        ; work         ;
;                   |a_graycounter_njc:wrptr_g1p|                     ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p                      ; a_graycounter_njc     ; work         ;
;                   |a_graycounter_r57:rdptr_g1p|                     ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p                      ; a_graycounter_r57     ; work         ;
;                   |alt_synch_pipe_0ol:rs_dgwp|                      ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol    ; work         ;
;                      |dffpipe_hd9:dffpipe6|                         ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6  ; dffpipe_hd9           ; work         ;
;                   |alt_synch_pipe_1ol:ws_dgrp|                      ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol    ; work         ;
;                      |dffpipe_jd9:dffpipe11|                        ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11 ; dffpipe_jd9           ; work         ;
;                   |cmpr_d66:rdempty_eq_comp|                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|cmpr_d66:rdempty_eq_comp                         ; cmpr_d66              ; work         ;
;                   |cmpr_d66:wrfull_eq_comp|                         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|cmpr_d66:wrfull_eq_comp                          ; cmpr_d66              ; work         ;
;                   |dffpipe_8d9:wrfull_reg|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg                           ; dffpipe_8d9           ; work         ;
;          |RESET_SYNCH:RESET_SYNCH_DRAM|                             ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM                                                                                                        ; RESET_SYNCH           ; work         ;
;          |WRITE_DATA_FIFO:FIFO_WR_DATA_IN|                          ; 29 (0)              ; 31 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN                                                                                                     ; WRITE_DATA_FIFO       ; work         ;
;             |dcfifo:dcfifo_component|                               ; 29 (0)              ; 31 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;                |dcfifo_63k1:auto_generated|                         ; 29 (3)              ; 31 (7)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated                                                  ; dcfifo_63k1           ; work         ;
;                   |a_graycounter_r57:rdptr_g1p|                     ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p                      ; a_graycounter_r57     ; work         ;
;                   |alt_synch_pipe_unl:rs_dgwp|                      ; 7 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp                       ; alt_synch_pipe_unl    ; work         ;
;                      |dffpipe_fd9:dffpipe12|                        ; 7 (7)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12 ; dffpipe_fd9           ; work         ;
;                   |altsyncram_9o41:fifo_ram|                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram                         ; altsyncram_9o41       ; work         ;
;                   |cmpr_d66:rdempty_eq_comp|                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|cmpr_d66:rdempty_eq_comp                         ; cmpr_d66              ; work         ;
+---------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 16           ; 22           ; 16           ; 22           ; 352  ; None ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 16           ; 22           ; 16           ; 22           ; 352  ; None ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------+-----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                  ; IP Include File                               ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------+-----------------------------------------------+
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ      ; ../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd    ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE     ; ../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd    ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT ; ../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd  ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN ; ../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd ;
; Altera ; ALTIOBUF     ; 20.1    ; N/A          ; N/A          ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|IOBUF:IOBUF_DATA                ; ../../PiLC VHDL Lib/SDRam/IOBUF.vhd           ;
; Altera ; ALTDDIO_OUT  ; 20.1    ; N/A          ; N/A          ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK                   ; ../../PiLC VHDL Lib/SDRam/ODDR.vhd            ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |PILC|PLL:inst2                                                                  ; PLL.vhd                                       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|Delay_Gategenerator:inst7|Gate_State                                                                                                                       ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+
; Name                           ; Gate_State.Wait_For_Reset ; Gate_State.Wait_For_Time ; Gate_State.Wait_For_Gate_Delay ; Gate_State.Wait_For_Trigger ; Gate_State.Wait_For_Start ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+
; Gate_State.Wait_For_Start      ; 0                         ; 0                        ; 0                              ; 0                           ; 0                         ;
; Gate_State.Wait_For_Trigger    ; 0                         ; 0                        ; 0                              ; 1                           ; 1                         ;
; Gate_State.Wait_For_Gate_Delay ; 0                         ; 0                        ; 1                              ; 0                           ; 1                         ;
; Gate_State.Wait_For_Time       ; 0                         ; 1                        ; 0                              ; 0                           ; 1                         ;
; Gate_State.Wait_For_Reset      ; 1                         ; 0                        ; 0                              ; 0                           ; 1                         ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|Delay_Gategenerator:inst4|Gate_State                                                                                                                       ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+
; Name                           ; Gate_State.Wait_For_Reset ; Gate_State.Wait_For_Time ; Gate_State.Wait_For_Gate_Delay ; Gate_State.Wait_For_Trigger ; Gate_State.Wait_For_Start ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+
; Gate_State.Wait_For_Start      ; 0                         ; 0                        ; 0                              ; 0                           ; 0                         ;
; Gate_State.Wait_For_Trigger    ; 0                         ; 0                        ; 0                              ; 1                           ; 1                         ;
; Gate_State.Wait_For_Gate_Delay ; 0                         ; 0                        ; 1                              ; 0                           ; 1                         ;
; Gate_State.Wait_For_Time       ; 0                         ; 1                        ; 0                              ; 0                           ; 1                         ;
; Gate_State.Wait_For_Reset      ; 1                         ; 0                        ; 0                              ; 0                           ; 1                         ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|Delay_Gategenerator:inst|Gate_State                                                                                                                        ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+
; Name                           ; Gate_State.Wait_For_Reset ; Gate_State.Wait_For_Time ; Gate_State.Wait_For_Gate_Delay ; Gate_State.Wait_For_Trigger ; Gate_State.Wait_For_Start ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+
; Gate_State.Wait_For_Start      ; 0                         ; 0                        ; 0                              ; 0                           ; 0                         ;
; Gate_State.Wait_For_Trigger    ; 0                         ; 0                        ; 0                              ; 1                           ; 1                         ;
; Gate_State.Wait_For_Gate_Delay ; 0                         ; 0                        ; 1                              ; 0                           ; 1                         ;
; Gate_State.Wait_For_Time       ; 0                         ; 1                        ; 0                              ; 0                           ; 1                         ;
; Gate_State.Wait_For_Reset      ; 1                         ; 0                        ; 0                              ; 0                           ; 1                         ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|PiLC_Firmware_1_3:inst1|SDRAM_Read                                                                                                                                                                                  ;
+-----------------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------------+-------------------------+------------------------+-----------------------+
; Name                        ; SDRAM_Read.Wait_RD_St_L ; SDRAM_Read.RD_Data_2_L ; SDRAM_Read.RD_Data_2_H ; SDRAM_Read.RD_Data_1_L ; SDRAM_Read.RD_ADDR_Data_1_H ; SDRAM_Read.Wait_RD_St_H ; SDRAM_Read.CK_ADDR_Max ; SDRAM_Read.Wait_Start ;
+-----------------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------------+-------------------------+------------------------+-----------------------+
; SDRAM_Read.Wait_Start       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                           ; 0                       ; 0                      ; 0                     ;
; SDRAM_Read.CK_ADDR_Max      ; 0                       ; 0                      ; 0                      ; 0                      ; 0                           ; 0                       ; 1                      ; 1                     ;
; SDRAM_Read.Wait_RD_St_H     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                           ; 1                       ; 0                      ; 1                     ;
; SDRAM_Read.RD_ADDR_Data_1_H ; 0                       ; 0                      ; 0                      ; 0                      ; 1                           ; 0                       ; 0                      ; 1                     ;
; SDRAM_Read.RD_Data_1_L      ; 0                       ; 0                      ; 0                      ; 1                      ; 0                           ; 0                       ; 0                      ; 1                     ;
; SDRAM_Read.RD_Data_2_H      ; 0                       ; 0                      ; 1                      ; 0                      ; 0                           ; 0                       ; 0                      ; 1                     ;
; SDRAM_Read.RD_Data_2_L      ; 0                       ; 1                      ; 0                      ; 0                      ; 0                           ; 0                       ; 0                      ; 1                     ;
; SDRAM_Read.Wait_RD_St_L     ; 1                       ; 0                      ; 0                      ; 0                      ; 0                           ; 0                       ; 0                      ; 1                     ;
+-----------------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------------+-------------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|PiLC_Firmware_1_3:inst1|SDRAM_Write                                                                                                                                  ;
+----------------------------+-------------------------+----------------------------+-------------------------+-------------------------+-------------------------+--------------------------+
; Name                       ; SDRAM_Write.Wait_WR_S_L ; SDRAM_Write.Reset_Data_RDY ; SDRAM_Write.WR_Data_2_L ; SDRAM_Write.WR_Data_2_H ; SDRAM_Write.WR_Data_1_L ; SDRAM_Write.Wait_WR_St_H ;
+----------------------------+-------------------------+----------------------------+-------------------------+-------------------------+-------------------------+--------------------------+
; SDRAM_Write.Wait_WR_St_H   ; 0                       ; 0                          ; 0                       ; 0                       ; 0                       ; 0                        ;
; SDRAM_Write.WR_Data_1_L    ; 0                       ; 0                          ; 0                       ; 0                       ; 1                       ; 1                        ;
; SDRAM_Write.WR_Data_2_H    ; 0                       ; 0                          ; 0                       ; 1                       ; 0                       ; 1                        ;
; SDRAM_Write.WR_Data_2_L    ; 0                       ; 0                          ; 1                       ; 0                       ; 0                       ; 1                        ;
; SDRAM_Write.Reset_Data_RDY ; 0                       ; 1                          ; 0                       ; 0                       ; 0                       ; 1                        ;
; SDRAM_Write.Wait_WR_S_L    ; 1                       ; 0                          ; 0                       ; 0                       ; 0                       ; 1                        ;
+----------------------------+-------------------------+----------------------------+-------------------------+-------------------------+-------------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|PiLC_Firmware_1_3:inst1|PiLC_Time_Flow                                                                                                                                                                       ;
+---------------------------+------------------------+-----------------------+-----------------------+---------------------------+--------------------------+-------------------------+------------------------+---------------------+
; Name                      ; PiLC_Time_Flow.Running ; PiLC_Time_Flow.Tuning ; PiLC_Time_Flow.Windup ; PiLC_Time_Flow.Limit_Esum ; PiLC_Time_Flow.Calc_Esum ; PiLC_Time_Flow.Filter_e ; PiLC_Time_Flow.Compare ; PiLC_Time_Flow.Init ;
+---------------------------+------------------------+-----------------------+-----------------------+---------------------------+--------------------------+-------------------------+------------------------+---------------------+
; PiLC_Time_Flow.Init       ; 0                      ; 0                     ; 0                     ; 0                         ; 0                        ; 0                       ; 0                      ; 0                   ;
; PiLC_Time_Flow.Compare    ; 0                      ; 0                     ; 0                     ; 0                         ; 0                        ; 0                       ; 1                      ; 1                   ;
; PiLC_Time_Flow.Filter_e   ; 0                      ; 0                     ; 0                     ; 0                         ; 0                        ; 1                       ; 0                      ; 1                   ;
; PiLC_Time_Flow.Calc_Esum  ; 0                      ; 0                     ; 0                     ; 0                         ; 1                        ; 0                       ; 0                      ; 1                   ;
; PiLC_Time_Flow.Limit_Esum ; 0                      ; 0                     ; 0                     ; 1                         ; 0                        ; 0                       ; 0                      ; 1                   ;
; PiLC_Time_Flow.Windup     ; 0                      ; 0                     ; 1                     ; 0                         ; 0                        ; 0                       ; 0                      ; 1                   ;
; PiLC_Time_Flow.Tuning     ; 0                      ; 1                     ; 0                     ; 0                         ; 0                        ; 0                       ; 0                      ; 1                   ;
; PiLC_Time_Flow.Running    ; 1                      ; 0                     ; 0                     ; 0                         ; 0                        ; 0                       ; 0                      ; 1                   ;
+---------------------------+------------------------+-----------------------+-----------------------+---------------------------+--------------------------+-------------------------+------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|PiLC_Firmware_1_3:inst1|State_counter                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------+--------------------------------+-------------------------------+--------------------------+------------------------+------------------------------+---------------------------+--------------------------------+---------------------------------+-------------------------+------------------------------+
; Name                            ; State_counter.End_of_SPI_Trans ; State_counter.CRC_Data_I_check ; State_counter.MISO_Update_CRC ; State_counter.S_B_Config ; State_counter.CRC_calc ; State_counter.CRC_S_B_Config ; State_counter.WT_F_Data_I ; State_counter.MISO_Update_Data ; State_counter.CP_Data_O_to_MISO ; State_counter.LD_Data_O ; State_counter.WT_F_SPI_Trans ;
+---------------------------------+--------------------------------+--------------------------------+-------------------------------+--------------------------+------------------------+------------------------------+---------------------------+--------------------------------+---------------------------------+-------------------------+------------------------------+
; State_counter.WT_F_SPI_Trans    ; 0                              ; 0                              ; 0                             ; 0                        ; 0                      ; 0                            ; 0                         ; 0                              ; 0                               ; 0                       ; 0                            ;
; State_counter.LD_Data_O         ; 0                              ; 0                              ; 0                             ; 0                        ; 0                      ; 0                            ; 0                         ; 0                              ; 0                               ; 1                       ; 1                            ;
; State_counter.CP_Data_O_to_MISO ; 0                              ; 0                              ; 0                             ; 0                        ; 0                      ; 0                            ; 0                         ; 0                              ; 1                               ; 0                       ; 1                            ;
; State_counter.MISO_Update_Data  ; 0                              ; 0                              ; 0                             ; 0                        ; 0                      ; 0                            ; 0                         ; 1                              ; 0                               ; 0                       ; 1                            ;
; State_counter.WT_F_Data_I       ; 0                              ; 0                              ; 0                             ; 0                        ; 0                      ; 0                            ; 1                         ; 0                              ; 0                               ; 0                       ; 1                            ;
; State_counter.CRC_S_B_Config    ; 0                              ; 0                              ; 0                             ; 0                        ; 0                      ; 1                            ; 0                         ; 0                              ; 0                               ; 0                       ; 1                            ;
; State_counter.CRC_calc          ; 0                              ; 0                              ; 0                             ; 0                        ; 1                      ; 0                            ; 0                         ; 0                              ; 0                               ; 0                       ; 1                            ;
; State_counter.S_B_Config        ; 0                              ; 0                              ; 0                             ; 1                        ; 0                      ; 0                            ; 0                         ; 0                              ; 0                               ; 0                       ; 1                            ;
; State_counter.MISO_Update_CRC   ; 0                              ; 0                              ; 1                             ; 0                        ; 0                      ; 0                            ; 0                         ; 0                              ; 0                               ; 0                       ; 1                            ;
; State_counter.CRC_Data_I_check  ; 0                              ; 1                              ; 0                             ; 0                        ; 0                      ; 0                            ; 0                         ; 0                              ; 0                               ; 0                       ; 1                            ;
; State_counter.End_of_SPI_Trans  ; 1                              ; 0                              ; 0                             ; 0                        ; 0                      ; 0                            ; 0                         ; 0                              ; 0                               ; 0                       ; 1                            ;
+---------------------------------+--------------------------------+--------------------------------+-------------------------------+--------------------------+------------------------+------------------------------+---------------------------+--------------------------------+---------------------------------+-------------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------------------------+---------------------------+---------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+-----------------------+-------------------------+------------------------+-------------------------+------------------------+-------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+----------------------------------+-----------------------------+------------------------------+
; Name                             ; control_curr_state.RD2WR3 ; control_curr_state.RD2WR2 ; control_curr_state.RD2WR1 ; control_curr_state.RD3 ; control_curr_state.RD2 ; control_curr_state.RD1 ; control_curr_state.RD ; control_curr_state.WR3 ; control_curr_state.WR2 ; control_curr_state.WR1 ; control_curr_state.WR ; control_curr_state.ACT1 ; control_curr_state.ACT ; control_curr_state.PRE1 ; control_curr_state.PRE ; control_curr_state.IDLE ; control_curr_state.AUTO_REF6 ; control_curr_state.AUTO_REF5 ; control_curr_state.AUTO_REF4 ; control_curr_state.AUTO_REF3 ; control_curr_state.AUTO_REF2 ; control_curr_state.AUTO_REF1 ; control_curr_state.AUTO_REF ; control_curr_state.INIT_FINISHED ; control_curr_state.INIT_MRS ; control_curr_state.INIT_WAIT ;
+----------------------------------+---------------------------+---------------------------+---------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+-----------------------+-------------------------+------------------------+-------------------------+------------------------+-------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+----------------------------------+-----------------------------+------------------------------+
; control_curr_state.INIT_WAIT     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 0                            ;
; control_curr_state.INIT_MRS      ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 1                           ; 1                            ;
; control_curr_state.INIT_FINISHED ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 1                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF      ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF1     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF2     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF3     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF4     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF5     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF6     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.IDLE          ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 1                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.PRE           ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 1                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.PRE1          ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 1                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.ACT           ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 1                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.ACT1          ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 1                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.WR            ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 1                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.WR1           ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 1                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.WR2           ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 1                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.WR3           ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 1                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD            ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 1                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD1           ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 1                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD2           ; 0                         ; 0                         ; 0                         ; 0                      ; 1                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD3           ; 0                         ; 0                         ; 0                         ; 1                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD2WR1        ; 0                         ; 0                         ; 1                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD2WR2        ; 0                         ; 1                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD2WR3        ; 1                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
+----------------------------------+---------------------------+---------------------------+---------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+-----------------------+-------------------------+------------------------+-------------------------+------------------------+-------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+----------------------------------+-----------------------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3]                                                                                                          ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[6] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[4] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[5] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[2] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[3] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[0] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[1] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[2]                                                                                                          ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[6] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[4] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[5] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[2] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[3] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[0] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[1] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[1]                                                                                                          ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[0]                                                                                                          ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[6]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[4]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[5]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[2]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[3]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[0]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[1]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 66                                                                                                                                                 ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                                                                                                                                ; Reason for Removal                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[0]                                                                                                                                   ; Stuck at GND due to stuck port clock                                 ;
; PiLC_Firmware_1_3:inst1|Spi_CLK_counter[0..3,5,6]                                                                                                                            ; Stuck at GND due to stuck port clock                                 ;
; PiLC_Firmware_1_3:inst1|Data_buffer[0]                                                                                                                                       ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|lfsr_q[0]                                                                                                                                            ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|PI_RESET                                                                                                                                             ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[0..31]                                                                                                                        ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|IO_Status_Register_buffer[0..15]                                                                                                                     ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|IO_Status_counter[0..20]                                                                                                                             ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|lfsr_q[1..7]                                                                                                                                         ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Spi_CLK_counter_sr[0,1]                                                                                                                              ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[1..31]                                                                                                                               ; Stuck at GND due to stuck port clock                                 ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[3]                                                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Adr_Data_counter_Fin                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|CRC_counter_Ready                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|CRC_counter_Fin                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|Data_buffer[1..31]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|Spi_CLK_counter[4]                                                                                                                                   ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read_Busy                                                                                                                                      ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Spi_Adr_Data_Fin                                                                                                                                     ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Adr_Data[0]                                                                                                                                          ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SPI_Data_In[0..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[6]                  ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[6]                  ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|RW_Data[2]                                                                                                                                           ; Merged with PiLC_Firmware_1_3:inst1|RW_Data[0]                       ;
; PiLC_Firmware_1_3:inst1|Burst_FiFO_EN                                                                                                                                        ; Merged with PiLC_Firmware_1_3:inst1|RW_Data[0]                       ;
; PiLC_Firmware_1_3:inst1|RW_Data[6]                                                                                                                                           ; Merged with PiLC_Firmware_1_3:inst1|RW_Data[0]                       ;
; PiLC_Firmware_1_3:inst1|Burst_EN                                                                                                                                             ; Merged with PiLC_Firmware_1_3:inst1|RW_Data[0]                       ;
; PiLC_Firmware_1_3:inst1|RW_Data[1,3..5,7]                                                                                                                                    ; Merged with PiLC_Firmware_1_3:inst1|RW_Data[0]                       ;
; PiLC_Firmware_1_3:inst1|Write_EN                                                                                                                                             ; Merged with PiLC_Firmware_1_3:inst1|RW_Data[0]                       ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[31]                                                                                                                                     ; Merged with PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30]                 ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[31]                                                                                                                                      ; Merged with PiLC_Firmware_1_3:inst1|PiLC_Time_e[30]                  ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_1_6[0..31]                                                                                                                             ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_1_5[0..31]                                                                                                                             ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_1_4[0..31]                                                                                                                             ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_1_3[0..31]                                                                                                                             ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_1_2[0..31]                                                                                                                             ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_1_1[0..31]                                                                                                                             ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_1_0[0..31]                                                                                                                             ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_9[0..31]                                                                                                                               ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_8[31]                                                                                                                                  ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_7[31]                                                                                                                                  ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_6[31]                                                                                                                                  ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[31]                                                                                                                                  ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_4[31]                                                                                                                                  ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_3[31]                                                                                                                                  ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[31]                                                                                                                                  ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_1[8..31]                                                                                                                               ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_1[1..7]                                                                                                                                ; Merged with PiLC_Firmware_1_3:inst1|Data_from_RPi_1[0]               ;
; Delay_Gategenerator:inst7|Freerun_Gate_Start                                                                                                                                 ; Merged with Delay_Gategenerator:inst4|Freerun_Gate_Start             ;
; Delay_Gategenerator:inst|Freerun_Gate_Start                                                                                                                                  ; Merged with Delay_Gategenerator:inst4|Freerun_Gate_Start             ;
; Delay_Gategenerator:inst7|Trigger_Gate_Start                                                                                                                                 ; Merged with Delay_Gategenerator:inst4|Trigger_Gate_Start             ;
; Delay_Gategenerator:inst|Trigger_Gate_Start                                                                                                                                  ; Merged with Delay_Gategenerator:inst4|Trigger_Gate_Start             ;
; Delay_Gategenerator:inst7|Trigger_sr[1]                                                                                                                                      ; Merged with Delay_Gategenerator:inst4|Trigger_sr[1]                  ;
; Delay_Gategenerator:inst|Trigger_sr[1]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Trigger_sr[1]                  ;
; Delay_Gategenerator:inst7|Trigger_sr[0]                                                                                                                                      ; Merged with Delay_Gategenerator:inst4|Trigger_sr[0]                  ;
; Delay_Gategenerator:inst|Trigger_sr[0]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Trigger_sr[0]                  ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_8[1..30]                                                                                                                               ; Merged with PiLC_Firmware_1_3:inst1|Data_from_RPi_8[0]               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_7[1..30]                                                                                                                               ; Merged with PiLC_Firmware_1_3:inst1|Data_from_RPi_7[0]               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_6[1..30]                                                                                                                               ; Merged with PiLC_Firmware_1_3:inst1|Data_from_RPi_6[0]               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[1..30]                                                                                                                               ; Merged with PiLC_Firmware_1_3:inst1|Data_from_RPi_5[0]               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_4[1..30]                                                                                                                               ; Merged with PiLC_Firmware_1_3:inst1|Data_from_RPi_4[0]               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[1..30]                                                                                                                               ; Merged with PiLC_Firmware_1_3:inst1|Data_from_RPi_2[0]               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_3[1..30]                                                                                                                               ; Merged with PiLC_Firmware_1_3:inst1|Data_from_RPi_3[0]               ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[31]                                                                                                                                  ; Merged with PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[30]              ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[31]                                                                                                                                  ; Merged with PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[30]              ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[31]                                                                                                                                   ; Merged with PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[30]               ;
; PiLC_Firmware_1_3:inst1|PI_DATA_IN[1..15]                                                                                                                                    ; Merged with PiLC_Firmware_1_3:inst1|PI_DATA_IN[0]                    ;
; PiLC_Firmware_1_3:inst1|NTP_Time[1..29]                                                                                                                                      ; Merged with PiLC_Firmware_1_3:inst1|NTP_Time[0]                      ;
; PiLC_Firmware_1_3:inst1|NTP_Start_Time[1..29]                                                                                                                                ; Merged with PiLC_Firmware_1_3:inst1|NTP_Start_Time[0]                ;
; PiLC_Firmware_1_3:inst1|RW_Data[0]                                                                                                                                           ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|CRC_Data[32..39]                                                                                                                                     ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Burst_loop                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[0..2]                                                                                                                             ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Burst_Data[1..5]                                                                                                                                     ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Adr_Data[1..7]                                                                                                                                       ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Burst_Data[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[0..31]                                                                                                                                  ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_1[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|EEPROM_EN                                                                                                                                            ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|NTP_Start_Time[0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read_Next_ADDR                                                                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read_Data_Single_Update                                                                                                                        ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|IO_Event_Out                                                                                                                                         ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_8[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_7[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_6[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_4[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_3[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; Delay_Gategenerator:inst4|Freerun_Gate_Start                                                                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; Delay_Gategenerator:inst4|Trigger_Gate_Start                                                                                                                                 ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|NTP_Time[0]                                                                                                                                          ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|PI_DATA_RDY                                                                                                                                          ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|PI_WR                                                                                                                                                ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Data_Ready                                                                                                                                           ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Spi_MISO_En                                                                                                                                          ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[0..6]                                  ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[0..4]                                      ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[0..31]                                                                                                                                 ; Stuck at GND due to stuck port clock                                 ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[0..6]                          ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1         ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[0..4]                              ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a1             ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2         ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a2             ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3         ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a3             ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a4             ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4         ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5         ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6         ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0,1] ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|sub_parity10a[0,1]     ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read_ADDR_In[1..31]                                                                                                                            ; Merged with PiLC_Firmware_1_3:inst1|SDRAM_Read_ADDR_In[0]            ;
; PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[1..23]                                                                                                                            ; Merged with PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[0]            ;
; PiLC_Firmware_1_3:inst1|CRC_Data[0..22]                                                                                                                                      ; Merged with PiLC_Firmware_1_3:inst1|CRC_Data[23]                     ;
; PiLC_Firmware_1_3:inst1|PI_ADDR_IN[1..21]                                                                                                                                    ; Merged with PiLC_Firmware_1_3:inst1|PI_ADDR_IN[0]                    ;
; PiLC_Firmware_1_3:inst1|Data_counter_Ready                                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Spi_CLK_Burst                                                                                                                                        ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|PI_DATA_IN[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read_ADDR_In[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0         ; Stuck at VCC due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9            ; Stuck at VCC due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0             ; Stuck at VCC due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|parity9                ; Stuck at VCC due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|PI_ADDR_IN[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|CRC_Data[23..31]                                                                                                                                     ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|lfsr_c[1..7]                                                                                                                                         ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter_start                                                                                                                              ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|DDS_counter[0..31]                                                                                                                                   ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[0..31]                                                                                                                                   ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0..30]                                                                                                                                  ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[0..30]                                                                                                                                   ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[0..30]                                                                                                                               ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[0..30]                                                                                                                               ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[0..30]                                                                                                                                ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[0..31]                                                                                                                                ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[0..29]                                                                                                                             ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|lfsr_c[0]                                                                                                                                            ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[0,24..31]                                                                                                                         ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_Write.WR_Data_1_L                                                                                                                              ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_Write.WR_Data_2_H                                                                                                                              ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_Write.WR_Data_2_L                                                                                                                              ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_Write.Reset_Data_RDY                                                                                                                           ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_Flow.Compare                                                                                                                               ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_Flow.Filter_e                                                                                                                              ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_Flow.Calc_Esum                                                                                                                             ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_Flow.Limit_Esum                                                                                                                            ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_Flow.Tuning                                                                                                                                ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|State_counter.CRC_S_B_Config                                                                                                                         ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|State_counter.CRC_calc                                                                                                                               ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read.CK_ADDR_Max                                                                                                                               ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Write.Wait_WR_S_L                                                                                                                              ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_Flow.Windup                                                                                                                                ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|State_counter.LD_Data_O                                                                                                                              ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|State_counter.S_B_Config                                                                                                                             ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|State_counter.End_of_SPI_Trans                                                                                                                       ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|Spi_MISO_En_Ready                                                                                                                                    ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|Adr_Ready                                                                                                                                            ; Lost fanout                                                          ;
; Delay_Gategenerator:inst7|Gate_State.Wait_For_Start                                                                                                                          ; Lost fanout                                                          ;
; Delay_Gategenerator:inst7|Gate_State.Wait_For_Reset                                                                                                                          ; Lost fanout                                                          ;
; Delay_Gategenerator:inst4|Gate_State.Wait_For_Start                                                                                                                          ; Lost fanout                                                          ;
; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset                                                                                                                          ; Lost fanout                                                          ;
; Delay_Gategenerator:inst|Gate_State.Wait_For_Start                                                                                                                           ; Lost fanout                                                          ;
; Delay_Gategenerator:inst|Gate_State.Wait_For_Reset                                                                                                                           ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_Write.Wait_WR_St_H                                                                                                                             ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_Flow.Init                                                                                                                                  ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_Flow.Running                                                                                                                               ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|State_counter.WT_F_SPI_Trans                                                                                                                         ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|State_counter.CP_Data_O_to_MISO                                                                                                                      ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|State_counter.MISO_Update_Data                                                                                                                       ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|State_counter.WT_F_Data_I                                                                                                                            ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|State_counter.MISO_Update_CRC                                                                                                                        ; Lost fanout                                                          ;
; PiLC_Firmware_1_3:inst1|State_counter.CRC_Data_I_check                                                                                                                       ; Lost fanout                                                          ;
; Delay_Gategenerator:inst4|Gate_State.Wait_For_Time                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Gate                           ;
; Delay_Gategenerator:inst7|Gate_State.Wait_For_Time                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Gate                           ;
; Delay_Gategenerator:inst|Gate_State.Wait_For_Time                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Gate                           ;
; Delay_Gategenerator:inst7|Delay[0]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[0]                       ;
; Delay_Gategenerator:inst|Delay[0]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Delay[0]                       ;
; Delay_Gategenerator:inst7|Delay[1]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[1]                       ;
; Delay_Gategenerator:inst|Delay[1]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Delay[1]                       ;
; Delay_Gategenerator:inst7|Delay[2]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[2]                       ;
; Delay_Gategenerator:inst|Delay[2]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Delay[2]                       ;
; Delay_Gategenerator:inst7|Delay[3]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[3]                       ;
; Delay_Gategenerator:inst|Delay[3]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Delay[3]                       ;
; Delay_Gategenerator:inst7|Delay[4]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[4]                       ;
; Delay_Gategenerator:inst|Delay[4]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Delay[4]                       ;
; Delay_Gategenerator:inst7|Delay[5]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[5]                       ;
; Delay_Gategenerator:inst|Delay[5]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Delay[5]                       ;
; Delay_Gategenerator:inst7|Delay[6]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[6]                       ;
; Delay_Gategenerator:inst|Delay[6]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Delay[6]                       ;
; Delay_Gategenerator:inst7|Delay[7]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[7]                       ;
; Delay_Gategenerator:inst|Delay[7]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Delay[7]                       ;
; Delay_Gategenerator:inst7|Delay[8]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[8]                       ;
; Delay_Gategenerator:inst|Delay[8]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Delay[8]                       ;
; Delay_Gategenerator:inst7|Delay[9]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[9]                       ;
; Delay_Gategenerator:inst|Delay[9]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Delay[9]                       ;
; Delay_Gategenerator:inst7|Delay[10]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[10]                      ;
; Delay_Gategenerator:inst|Delay[10]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[10]                      ;
; Delay_Gategenerator:inst7|Delay[11]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[11]                      ;
; Delay_Gategenerator:inst|Delay[11]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[11]                      ;
; Delay_Gategenerator:inst7|Delay[12]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[12]                      ;
; Delay_Gategenerator:inst|Delay[12]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[12]                      ;
; Delay_Gategenerator:inst7|Delay[13]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[13]                      ;
; Delay_Gategenerator:inst|Delay[13]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[13]                      ;
; Delay_Gategenerator:inst7|Delay[14]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[14]                      ;
; Delay_Gategenerator:inst|Delay[14]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[14]                      ;
; Delay_Gategenerator:inst7|Delay[15]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[15]                      ;
; Delay_Gategenerator:inst|Delay[15]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[15]                      ;
; Delay_Gategenerator:inst7|Delay[16]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[16]                      ;
; Delay_Gategenerator:inst|Delay[16]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[16]                      ;
; Delay_Gategenerator:inst7|Delay[17]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[17]                      ;
; Delay_Gategenerator:inst|Delay[17]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[17]                      ;
; Delay_Gategenerator:inst7|Delay[18]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[18]                      ;
; Delay_Gategenerator:inst|Delay[18]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[18]                      ;
; Delay_Gategenerator:inst7|Delay[19]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[19]                      ;
; Delay_Gategenerator:inst|Delay[19]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[19]                      ;
; Delay_Gategenerator:inst7|Delay[20]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[20]                      ;
; Delay_Gategenerator:inst|Delay[20]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[20]                      ;
; Delay_Gategenerator:inst7|Delay[21]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[21]                      ;
; Delay_Gategenerator:inst|Delay[21]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[21]                      ;
; Delay_Gategenerator:inst7|Delay[22]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[22]                      ;
; Delay_Gategenerator:inst|Delay[22]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[22]                      ;
; Delay_Gategenerator:inst7|Delay[23]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[23]                      ;
; Delay_Gategenerator:inst|Delay[23]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[23]                      ;
; Delay_Gategenerator:inst7|Delay[24]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[24]                      ;
; Delay_Gategenerator:inst|Delay[24]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[24]                      ;
; Delay_Gategenerator:inst7|Delay[25]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[25]                      ;
; Delay_Gategenerator:inst|Delay[25]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[25]                      ;
; Delay_Gategenerator:inst7|Delay[26]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[26]                      ;
; Delay_Gategenerator:inst|Delay[26]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[26]                      ;
; Delay_Gategenerator:inst7|Delay[27]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[27]                      ;
; Delay_Gategenerator:inst|Delay[27]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[27]                      ;
; Delay_Gategenerator:inst7|Delay[28]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[28]                      ;
; Delay_Gategenerator:inst|Delay[28]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[28]                      ;
; Delay_Gategenerator:inst7|Delay[29]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[29]                      ;
; Delay_Gategenerator:inst|Delay[29]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[29]                      ;
; Delay_Gategenerator:inst7|Delay[30]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[30]                      ;
; Delay_Gategenerator:inst|Delay[30]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[30]                      ;
; Delay_Gategenerator:inst7|Delay[31]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Delay[31]                      ;
; Delay_Gategenerator:inst|Delay[31]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Delay[31]                      ;
; Delay_Gategenerator:inst7|Gate_State.Wait_For_Gate_Delay                                                                                                                     ; Merged with Delay_Gategenerator:inst4|Gate_State.Wait_For_Gate_Delay ;
; Delay_Gategenerator:inst|Gate_State.Wait_For_Gate_Delay                                                                                                                      ; Merged with Delay_Gategenerator:inst4|Gate_State.Wait_For_Gate_Delay ;
; Delay_Gategenerator:inst7|Gate_State.Wait_For_Trigger                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Gate_State.Wait_For_Trigger    ;
; Delay_Gategenerator:inst|Gate_State.Wait_For_Trigger                                                                                                                         ; Merged with Delay_Gategenerator:inst4|Gate_State.Wait_For_Trigger    ;
; Delay_Gategenerator:inst7|Quantity[0]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[0]                    ;
; Delay_Gategenerator:inst|Quantity[0]                                                                                                                                         ; Merged with Delay_Gategenerator:inst4|Quantity[0]                    ;
; Delay_Gategenerator:inst7|Quantity[1]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[1]                    ;
; Delay_Gategenerator:inst|Quantity[1]                                                                                                                                         ; Merged with Delay_Gategenerator:inst4|Quantity[1]                    ;
; Delay_Gategenerator:inst7|Quantity[2]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[2]                    ;
; Delay_Gategenerator:inst|Quantity[2]                                                                                                                                         ; Merged with Delay_Gategenerator:inst4|Quantity[2]                    ;
; Delay_Gategenerator:inst7|Quantity[3]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[3]                    ;
; Delay_Gategenerator:inst|Quantity[3]                                                                                                                                         ; Merged with Delay_Gategenerator:inst4|Quantity[3]                    ;
; Delay_Gategenerator:inst7|Quantity[4]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[4]                    ;
; Delay_Gategenerator:inst|Quantity[4]                                                                                                                                         ; Merged with Delay_Gategenerator:inst4|Quantity[4]                    ;
; Delay_Gategenerator:inst7|Quantity[5]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[5]                    ;
; Delay_Gategenerator:inst|Quantity[5]                                                                                                                                         ; Merged with Delay_Gategenerator:inst4|Quantity[5]                    ;
; Delay_Gategenerator:inst7|Quantity[6]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[6]                    ;
; Delay_Gategenerator:inst|Quantity[6]                                                                                                                                         ; Merged with Delay_Gategenerator:inst4|Quantity[6]                    ;
; Delay_Gategenerator:inst7|Quantity[7]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[7]                    ;
; Delay_Gategenerator:inst|Quantity[7]                                                                                                                                         ; Merged with Delay_Gategenerator:inst4|Quantity[7]                    ;
; Delay_Gategenerator:inst7|Quantity[8]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[8]                    ;
; Delay_Gategenerator:inst|Quantity[8]                                                                                                                                         ; Merged with Delay_Gategenerator:inst4|Quantity[8]                    ;
; Delay_Gategenerator:inst7|Quantity[9]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[9]                    ;
; Delay_Gategenerator:inst|Quantity[9]                                                                                                                                         ; Merged with Delay_Gategenerator:inst4|Quantity[9]                    ;
; Delay_Gategenerator:inst7|Quantity[10]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[10]                   ;
; Delay_Gategenerator:inst|Quantity[10]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[10]                   ;
; Delay_Gategenerator:inst7|Quantity[11]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[11]                   ;
; Delay_Gategenerator:inst|Quantity[11]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[11]                   ;
; Delay_Gategenerator:inst7|Quantity[12]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[12]                   ;
; Delay_Gategenerator:inst|Quantity[12]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[12]                   ;
; Delay_Gategenerator:inst7|Quantity[13]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[13]                   ;
; Delay_Gategenerator:inst|Quantity[13]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[13]                   ;
; Delay_Gategenerator:inst7|Quantity[14]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[14]                   ;
; Delay_Gategenerator:inst|Quantity[14]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[14]                   ;
; Delay_Gategenerator:inst7|Quantity[15]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[15]                   ;
; Delay_Gategenerator:inst|Quantity[15]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[15]                   ;
; Delay_Gategenerator:inst7|Quantity[16]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[16]                   ;
; Delay_Gategenerator:inst|Quantity[16]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[16]                   ;
; Delay_Gategenerator:inst7|Quantity[17]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[17]                   ;
; Delay_Gategenerator:inst|Quantity[17]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[17]                   ;
; Delay_Gategenerator:inst7|Quantity[18]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[18]                   ;
; Delay_Gategenerator:inst|Quantity[18]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[18]                   ;
; Delay_Gategenerator:inst7|Quantity[19]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[19]                   ;
; Delay_Gategenerator:inst|Quantity[19]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[19]                   ;
; Delay_Gategenerator:inst7|Quantity[20]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[20]                   ;
; Delay_Gategenerator:inst|Quantity[20]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[20]                   ;
; Delay_Gategenerator:inst7|Quantity[21]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[21]                   ;
; Delay_Gategenerator:inst|Quantity[21]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[21]                   ;
; Delay_Gategenerator:inst7|Quantity[22]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[22]                   ;
; Delay_Gategenerator:inst|Quantity[22]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[22]                   ;
; Delay_Gategenerator:inst7|Quantity[23]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[23]                   ;
; Delay_Gategenerator:inst|Quantity[23]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[23]                   ;
; Delay_Gategenerator:inst7|Quantity[24]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[24]                   ;
; Delay_Gategenerator:inst|Quantity[24]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[24]                   ;
; Delay_Gategenerator:inst7|Quantity[25]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[25]                   ;
; Delay_Gategenerator:inst|Quantity[25]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[25]                   ;
; Delay_Gategenerator:inst7|Quantity[26]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[26]                   ;
; Delay_Gategenerator:inst|Quantity[26]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[26]                   ;
; Delay_Gategenerator:inst7|Quantity[27]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[27]                   ;
; Delay_Gategenerator:inst|Quantity[27]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[27]                   ;
; Delay_Gategenerator:inst7|Quantity[28]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[28]                   ;
; Delay_Gategenerator:inst|Quantity[28]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[28]                   ;
; Delay_Gategenerator:inst7|Quantity[29]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[29]                   ;
; Delay_Gategenerator:inst|Quantity[29]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[29]                   ;
; Delay_Gategenerator:inst7|Quantity[30]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[30]                   ;
; Delay_Gategenerator:inst|Quantity[30]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[30]                   ;
; Delay_Gategenerator:inst7|Quantity[31]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Quantity[31]                   ;
; Delay_Gategenerator:inst|Quantity[31]                                                                                                                                        ; Merged with Delay_Gategenerator:inst4|Quantity[31]                   ;
; Delay_Gategenerator:inst7|Time1[12]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[12]                      ;
; Delay_Gategenerator:inst|Time1[12]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[12]                      ;
; Delay_Gategenerator:inst7|Time1[11]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[11]                      ;
; Delay_Gategenerator:inst|Time1[11]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[11]                      ;
; Delay_Gategenerator:inst7|Time1[10]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[10]                      ;
; Delay_Gategenerator:inst|Time1[10]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[10]                      ;
; Delay_Gategenerator:inst7|Time1[9]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[9]                       ;
; Delay_Gategenerator:inst|Time1[9]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Time1[9]                       ;
; Delay_Gategenerator:inst7|Time1[8]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[8]                       ;
; Delay_Gategenerator:inst|Time1[8]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Time1[8]                       ;
; Delay_Gategenerator:inst7|Time1[7]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[7]                       ;
; Delay_Gategenerator:inst|Time1[7]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Time1[7]                       ;
; Delay_Gategenerator:inst7|Time1[6]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[6]                       ;
; Delay_Gategenerator:inst|Time1[6]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Time1[6]                       ;
; Delay_Gategenerator:inst7|Time1[5]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[5]                       ;
; Delay_Gategenerator:inst|Time1[5]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Time1[5]                       ;
; Delay_Gategenerator:inst7|Time1[4]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[4]                       ;
; Delay_Gategenerator:inst|Time1[4]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Time1[4]                       ;
; Delay_Gategenerator:inst7|Time1[3]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[3]                       ;
; Delay_Gategenerator:inst|Time1[3]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Time1[3]                       ;
; Delay_Gategenerator:inst7|Time1[2]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[2]                       ;
; Delay_Gategenerator:inst|Time1[2]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Time1[2]                       ;
; Delay_Gategenerator:inst7|Time1[1]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[1]                       ;
; Delay_Gategenerator:inst|Time1[1]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Time1[1]                       ;
; Delay_Gategenerator:inst7|Time1[0]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[0]                       ;
; Delay_Gategenerator:inst|Time1[0]                                                                                                                                            ; Merged with Delay_Gategenerator:inst4|Time1[0]                       ;
; Delay_Gategenerator:inst7|Time1[13]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[13]                      ;
; Delay_Gategenerator:inst|Time1[13]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[13]                      ;
; Delay_Gategenerator:inst7|Time1[14]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[14]                      ;
; Delay_Gategenerator:inst|Time1[14]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[14]                      ;
; Delay_Gategenerator:inst7|Time1[15]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[15]                      ;
; Delay_Gategenerator:inst|Time1[15]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[15]                      ;
; Delay_Gategenerator:inst7|Time1[16]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[16]                      ;
; Delay_Gategenerator:inst|Time1[16]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[16]                      ;
; Delay_Gategenerator:inst7|Time1[17]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[17]                      ;
; Delay_Gategenerator:inst|Time1[17]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[17]                      ;
; Delay_Gategenerator:inst7|Time1[18]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[18]                      ;
; Delay_Gategenerator:inst|Time1[18]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[18]                      ;
; Delay_Gategenerator:inst7|Time1[19]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[19]                      ;
; Delay_Gategenerator:inst|Time1[19]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[19]                      ;
; Delay_Gategenerator:inst7|Time1[20]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[20]                      ;
; Delay_Gategenerator:inst|Time1[20]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[20]                      ;
; Delay_Gategenerator:inst7|Time1[21]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[21]                      ;
; Delay_Gategenerator:inst|Time1[21]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[21]                      ;
; Delay_Gategenerator:inst7|Time1[22]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[22]                      ;
; Delay_Gategenerator:inst|Time1[22]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[22]                      ;
; Delay_Gategenerator:inst7|Time1[23]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[23]                      ;
; Delay_Gategenerator:inst|Time1[23]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[23]                      ;
; Delay_Gategenerator:inst7|Time1[24]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[24]                      ;
; Delay_Gategenerator:inst|Time1[24]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[24]                      ;
; Delay_Gategenerator:inst7|Time1[25]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[25]                      ;
; Delay_Gategenerator:inst|Time1[25]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[25]                      ;
; Delay_Gategenerator:inst7|Time1[26]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[26]                      ;
; Delay_Gategenerator:inst|Time1[26]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[26]                      ;
; Delay_Gategenerator:inst7|Time1[27]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[27]                      ;
; Delay_Gategenerator:inst|Time1[27]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[27]                      ;
; Delay_Gategenerator:inst7|Time1[28]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[28]                      ;
; Delay_Gategenerator:inst|Time1[28]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[28]                      ;
; Delay_Gategenerator:inst7|Time1[29]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[29]                      ;
; Delay_Gategenerator:inst|Time1[29]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[29]                      ;
; Delay_Gategenerator:inst7|Time1[30]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[30]                      ;
; Delay_Gategenerator:inst|Time1[30]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[30]                      ;
; Delay_Gategenerator:inst7|Time1[31]                                                                                                                                          ; Merged with Delay_Gategenerator:inst4|Time1[31]                      ;
; Delay_Gategenerator:inst|Time1[31]                                                                                                                                           ; Merged with Delay_Gategenerator:inst4|Time1[31]                      ;
; Delay_Gategenerator:inst4|Gate                                                                                                                                               ; Stuck at GND due to stuck port data_in                               ;
; Delay_Gategenerator:inst4|Gate_State.Wait_For_Trigger                                                                                                                        ; Stuck at GND due to stuck port data_in                               ;
; Delay_Gategenerator:inst4|Quantity[0..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                               ;
; Delay_Gategenerator:inst4|Time1[0..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                               ;
; Delay_Gategenerator:inst4|Gate_State.Wait_For_Gate_Delay                                                                                                                     ; Stuck at GND due to stuck port data_in                               ;
; Delay_Gategenerator:inst7|Gate                                                                                                                                               ; Stuck at GND due to stuck port data_in                               ;
; Delay_Gategenerator:inst4|Delay[0..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                               ;
; Delay_Gategenerator:inst|Gate                                                                                                                                                ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_RD_St_H                                                                                                                              ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|PI_CMD_RDY                                                                                                                                           ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read.RD_ADDR_Data_1_H                                                                                                                          ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0              ; Stuck at VCC due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|parity9                 ; Stuck at VCC due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|sub_parity10a[0,1]      ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[0..4]                                       ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[0..4]                               ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a4              ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a2              ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a3              ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a1              ; Stuck at GND due to stuck port clock_enable                          ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read.RD_Data_1_L                                                                                                                               ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read.RD_Data_2_H                                                                                                                               ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read.RD_Data_2_L                                                                                                                               ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_RD_St_L                                                                                                                              ; Stuck at GND due to stuck port data_in                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_Start                                                                                                                                ; Lost fanout                                                          ;
; Total Number of Removed Registers = 1715                                                                                                                                     ;                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[0]                                                                                                                           ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|Data_buffer[0], PiLC_Firmware_1_3:inst1|SPI_Data_buffer[1],                                                                                    ;
;                                                                                                                                                                      ; due to stuck port clock        ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[2],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[3],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[4],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[5],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[6],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[7],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[8],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[9],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[10],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[11],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[12],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[13],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[14],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[15],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[16],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[17],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[18],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[19],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[20],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[21],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[22],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[23],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[24],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[25],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[26],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[27],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[28],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[29],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[30],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_buffer[31], PiLC_Firmware_1_3:inst1|Adr_Data[0],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[0], PiLC_Firmware_1_3:inst1|RW_Data[0],                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Burst_Data[0], PiLC_Firmware_1_3:inst1|Data_from_RPi_1[0],                                                                                     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|EEPROM_EN, PiLC_Firmware_1_3:inst1|NTP_Start_Time[0],                                                                                          ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_Read_Data_Single_Update,                                                                                                                 ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|IO_Event_Out, PiLC_Firmware_1_3:inst1|Data_from_RPi_8[0],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_from_RPi_7[0],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_from_RPi_6[0],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[0],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_from_RPi_4[0],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_from_RPi_3[0],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[0], PiLC_Firmware_1_3:inst1|NTP_Time[0],                                                                                       ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_Ready, PiLC_Firmware_1_3:inst1|Spi_MISO_En,                                                                                               ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[31],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[30],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[29],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[28],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[27],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[26],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[25],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[24],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[23],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[22],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[21],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[20],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[19],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[18],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[17],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[16],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[15],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[14],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[13],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[12],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[11],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[10],                                                                                                                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[9], PiLC_Firmware_1_3:inst1|SPI_Data_MISO[8],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[7], PiLC_Firmware_1_3:inst1|SPI_Data_MISO[6],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[5], PiLC_Firmware_1_3:inst1|SPI_Data_MISO[4],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[3], PiLC_Firmware_1_3:inst1|SPI_Data_MISO[2],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_MISO[1], PiLC_Firmware_1_3:inst1|SPI_Data_MISO[0],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Spi_CLK_Burst,                                                                                                                                 ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_Read_ADDR_In[0],                                                                                                                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PI_ADDR_IN[0], PiLC_Firmware_1_3:inst1|lfsr_c[7],                                                                                              ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|lfsr_c[6], PiLC_Firmware_1_3:inst1|lfsr_c[5],                                                                                                  ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|lfsr_c[4], PiLC_Firmware_1_3:inst1|lfsr_c[3],                                                                                                  ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|lfsr_c[2], PiLC_Firmware_1_3:inst1|lfsr_c[1],                                                                                                  ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter_start,                                                                                                                       ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[1],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[2], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[3],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[4], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[5],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[6], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[7],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[8], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[9],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[10], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[11],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[12], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[13],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[14], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[15],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[16], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[17],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[18], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[19],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[20], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[21],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[22], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[23],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[24], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[25],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[26], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[27],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[28], PiLC_Firmware_1_3:inst1|PiLC_Time_eF[29],                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30],                                                                                                                              ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[22],                                                                                                                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[23],                                                                                                                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[24],                                                                                                                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[25],                                                                                                                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[26],                                                                                                                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[27],                                                                                                                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[28],                                                                                                                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[29],                                                                                                                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[0], PiLC_Firmware_1_3:inst1|Adr_Ready,                                                                                      ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[0], Delay_Gategenerator:inst4|Quantity[1],                                                                                          ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[2], Delay_Gategenerator:inst4|Quantity[3],                                                                                          ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[4], Delay_Gategenerator:inst4|Quantity[5],                                                                                          ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[6], Delay_Gategenerator:inst4|Quantity[7],                                                                                          ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[8], Delay_Gategenerator:inst4|Quantity[9],                                                                                          ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[10], Delay_Gategenerator:inst4|Quantity[11],                                                                                        ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[12], Delay_Gategenerator:inst4|Quantity[13],                                                                                        ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[14], Delay_Gategenerator:inst4|Quantity[15],                                                                                        ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[16], Delay_Gategenerator:inst4|Quantity[17],                                                                                        ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[18], Delay_Gategenerator:inst4|Quantity[19],                                                                                        ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[20], Delay_Gategenerator:inst4|Quantity[21],                                                                                        ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[22], Delay_Gategenerator:inst4|Quantity[23],                                                                                        ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[24], Delay_Gategenerator:inst4|Quantity[25],                                                                                        ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[26], Delay_Gategenerator:inst4|Quantity[27],                                                                                        ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[28], Delay_Gategenerator:inst4|Quantity[29],                                                                                        ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Quantity[30], Delay_Gategenerator:inst4|Quantity[31],                                                                                        ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[25], Delay_Gategenerator:inst4|Time1[26],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[27], Delay_Gategenerator:inst4|Time1[28],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[29], Delay_Gategenerator:inst4|Time1[31],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst7|Gate, Delay_Gategenerator:inst4|Delay[2],                                                                                                    ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[3], Delay_Gategenerator:inst4|Delay[4],                                                                                                ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[5], Delay_Gategenerator:inst4|Delay[6],                                                                                                ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[7], Delay_Gategenerator:inst4|Delay[8],                                                                                                ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[9], Delay_Gategenerator:inst4|Delay[10],                                                                                               ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[11], Delay_Gategenerator:inst4|Delay[12],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[13], Delay_Gategenerator:inst4|Delay[14],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[15], Delay_Gategenerator:inst4|Delay[16],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[17], Delay_Gategenerator:inst4|Delay[18],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[19], Delay_Gategenerator:inst4|Delay[20],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[21], Delay_Gategenerator:inst4|Delay[22],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[23], Delay_Gategenerator:inst4|Delay[24],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[25], Delay_Gategenerator:inst4|Delay[26],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[27], Delay_Gategenerator:inst4|Delay[28],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[29], Delay_Gategenerator:inst4|Delay[30],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Delay[31], Delay_Gategenerator:inst|Gate                                                                                                     ;
; PiLC_Firmware_1_3:inst1|Spi_CLK_counter[6]                                                                                                                           ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|Adr_Data_counter_Fin,                                                                                                                          ;
;                                                                                                                                                                      ; due to stuck port clock        ; PiLC_Firmware_1_3:inst1|CRC_counter_Ready, PiLC_Firmware_1_3:inst1|CRC_counter_Fin,                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Spi_CLK_counter[4],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Spi_Adr_Data_Fin, PiLC_Firmware_1_3:inst1|SPI_Data_In[1],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[2], PiLC_Firmware_1_3:inst1|SPI_Data_In[3],                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[4], PiLC_Firmware_1_3:inst1|SPI_Data_In[5],                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[6], PiLC_Firmware_1_3:inst1|SPI_Data_In[7],                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[8], PiLC_Firmware_1_3:inst1|SPI_Data_In[9],                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[10], PiLC_Firmware_1_3:inst1|SPI_Data_In[11],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[12], PiLC_Firmware_1_3:inst1|SPI_Data_In[13],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[14], PiLC_Firmware_1_3:inst1|SPI_Data_In[15],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[16], PiLC_Firmware_1_3:inst1|SPI_Data_In[17],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[18], PiLC_Firmware_1_3:inst1|SPI_Data_In[19],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[20], PiLC_Firmware_1_3:inst1|SPI_Data_In[21],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[22], PiLC_Firmware_1_3:inst1|SPI_Data_In[23],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[24], PiLC_Firmware_1_3:inst1|SPI_Data_In[25],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[26], PiLC_Firmware_1_3:inst1|SPI_Data_In[27],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[28], PiLC_Firmware_1_3:inst1|SPI_Data_In[29],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In[30], PiLC_Firmware_1_3:inst1|SPI_Data_In[31],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|CRC_Data[39], PiLC_Firmware_1_3:inst1|CRC_Data[38],                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|CRC_Data[37], PiLC_Firmware_1_3:inst1|CRC_Data[36],                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|CRC_Data[35], PiLC_Firmware_1_3:inst1|CRC_Data[34],                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|CRC_Data[33], PiLC_Firmware_1_3:inst1|CRC_Data[32],                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Burst_loop, PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[2],                                                                                     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[1],                                                                                                                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[0],                                                                                                                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Burst_Data[5], PiLC_Firmware_1_3:inst1|Adr_Data[7],                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Adr_Data[6], PiLC_Firmware_1_3:inst1|Adr_Data[5],                                                                                              ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Adr_Data[4], PiLC_Firmware_1_3:inst1|Adr_Data[3],                                                                                              ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Adr_Data[2], PiLC_Firmware_1_3:inst1|Adr_Data[1],                                                                                              ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_counter_Ready, PiLC_Firmware_1_3:inst1|CRC_Data[31],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|CRC_Data[30], PiLC_Firmware_1_3:inst1|CRC_Data[29],                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|CRC_Data[28], PiLC_Firmware_1_3:inst1|CRC_Data[27],                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|CRC_Data[26], PiLC_Firmware_1_3:inst1|CRC_Data[25],                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|CRC_Data[24], PiLC_Firmware_1_3:inst1|CRC_Data[23]                                                                                             ;
; PiLC_Firmware_1_3:inst1|Spi_CLK_counter_sr[0]                                                                                                                        ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|Spi_CLK_counter_sr[1],                                                                                                                         ;
;                                                                                                                                                                      ; due to stuck port data_in      ; PiLC_Firmware_1_3:inst1|Data_buffer[1], PiLC_Firmware_1_3:inst1|Data_buffer[2],                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[3], PiLC_Firmware_1_3:inst1|Data_buffer[4],                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[5], PiLC_Firmware_1_3:inst1|Data_buffer[6],                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[7], PiLC_Firmware_1_3:inst1|Data_buffer[8],                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[9], PiLC_Firmware_1_3:inst1|Data_buffer[10],                                                                                       ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[11], PiLC_Firmware_1_3:inst1|Data_buffer[12],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[13], PiLC_Firmware_1_3:inst1|Data_buffer[14],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[15], PiLC_Firmware_1_3:inst1|Data_buffer[16],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[17], PiLC_Firmware_1_3:inst1|Data_buffer[18],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[19], PiLC_Firmware_1_3:inst1|Data_buffer[20],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[21], PiLC_Firmware_1_3:inst1|Data_buffer[22],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[23], PiLC_Firmware_1_3:inst1|Data_buffer[24],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[25], PiLC_Firmware_1_3:inst1|Data_buffer[26],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[27], PiLC_Firmware_1_3:inst1|Data_buffer[28],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[29], PiLC_Firmware_1_3:inst1|Data_buffer[30],                                                                                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Data_buffer[31], PiLC_Firmware_1_3:inst1|Burst_Data[3],                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|Burst_Data[2], PiLC_Firmware_1_3:inst1|Burst_Data[1],                                                                                          ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|lfsr_c[0], PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[24],                                                                                     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[25],                                                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[26],                                                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[27],                                                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[28],                                                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[29],                                                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[30],                                                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[31]                                                                                                                         ;
; Delay_Gategenerator:inst4|Gate                                                                                                                                       ; Stuck at GND                   ; Delay_Gategenerator:inst4|Time1[12], Delay_Gategenerator:inst4|Time1[11],                                                                                              ;
;                                                                                                                                                                      ; due to stuck port data_in      ; Delay_Gategenerator:inst4|Time1[10], Delay_Gategenerator:inst4|Time1[9],                                                                                               ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[8], Delay_Gategenerator:inst4|Time1[7],                                                                                                ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[6], Delay_Gategenerator:inst4|Time1[5],                                                                                                ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[4], Delay_Gategenerator:inst4|Time1[3],                                                                                                ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[2], Delay_Gategenerator:inst4|Time1[1],                                                                                                ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[0], Delay_Gategenerator:inst4|Time1[13],                                                                                               ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[14], Delay_Gategenerator:inst4|Time1[15],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[16], Delay_Gategenerator:inst4|Time1[17],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[18], Delay_Gategenerator:inst4|Time1[19],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[20], Delay_Gategenerator:inst4|Time1[21],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[22], Delay_Gategenerator:inst4|Time1[23],                                                                                              ;
;                                                                                                                                                                      ;                                ; Delay_Gategenerator:inst4|Time1[24], Delay_Gategenerator:inst4|Time1[30]                                                                                               ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read.CK_ADDR_Max                                                                                                                       ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_RD_St_H,                                                                                                                       ;
;                                                                                                                                                                      ; due to stuck port data_in      ; PiLC_Firmware_1_3:inst1|PI_CMD_RDY,                                                                                                                                    ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_Read.RD_ADDR_Data_1_H,                                                                                                                   ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0,       ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|parity9,          ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|sub_parity10a[1], ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|sub_parity10a[0], ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[4],                                   ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[2],                                   ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[3],                                   ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[0],                                   ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[1],                                   ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[4],                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[2],                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[3],                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[0],                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[1],                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a4,       ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a2,       ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a3,       ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a1,       ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_Read.RD_Data_1_L,                                                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_Read.RD_Data_2_H,                                                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_Read.RD_Data_2_L,                                                                                                                        ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_RD_St_L,                                                                                                                       ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_Start                                                                                                                          ;
; PiLC_Firmware_1_3:inst1|PI_DATA_RDY                                                                                                                                  ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[6],                              ;
;                                                                                                                                                                      ; due to stuck port data_in      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[5],                              ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[4],                              ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[3],                              ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[2],                              ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[1],                              ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[0],                              ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[6],                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[5],                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[4],                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[3],                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[2],                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[1],                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[0],                      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0   ;
; PiLC_Firmware_1_3:inst1|PI_WR                                                                                                                                        ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[4],                                  ;
;                                                                                                                                                                      ; due to stuck port data_in      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[3],                                  ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[2],                                  ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[1],                                  ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[0],                                  ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[4],                          ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[3],                          ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[2],                          ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[1],                          ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[0],                          ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1 ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2,  ;
;                                                                                                                                                                      ; due to stuck port clock_enable ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3,  ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4,  ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5,  ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6   ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[1]                                                                                                                               ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[1],                                                                                                                          ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[2],                                                                                                                          ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[3],                                                                                                                          ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[4],                                                                                                                          ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[5]                                                                                                                           ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a1     ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a2,      ;
;                                                                                                                                                                      ; due to stuck port clock_enable ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a3,      ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a4       ;
; PiLC_Firmware_1_3:inst1|State_counter.LD_Data_O                                                                                                                      ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|State_counter.CP_Data_O_to_MISO,                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ; PiLC_Firmware_1_3:inst1|State_counter.WT_F_Data_I,                                                                                                                     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|State_counter.CRC_Data_I_check                                                                                                                 ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[2]                                                                                                                           ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[2],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[2]                                                                                                                              ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[3]                                                                                                                           ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[3],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[3]                                                                                                                              ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[4]                                                                                                                           ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[4],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[4]                                                                                                                              ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[5]                                                                                                                           ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[5],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                                                                                                                              ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[7]                                                                                                                           ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[7],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[7]                                                                                                                              ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[8]                                                                                                                           ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[8],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[8]                                                                                                                              ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[9]                                                                                                                           ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[9],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[9]                                                                                                                              ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[6]                                                                                                                           ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[6],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[6]                                                                                                                              ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[10]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[10],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[10]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[11]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[11],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[11]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[12]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[12],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[12]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[13]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[13],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[13]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[14]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[14],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[14]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[15]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[15],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[15]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[16]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[16],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[16]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[17]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[17],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[17]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[18]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[18],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[18]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[19]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[19],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[19]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[20]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[20],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[20]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[21]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[21],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[21]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[22]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[22],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[22]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[23]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[23],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[23]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[24]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[24],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[24]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[25]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[25],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[25]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[27]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[27],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[27]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[28]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[28],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[28]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[29]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[29],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[29]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[30]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[30],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[30]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[26]                                                                                                                          ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[26],                                                                                                                           ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[26]                                                                                                                             ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[0]                                                                                                                           ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[0],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[0]                                                                                                                              ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[1]                                                                                                                           ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[1],                                                                                                                            ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[1]                                                                                                                              ;
; PiLC_Firmware_1_3:inst1|lfsr_q[0]                                                                                                                                    ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|Spi_MISO_En_Ready                                                                                                                              ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[0]                                                                                                                    ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[0]                                                                                                                                ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[1]                                                                                                                    ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[1]                                                                                                                                ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[2]                                                                                                                    ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[2]                                                                                                                                ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[3]                                                                                                                    ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[3]                                                                                                                                ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[4]                                                                                                                    ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[4]                                                                                                                                ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[5]                                                                                                                    ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[5]                                                                                                                                ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[7]                                                                                                                    ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[7]                                                                                                                                ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[8]                                                                                                                    ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[8]                                                                                                                                ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[9]                                                                                                                    ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[9]                                                                                                                                ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[10]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[10]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[11]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[11]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[12]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[12]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[13]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[13]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[14]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[14]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[15]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[15]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[16]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[16]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[17]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[17]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[18]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[18]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[19]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[19]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[20]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[20]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[21]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[21]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[22]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[22]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[23]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[23]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[24]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[24]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[25]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[25]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[26]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[26]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[31]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[31]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[27]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[27]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[0]                                                                                                                               ; Lost Fanouts                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[0]                                                                                                                           ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[6]                                                                                                                    ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[6]                                                                                                                                ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[30]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[30]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_Flow.Windup                                                                                                                        ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_Flow.Init                                                                                                                            ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[29]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[29]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[28]                                                                                                                   ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[28]                                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
; Delay_Gategenerator:inst4|Gate_State.Wait_For_Trigger                                                                                                                ; Stuck at GND                   ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Gate_Delay                                                                                                               ;
;                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 380   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 152   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 145   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                    ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3]                                                                                     ; 254     ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0 ; 7       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0 ; 6       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[2]                                                                                     ; 1       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0     ; 7       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0      ; 7       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6    ; 4       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9    ; 4       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[1]                                                                                     ; 1       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6        ; 4       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6         ; 4       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0 ; 6       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[0]                                                                                     ; 1       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6    ; 4       ;
; Total number of inverted registers = 14                                                                                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                         ; Action           ; Reason              ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|PROC_REGISTERS~4_Duplicate_7                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0         ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM11 ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~2_OTERM9  ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM7  ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM5  ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM3  ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM1 ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~5_Duplicate_7                                                                          ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]_OTERM58                                                                         ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]_OTERM56                                                                         ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]_OTERM54                                                                         ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]_OTERM52                                                                         ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record~0                                                                                  ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record~2                                                                                  ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record~3                                                                                  ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record~4                                                                                  ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT_OTERM31                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT_OTERM33_OTERM112                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT_OTERM33_OTERM114                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT_OTERM33_OTERM116                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT_OTERM35                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT_OTERM37                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE_OTERM39                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE_OTERM41                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD                                                                             ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD_OTERM23                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD_OTERM25                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD_OTERM27                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD_OTERM29_OTERM104                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD_OTERM29_OTERM106                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD_OTERM29_OTERM108                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD_OTERM29_OTERM110_OTERM228                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD_OTERM29_OTERM110_OTERM230                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD_OTERM29_OTERM110_OTERM232                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR                                                                             ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR_OTERM13                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR_OTERM15                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR_OTERM17                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR_OTERM19_OTERM132                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state~36                                                                             ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state~36_RTM021                                                                      ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_command_is_rd~0                                                                              ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_command_is_rd~0_OTERM118                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_command_is_rd~0_RTM0120                                                                      ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_command_is_rd~0_RTM0120                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_command_is_rd~1                                                                              ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_command_is_rd~1_RTM0119                                                                      ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]                                                                             ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]_OTERM70                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]_OTERM174                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]_OTERM176                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]                                                                             ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]_OTERM74                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]_OTERM178                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]_OTERM180                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]                                                                             ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]_OTERM78                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]_OTERM182                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]_OTERM184                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]                                                                             ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]_OTERM80                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]_OTERM186                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]_OTERM188                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]                                                                             ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]_OTERM86                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]_OTERM190                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]_OTERM192                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]                                                                             ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]_OTERM90                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]_OTERM194                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]_OTERM196                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]                                                                             ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]_OTERM94                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]_OTERM198                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]_OTERM200                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]                                                                             ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]_OTERM60                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]_OTERM218                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]_OTERM220                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]                                                                             ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]_OTERM62                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]_OTERM222                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]_OTERM224                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]                                                                             ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]_OTERM64                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]_OTERM170                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]_OTERM172                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]_OTERM66                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]_OTERM136                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]_OTERM138                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]_OTERM140                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]_OTERM68                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]_OTERM142                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]_OTERM144                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]_OTERM72                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]_OTERM146                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]_OTERM148                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]_OTERM76                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]_OTERM150                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]_OTERM152                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]_OTERM82                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]_OTERM154                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]_OTERM156                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]_OTERM84                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]_OTERM158                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]_OTERM160                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]_OTERM88                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]_OTERM162                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]_OTERM164                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]_OTERM92                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]_OTERM166                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]_OTERM168                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]_OTERM96                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]_OTERM202                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]_OTERM204                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]_OTERM98                                                                    ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]_OTERM214                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]_OTERM216                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]_OTERM100                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]_OTERM206                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]_OTERM208                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]_OTERM102                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]_OTERM210                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]_OTERM212                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                 ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]_OTERM48                                                                         ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]_OTERM122                                                                        ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]_OTERM124                                                                        ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]_OTERM126_OTERM226_OTERM234                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]_OTERM126_OTERM226_OTERM236                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]_OTERM126_OTERM226_OTERM238                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]_OTERM126_OTERM226_OTERM240                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                 ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]_OTERM50                                                                         ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]_OTERM128                                                                        ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]_OTERM130                                                                        ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[7]~0_Duplicate_16                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[7]~0_Duplicate_18                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[8]~1_Duplicate_19                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[8]~1_Duplicate_21                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[9]~3_Duplicate_30                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[10]~2_Duplicate_22                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[11]~5_Duplicate_23                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[12]~4_Duplicate_24                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[13]~7_Duplicate_25                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[14]~6_Duplicate_26                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[15]~9_Duplicate_27                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[16]~8_Duplicate_28                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[17]~11_Duplicate_29                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[18]~10_Duplicate_31                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[19]~13_Duplicate_33                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[20]~12_Duplicate_32                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                 ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]_OTERM43                                                                         ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]_OTERM45                                                                         ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift~6                                                                                  ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift~6_RTM0133                                                                          ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift~6_RTM0133                                                                          ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift~8                                                                                  ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift~8_RTM020                                                                           ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift~8_RTM020                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift~8_RTM020_RTM0134                                                                   ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift~9                                                                                  ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift~9_RTM046                                                                           ; Modified         ; Timing optimization ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|cnt_refresh[5]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |PILC|Delay_Gategenerator:inst7|Time1[12]                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |PILC|Delay_Gategenerator:inst4|Time1[27]                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |PILC|Delay_Gategenerator:inst|Time1[3]                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Mux1              ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |PILC|PiLC_Firmware_1_3:inst1|Selector1                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |PILC|PiLC_Firmware_1_3:inst1|Selector286                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component|ddio_out_gck:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM ;
+-------------------------+-------------+------+-------------------------------------------------+
; Assignment              ; Value       ; From ; To                                              ;
+-------------------------+-------------+------+-------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; synch[3]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[3]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[3]                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[2]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[2]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[2]                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[1]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[1]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[1]                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[0]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[0]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[0]                                        ;
+-------------------------+-------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER ;
+-------------------------+-------------+------+-------------------------------------------------+
; Assignment              ; Value       ; From ; To                                              ;
+-------------------------+-------------+------+-------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; synch[3]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[3]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[3]                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[2]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[2]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[2]                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[1]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[1]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[1]                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[0]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[0]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[0]                                        ;
+-------------------------+-------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE ;
+-------------------------+-------------+------+------------------------------------------+
; Assignment              ; Value       ; From ; To                                       ;
+-------------------------+-------------+------+------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; synch[0]                                 ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[0]                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[0]                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[1]                                 ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[1]                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[1]                                 ;
+-------------------------+-------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                            ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                       ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                  ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                            ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                       ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1 ;
+-----------------+-------+--------------------------------------------+
; Parameter Name  ; Value ; Type                                       ;
+-----------------+-------+--------------------------------------------+
; projekt_nr      ; 2     ; Signed Integer                             ;
; projekt_version ; 1     ; Signed Integer                             ;
+-----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM ;
+-----------------------+-------+---------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                    ;
+-----------------------+-------+---------------------------------------------------------+
; addr_width            ; 13    ; Signed Integer                                          ;
; data_width            ; 16    ; Signed Integer                                          ;
; num_of_banks          ; 4     ; Signed Integer                                          ;
; num_of_rows           ; 8192  ; Signed Integer                                          ;
; num_of_cols           ; 512   ; Signed Integer                                          ;
; num_wr_b4_rd          ; 4     ; Signed Integer                                          ;
; refresh_period        ; 64    ; Signed Integer                                          ;
; init_period           ; 100   ; Signed Integer                                          ;
; allow_data_corruption ; false ; Enumerated                                              ;
+-----------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                         ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                         ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_gck ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; NUM_STAGES     ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; NUM_STAGES     ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; NUM_STAGES     ; 2     ; Signed Integer                                                                       ;
; RESET_VALUE    ; '0'   ; Enumerated                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; LPM_WIDTH               ; 22           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                     ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                            ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_p2k1  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_63k1  ; Untyped                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                              ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                    ;
; LPM_WIDTH               ; 22           ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                           ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                           ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                    ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                           ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; dcfifo_p2k1  ; Untyped                                                                                           ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTH               ; 38           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_iam1  ; Untyped                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst2|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 3                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                  ;
; Entity Instance            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component     ;
;     -- FIFO Type           ; Dual Clock                                                                                         ;
;     -- LPM_WIDTH           ; 22                                                                                                 ;
;     -- LPM_NUMWORDS        ; 16                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component      ;
;     -- FIFO Type           ; Dual Clock                                                                                         ;
;     -- LPM_WIDTH           ; 22                                                                                                 ;
;     -- LPM_NUMWORDS        ; 16                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                         ;
;     -- LPM_WIDTH           ; 38                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK" ;
+----------+-------+----------+--------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                ;
+----------+-------+----------+--------------------------------------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC                                           ;
; datain_l ; Input ; Info     ; Stuck at GND                                           ;
+----------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 85                          ;
; cycloneiii_ddio_out   ; 1                           ;
; cycloneiii_ff         ; 394                         ;
;     CLR               ; 115                         ;
;     ENA               ; 79                          ;
;     ENA CLR           ; 51                          ;
;     ENA SCLR          ; 15                          ;
;     SCLR              ; 1                           ;
;     plain             ; 133                         ;
; cycloneiii_io_ibuf    ; 16                          ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 409                         ;
;     arith             ; 19                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 14                          ;
;     normal            ; 390                         ;
;         0 data inputs ; 19                          ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 118                         ;
;         4 data inputs ; 197                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 60                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 5.26                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jan 26 14:30:19 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PiLC -c PiLC
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/synch.vhd
    Info (12022): Found design unit 1: SYNCH-ARCH File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SYNCH.vhd Line: 17
    Info (12023): Found entity 1: SYNCH File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SYNCH.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/sdram_control.vhd
    Info (12022): Found design unit 1: SDRAM_CONTROL-arch File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 104
    Info (12023): Found entity 1: SDRAM_CONTROL File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/reset_synch.vhd
    Info (12022): Found design unit 1: RESET_SYNCH-ARCH File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/RESET_SYNCH.vhd Line: 15
    Info (12023): Found entity 1: RESET_SYNCH File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/RESET_SYNCH.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/pkg_sdram.vhd
    Info (12022): Found design unit 1: PKG_SDRAM File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/PKG_SDRAM.vhd Line: 4
    Info (12022): Found design unit 2: PKG_SDRAM-body File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/PKG_SDRAM.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/dram_pll.vhd
    Info (12022): Found design unit 1: dram_pll-SYN File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/DRAM_PLL.vhd Line: 55
    Info (12023): Found entity 1: DRAM_PLL File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/DRAM_PLL.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/write_data_fifo.vhd
    Info (12022): Found design unit 1: write_data_fifo-SYN File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd Line: 59
    Info (12023): Found entity 1: WRITE_DATA_FIFO File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/read_data_fifo.vhd
    Info (12022): Found design unit 1: read_data_fifo-SYN File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd Line: 59
    Info (12023): Found entity 1: READ_DATA_FIFO File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/oddr.vhd
    Info (12022): Found design unit 1: oddr-SYN File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd Line: 55
    Info (12023): Found entity 1: ODDR File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd Line: 43
Info (12021): Found 4 design units, including 2 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/iobuf.vhd
    Info (12022): Found design unit 1: IOBUF_iobuf_bidir_p1p-RTL File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd Line: 57
    Info (12022): Found design unit 2: iobuf-RTL File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd Line: 144
    Info (12023): Found entity 1: IOBUF_iobuf_bidir_p1p File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd Line: 47
    Info (12023): Found entity 2: IOBUF File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd Line: 133
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/command_fifo.vhd
    Info (12022): Found design unit 1: command_fifo-SYN File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd Line: 59
    Info (12023): Found entity 1: COMMAND_FIFO File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/pilc_firmware_1_3.vhd
    Info (12022): Found design unit 1: PiLC_Firmware_1_3-Verhalten File: D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd Line: 173
    Info (12023): Found entity 1: PiLC_Firmware_1_3 File: D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/output_unit.vhd
    Info (12022): Found design unit 1: Output_Unit-Behavioral File: D:/PiLC/PiLC/PiLC VHDL Lib/Output_Unit.vhd Line: 19
    Info (12023): Found entity 1: Output_Unit File: D:/PiLC/PiLC/PiLC VHDL Lib/Output_Unit.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/input_unit.vhd
    Info (12022): Found design unit 1: Input_Unit-Behavioral File: D:/PiLC/PiLC/PiLC VHDL Lib/Input_Unit.vhd Line: 16
    Info (12023): Found entity 1: Input_Unit File: D:/PiLC/PiLC/PiLC VHDL Lib/Input_Unit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/inout_unit.vhd
    Info (12022): Found design unit 1: InOut_Unit-Verhalten File: D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd Line: 23
    Info (12023): Found entity 1: InOut_Unit File: D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/dac_karte.vhd
    Info (12022): Found design unit 1: DAC_Karte-Verhalten File: D:/PiLC/PiLC/PiLC VHDL Lib/DAC_Karte.vhd Line: 21
    Info (12023): Found entity 1: DAC_Karte File: D:/PiLC/PiLC/PiLC VHDL Lib/DAC_Karte.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/adc_karte.vhd
    Info (12022): Found design unit 1: ADC_Karte-Verhalten File: D:/PiLC/PiLC/PiLC VHDL Lib/ADC_Karte.vhd Line: 22
    Info (12023): Found entity 1: ADC_Karte File: D:/PiLC/PiLC/PiLC VHDL Lib/ADC_Karte.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PLL.vhd Line: 53
    Info (12023): Found entity 1: PLL File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PLL.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pilc.bdf
    Info (12023): Found entity 1: PILC
Info (12021): Found 2 design units, including 1 entities, in source file gategenerator_2.vhd
    Info (12022): Found design unit 1: Gategenerator_2-Verhalten File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/Gategenerator_2.vhd Line: 45
    Info (12023): Found entity 1: Gategenerator_2 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/Gategenerator_2.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file gategenerator_3.vhd
    Info (12022): Found design unit 1: Gategenerator_3-Verhalten File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/Gategenerator_3.vhd Line: 45
    Info (12023): Found entity 1: Gategenerator_3 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/Gategenerator_3.vhd Line: 26
Warning (12019): Can't analyze file -- file Gate_Delay.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file delay_gategenerator.vhd
    Info (12022): Found design unit 1: Delay_Gategenerator-Verhalten File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/Delay_Gategenerator.vhd Line: 45
    Info (12023): Found entity 1: Delay_Gategenerator File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/Delay_Gategenerator.vhd Line: 25
Warning (12019): Can't analyze file -- file ../../../Delay_Gategenerator.vhd is missing
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-verhalten File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/mux.vhd Line: 15
    Info (12023): Found entity 1: mux File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/mux.vhd Line: 4
Info (12127): Elaborating entity "PILC" for the top level hierarchy
Warning (275011): Block or symbol "PiLC_Firmware_1_3" of instance "inst1" overlaps another block or symbol
Warning (275009): Pin "ADXL345_Int" not connected
Warning (275009): Pin "SPI_CLK" not connected
Warning (275009): Pin "SPI_MOSI" not connected
Warning (275009): Pin "SPI_EN" not connected
Info (12128): Elaborating entity "PiLC_Firmware_1_3" for hierarchy "PiLC_Firmware_1_3:inst1"
Info (12128): Elaborating entity "InOut_Unit" for hierarchy "PiLC_Firmware_1_3:inst1|InOut_Unit:IO1" File: D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd Line: 979
Info (12128): Elaborating entity "SDRAM_CONTROL" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM" File: D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd Line: 1089
Info (12128): Elaborating entity "ODDR" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 379
Info (12128): Elaborating entity "altddio_out" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd Line: 62
Info (12133): Instantiated megafunction "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd Line: 62
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_gck.tdf
    Info (12023): Found entity 1: ddio_out_gck File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/ddio_out_gck.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_gck" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component|ddio_out_gck:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "RESET_SYNCH" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 391
Info (12128): Elaborating entity "IOBUF" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|IOBUF:IOBUF_DATA" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 407
Info (12128): Elaborating entity "IOBUF_iobuf_bidir_p1p" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|IOBUF:IOBUF_DATA|IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd Line: 162
Info (12128): Elaborating entity "SYNCH" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 418
Info (12128): Elaborating entity "COMMAND_FIFO" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 427
Info (12128): Elaborating entity "dcfifo" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd Line: 101
Info (12133): Instantiated megafunction "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component" with the following parameter: File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "22"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_p2k1.tdf
    Info (12023): Found entity 1: dcfifo_p2k1 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_p2k1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_p2k1" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf
    Info (12023): Found entity 1: a_graycounter_p57 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/a_graycounter_p57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_p57" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_p2k1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf
    Info (12023): Found entity 1: a_graycounter_ljc File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/a_graycounter_ljc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ljc" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_p2k1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vn41.tdf
    Info (12023): Found entity 1: altsyncram_vn41 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_vn41.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vn41" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_p2k1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_p2k1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_p2k1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/cmpr_b66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|cmpr_b66:rdempty_eq_comp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_p2k1.tdf Line: 61
Info (12128): Elaborating entity "WRITE_DATA_FIFO" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 441
Info (12128): Elaborating entity "dcfifo" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd Line: 101
Info (12133): Instantiated megafunction "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component" with the following parameter: File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_63k1.tdf
    Info (12023): Found entity 1: dcfifo_63k1 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_63k1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_63k1" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf
    Info (12023): Found entity 1: a_graycounter_r57 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/a_graycounter_r57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_r57" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_63k1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info (12023): Found entity 1: a_graycounter_njc File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/a_graycounter_njc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_njc" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_63k1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9o41.tdf
    Info (12023): Found entity 1: altsyncram_9o41 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_9o41.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9o41" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_63k1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_unl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_63k1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_unl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vnl File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_vnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_vnl" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_63k1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe15" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_vnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/cmpr_d66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|cmpr_d66:rdempty_eq_comp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_63k1.tdf Line: 61
Info (12128): Elaborating entity "READ_DATA_FIFO" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 473
Info (12128): Elaborating entity "dcfifo" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd Line: 102
Info (12130): Elaborated megafunction instantiation "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd Line: 102
Info (12133): Instantiated megafunction "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component" with the following parameter: File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd Line: 102
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "38"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_iam1.tdf
    Info (12023): Found entity 1: dcfifo_iam1 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_iam1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_iam1" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf
    Info (12023): Found entity 1: a_gray2bin_sgb File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/a_gray2bin_sgb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_sgb" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_iam1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ho41.tdf
    Info (12023): Found entity 1: altsyncram_ho41 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ho41" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_iam1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_iam1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_8d9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_iam1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_iam1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dcfifo_iam1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_jd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst2|altpll:altpll_component" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PLL.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "PLL:inst2|altpll:altpll_component" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PLL.vhd Line: 142
Info (12133): Instantiated megafunction "PLL:inst2|altpll:altpll_component" with the following parameter: File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PLL.vhd Line: 142
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:inst2|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Input_Unit" for hierarchy "Input_Unit:inst23"
Info (12128): Elaborating entity "Output_Unit" for hierarchy "Output_Unit:inst52"
Info (12128): Elaborating entity "Delay_Gategenerator" for hierarchy "Delay_Gategenerator:inst"
Info (12128): Elaborating entity "mux" for hierarchy "mux:inst3"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[0]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 41
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[1]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 71
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[2]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 101
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[3]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 131
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[4]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 161
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[5]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 191
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[6]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 221
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[7]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 251
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[8]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 281
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[9]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 311
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[10]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 341
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[11]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 371
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[12]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 401
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[13]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 431
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[14]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 461
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[15]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 491
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[16]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 521
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[17]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 551
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[18]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 581
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[19]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 611
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[20]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 641
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[21]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 671
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[22]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 701
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[23]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 731
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[24]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 761
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[25]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 791
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[26]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 821
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[27]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 851
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[28]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 881
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[29]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 911
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[30]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 941
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[31]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 971
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[32]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 1001
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[33]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 1031
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[34]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 1061
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[35]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 1091
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[36]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 1121
        Warning (14320): Synthesized away node "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|q_b[37]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/altsyncram_ho41.tdf Line: 1151
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The node "PiLC_Firmware_1_3:inst1|InOut_Unit:IO2|Ex" is fed by GND File: D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd Line: 18
    Warning (13033): The node "PiLC_Firmware_1_3:inst1|InOut_Unit:IO4|Ex" is fed by GND File: D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd Line: 18
    Warning (13033): The node "PiLC_Firmware_1_3:inst1|InOut_Unit:IO6|Ex" is fed by GND File: D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd Line: 18
Info (13000): Registers with preset signals will power-up high File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/a_graycounter_r57.tdf Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 628 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_63k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_iam1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_p2k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a* 
Warning (332173): Ignored filter: *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332048): Ignored set_false_path: Argument <to> is not an object ID
Warning (332173): Ignored filter: *ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332048): Ignored set_false_path: Argument <to> is not an object ID
Info (332104): Reading SDC File: 'PILC.sdc'
Warning (332174): Ignored filter at PILC.sdc(213): *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* could not be matched with a keeper File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PILC.sdc Line: 213
Warning (332049): Ignored set_false_path at PILC.sdc(213): Argument <to> is an empty collection File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PILC.sdc Line: 213
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a*}] File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PILC.sdc Line: 213
Warning (332174): Ignored filter at PILC.sdc(217): *ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a* could not be matched with a keeper File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PILC.sdc Line: 217
Warning (332049): Ignored set_false_path at PILC.sdc(217): Argument <to> is an empty collection File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PILC.sdc Line: 217
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a*}] File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/PILC.sdc Line: 217
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
    Info (332111):   10.000     dram_clk
    Info (332111):    6.666 inst2|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 inst2|altpll_component|auto_generated|pll1|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 2826 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/output_files/PiLC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 16 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[4]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[4]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[3]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[3]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[2]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[2]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[1]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[1]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[0]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[0]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[5]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[5]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/db/dffpipe_id9.tdf Line: 33
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DATAOUT"
    Warning (15610): No output dependent on input pin "ADXL345_Int"
    Warning (15610): No output dependent on input pin "SPI_CLK"
    Warning (15610): No output dependent on input pin "SPI_MOSI"
    Warning (15610): No output dependent on input pin "SPI_EN"
Info (21057): Implemented 759 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 612 logic cells
    Info (21064): Implemented 60 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Wed Jan 26 14:30:33 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.3/output_files/PiLC.map.smsg.


