/home/sriram/Documents/Verilog/Or_gate_level/Or_gate_level.v {1 {vlog -work work -stats=none /home/sriram/Documents/Verilog/Or_gate_level/Or_gate_level.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module orgate_level

Top level modules:
	orgate_level

} {} {}}
