

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_204_19'
================================================================
* Date:           Wed Feb 26 23:19:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|        ?|  30.000 ns|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_204_19  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.96>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%next_axie4_data_1 = alloca i32 1" [filter_kernel.cpp:202]   --->   Operation 5 'alloca' 'next_axie4_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [filter_kernel.cpp:204]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_pixel_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %output_pixel_1_reload"   --->   Operation 7 'read' 'output_pixel_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_pixel_2_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %output_pixel_2_reload"   --->   Operation 8 'read' 'output_pixel_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub342_cast_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub342_cast"   --->   Operation 9 'read' 'sub342_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%remaining_channels_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %remaining_channels_1"   --->   Operation 10 'read' 'remaining_channels_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%next_axie4_data_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %next_axie4_data"   --->   Operation 11 'read' 'next_axie4_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub342_cast_cast = zext i5 %sub342_cast_read"   --->   Operation 12 'zext' 'sub342_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%store_ln204 = store i31 0, i31 %k" [filter_kernel.cpp:204]   --->   Operation 13 'store' 'store_ln204' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%store_ln202 = store i128 %next_axie4_data_read, i128 %next_axie4_data_1" [filter_kernel.cpp:202]   --->   Operation 14 'store' 'store_ln202' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc355"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_7 = load i31 %k" [filter_kernel.cpp:207]   --->   Operation 16 'load' 'k_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.89ns)   --->   "%icmp_ln204 = icmp_eq  i31 %k_7, i31 %remaining_channels_1_read" [filter_kernel.cpp:204]   --->   Operation 17 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.89ns)   --->   "%k_8 = add i31 %k_7, i31 1" [filter_kernel.cpp:204]   --->   Operation 19 'add' 'k_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %for.inc355.split, void %for.end357.exitStub" [filter_kernel.cpp:204]   --->   Operation 20 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i31 %k_7" [filter_kernel.cpp:204]   --->   Operation 21 'zext' 'zext_ln204' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.89ns)   --->   "%channel_idx = add i32 %sub342_cast_cast, i32 %zext_ln204" [filter_kernel.cpp:206]   --->   Operation 22 'add' 'channel_idx' <Predicate = (!icmp_ln204)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i31 %k_7" [filter_kernel.cpp:207]   --->   Operation 23 'trunc' 'trunc_ln207' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%icmp_ln208 = icmp_eq  i32 %channel_idx, i32 2" [filter_kernel.cpp:208]   --->   Operation 24 'icmp' 'icmp_ln208' <Predicate = (!icmp_ln204)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.14ns)   --->   "%store_ln204 = store i31 %k_8, i31 %k" [filter_kernel.cpp:204]   --->   Operation 25 'store' 'store_ln204' <Predicate = (!icmp_ln204)> <Delay = 1.14>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%next_axie4_data_1_load_1 = load i128 %next_axie4_data_1"   --->   Operation 41 'load' 'next_axie4_data_1_load_1' <Predicate = (icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %next_axie4_data_1_out, i128 %next_axie4_data_1_load_1"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln204)> <Delay = 1.14>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%next_axie4_data_1_load = load i128 %next_axie4_data_1" [filter_kernel.cpp:208]   --->   Operation 26 'load' 'next_axie4_data_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln202 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:202]   --->   Operation 27 'specpipeline' 'specpipeline_ln202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [filter_kernel.cpp:204]   --->   Operation 28 'specloopname' 'specloopname_ln204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %trunc_ln207, i3 0" [filter_kernel.cpp:207]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i32 %shl_ln" [filter_kernel.cpp:207]   --->   Operation 30 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.61ns)   --->   "%shl_ln207 = shl i128 255, i128 %zext_ln207" [filter_kernel.cpp:207]   --->   Operation 31 'shl' 'shl_ln207' <Predicate = true> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node shl_ln208)   --->   "%select_ln208 = select i1 %icmp_ln208, i8 %output_pixel_2_reload_read, i8 %output_pixel_1_reload_read" [filter_kernel.cpp:208]   --->   Operation 32 'select' 'select_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node shl_ln208)   --->   "%zext_ln208 = zext i8 %select_ln208" [filter_kernel.cpp:208]   --->   Operation 33 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.61ns) (out node of the LUT)   --->   "%shl_ln208 = shl i32 %zext_ln208, i32 %shl_ln" [filter_kernel.cpp:208]   --->   Operation 34 'shl' 'shl_ln208' <Predicate = true> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node next_axie4_data_2)   --->   "%sext_ln208 = sext i32 %shl_ln208" [filter_kernel.cpp:208]   --->   Operation 35 'sext' 'sext_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node next_axie4_data_2)   --->   "%xor_ln208 = xor i128 %shl_ln207, i128 340282366920938463463374607431768211455" [filter_kernel.cpp:208]   --->   Operation 36 'xor' 'xor_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node next_axie4_data_2)   --->   "%and_ln208 = and i128 %next_axie4_data_1_load, i128 %xor_ln208" [filter_kernel.cpp:208]   --->   Operation 37 'and' 'and_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.75ns) (out node of the LUT)   --->   "%next_axie4_data_2 = or i128 %and_ln208, i128 %sext_ln208" [filter_kernel.cpp:208]   --->   Operation 38 'or' 'next_axie4_data_2' <Predicate = true> <Delay = 0.75> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.14ns)   --->   "%store_ln202 = store i128 %next_axie4_data_2, i128 %next_axie4_data_1" [filter_kernel.cpp:202]   --->   Operation 39 'store' 'store_ln202' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln204 = br void %for.inc355" [filter_kernel.cpp:204]   --->   Operation 40 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ next_axie4_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ remaining_channels_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub342_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_pixel_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_pixel_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ next_axie4_data_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
next_axie4_data_1          (alloca           ) [ 011]
k                          (alloca           ) [ 010]
output_pixel_1_reload_read (read             ) [ 011]
output_pixel_2_reload_read (read             ) [ 011]
sub342_cast_read           (read             ) [ 000]
remaining_channels_1_read  (read             ) [ 000]
next_axie4_data_read       (read             ) [ 000]
sub342_cast_cast           (zext             ) [ 000]
store_ln204                (store            ) [ 000]
store_ln202                (store            ) [ 000]
br_ln0                     (br               ) [ 000]
k_7                        (load             ) [ 000]
icmp_ln204                 (icmp             ) [ 010]
speclooptripcount_ln0      (speclooptripcount) [ 000]
k_8                        (add              ) [ 000]
br_ln204                   (br               ) [ 000]
zext_ln204                 (zext             ) [ 000]
channel_idx                (add              ) [ 000]
trunc_ln207                (trunc            ) [ 011]
icmp_ln208                 (icmp             ) [ 011]
store_ln204                (store            ) [ 000]
next_axie4_data_1_load     (load             ) [ 000]
specpipeline_ln202         (specpipeline     ) [ 000]
specloopname_ln204         (specloopname     ) [ 000]
shl_ln                     (bitconcatenate   ) [ 000]
zext_ln207                 (zext             ) [ 000]
shl_ln207                  (shl              ) [ 000]
select_ln208               (select           ) [ 000]
zext_ln208                 (zext             ) [ 000]
shl_ln208                  (shl              ) [ 000]
sext_ln208                 (sext             ) [ 000]
xor_ln208                  (xor              ) [ 000]
and_ln208                  (and              ) [ 000]
next_axie4_data_2          (or               ) [ 000]
store_ln202                (store            ) [ 000]
br_ln204                   (br               ) [ 000]
next_axie4_data_1_load_1   (load             ) [ 000]
write_ln0                  (write            ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="next_axie4_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_axie4_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="remaining_channels_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="remaining_channels_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub342_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub342_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_pixel_2_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pixel_2_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_pixel_1_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pixel_1_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="next_axie4_data_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_axie4_data_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="next_axie4_data_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="next_axie4_data_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="k_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="output_pixel_1_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_pixel_1_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_pixel_2_reload_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_pixel_2_reload_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sub342_cast_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="0" index="1" bw="5" slack="0"/>
<pin id="81" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub342_cast_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="remaining_channels_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="31" slack="0"/>
<pin id="86" dir="0" index="1" bw="31" slack="0"/>
<pin id="87" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="remaining_channels_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="next_axie4_data_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_axie4_data_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="0" index="2" bw="128" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sub342_cast_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sub342_cast_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln204_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="31" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln202_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="128" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="k_7_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="31" slack="0"/>
<pin id="119" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_7/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln204_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="0"/>
<pin id="122" dir="0" index="1" bw="31" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="k_8_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_8/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln204_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="channel_idx_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="31" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_idx/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln207_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln207/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln208_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln204_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="0"/>
<pin id="154" dir="0" index="1" bw="31" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="next_axie4_data_1_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="128" slack="1"/>
<pin id="159" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_axie4_data_1_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="shl_ln_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="29" slack="1"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln207_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln207/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="shl_ln207_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln207/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln208_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="8" slack="1"/>
<pin id="180" dir="0" index="2" bw="8" slack="1"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln208_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shl_ln208_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln208/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln208_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln208/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="xor_ln208_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="128" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln208/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="and_ln208_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="128" slack="0"/>
<pin id="204" dir="0" index="1" bw="128" slack="0"/>
<pin id="205" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln208/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="next_axie4_data_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="128" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="next_axie4_data_2/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln202_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="128" slack="0"/>
<pin id="216" dir="0" index="1" bw="128" slack="1"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="next_axie4_data_1_load_1_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="128" slack="0"/>
<pin id="221" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_axie4_data_1_load_1/1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="next_axie4_data_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="128" slack="0"/>
<pin id="225" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="next_axie4_data_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="k_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="0"/>
<pin id="233" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="238" class="1005" name="output_pixel_1_reload_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="1"/>
<pin id="240" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_pixel_1_reload_read "/>
</bind>
</comp>

<comp id="243" class="1005" name="output_pixel_2_reload_read_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_pixel_2_reload_read "/>
</bind>
</comp>

<comp id="251" class="1005" name="trunc_ln207_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="29" slack="1"/>
<pin id="253" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln207 "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln208_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln208 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="78" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="90" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="84" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="117" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="103" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="132" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="117" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="136" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="126" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="185"><net_src comp="177" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="160" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="171" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="157" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="192" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="226"><net_src comp="58" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="62" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="241"><net_src comp="66" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="246"><net_src comp="72" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="254"><net_src comp="142" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="259"><net_src comp="146" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="177" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: next_axie4_data_1_out | {1 }
 - Input state : 
	Port: filter_kernel_Pipeline_VITIS_LOOP_204_19 : next_axie4_data | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_204_19 : remaining_channels_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_204_19 : sub342_cast | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_204_19 : output_pixel_2_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_204_19 : output_pixel_1_reload | {1 }
  - Chain level:
	State 1
		store_ln204 : 1
		k_7 : 1
		icmp_ln204 : 2
		k_8 : 2
		br_ln204 : 3
		zext_ln204 : 2
		channel_idx : 3
		trunc_ln207 : 2
		icmp_ln208 : 4
		store_ln204 : 3
		next_axie4_data_1_load_1 : 1
		write_ln0 : 2
	State 2
		zext_ln207 : 1
		shl_ln207 : 2
		zext_ln208 : 1
		shl_ln208 : 2
		sext_ln208 : 3
		xor_ln208 : 3
		and_ln208 : 3
		next_axie4_data_2 : 3
		store_ln202 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|    shl   |            shl_ln207_fu_171           |    0    |    84   |
|          |            shl_ln208_fu_186           |    0    |    84   |
|----------|---------------------------------------|---------|---------|
|    xor   |            xor_ln208_fu_196           |    0    |   128   |
|----------|---------------------------------------|---------|---------|
|    and   |            and_ln208_fu_202           |    0    |   128   |
|----------|---------------------------------------|---------|---------|
|    or    |        next_axie4_data_2_fu_208       |    0    |   128   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln204_fu_120           |    0    |    38   |
|          |           icmp_ln208_fu_146           |    0    |    39   |
|----------|---------------------------------------|---------|---------|
|    add   |               k_8_fu_126              |    0    |    38   |
|          |           channel_idx_fu_136          |    0    |    38   |
|----------|---------------------------------------|---------|---------|
|  select  |          select_ln208_fu_177          |    0    |    8    |
|----------|---------------------------------------|---------|---------|
|          | output_pixel_1_reload_read_read_fu_66 |    0    |    0    |
|          | output_pixel_2_reload_read_read_fu_72 |    0    |    0    |
|   read   |      sub342_cast_read_read_fu_78      |    0    |    0    |
|          |  remaining_channels_1_read_read_fu_84 |    0    |    0    |
|          |    next_axie4_data_read_read_fu_90    |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |         write_ln0_write_fu_96         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |        sub342_cast_cast_fu_103        |    0    |    0    |
|   zext   |           zext_ln204_fu_132           |    0    |    0    |
|          |           zext_ln207_fu_167           |    0    |    0    |
|          |           zext_ln208_fu_182           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln207_fu_142          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|             shl_ln_fu_160             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   sext   |           sext_ln208_fu_192           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   713   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        icmp_ln208_reg_256        |    1   |
|             k_reg_231            |   31   |
|     next_axie4_data_1_reg_223    |   128  |
|output_pixel_1_reload_read_reg_238|    8   |
|output_pixel_2_reload_read_reg_243|    8   |
|        trunc_ln207_reg_251       |   29   |
+----------------------------------+--------+
|               Total              |   205  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   713  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   205  |    -   |
+-----------+--------+--------+
|   Total   |   205  |   713  |
+-----------+--------+--------+
