0.6
2019.1
May 24 2019
15:06:07
C:/Users/Phat Le/adder/adder.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Phat Le/adder/adder.srcs/sim_1/new/CLA_inferred_adder_tb.v,1569887562,verilog,,,,CLA_inferred_adder_tb,,,,,,,,
C:/Users/Phat Le/adder/adder.srcs/sources_1/new/CLA_inferred_adder.v,1569885198,verilog,,C:/Users/Phat Le/adder/adder.srcs/sim_1/new/CLA_inferred_adder_tb.v,,CLA_inferred_adder,,,,,,,,
