$date
	Sun Aug 27 22:07:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 1 ! Q_BAR $end
$var wire 1 " Q $end
$var reg 1 # CLK $end
$var reg 1 $ CLR_BAR $end
$var reg 1 % D $end
$var reg 1 & PRE_BAR $end
$scope module mydff $end
$var wire 1 # clk $end
$var wire 1 $ clr_bar $end
$var wire 1 % d $end
$var wire 1 & pre_bar $end
$var wire 1 " q $end
$var wire 1 ! q_bar $end
$var wire 4 ' y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1110 '
1&
0%
0$
0#
0"
1!
$end
#3
b1010 '
1#
#6
b1110 '
0#
1%
#9
b1010 '
1#
#12
b1110 '
0#
0%
#15
b1010 '
1#
#18
b1110 '
0#
1%
#20
b111 '
1$
#21
0!
1"
b101 '
1#
#24
b1110 '
0#
0%
#27
0"
1!
b1010 '
1#
#30
b111 '
0#
1%
#33
0!
1"
b101 '
1#
#36
b1110 '
0#
0%
#39
0"
1!
b1010 '
1#
#40
0!
b1101 '
1"
0&
#42
b111 '
0#
1%
#45
b101 '
1#
#48
b1111 '
0#
0%
#51
0!
b1101 '
1#
#54
b111 '
0#
1%
#57
b101 '
1#
#60
b1110 '
0#
0%
1&
#63
0"
1!
b1010 '
1#
#66
b111 '
0#
1%
#69
0!
1"
b101 '
1#
#72
b1110 '
0#
0%
#75
0"
1!
b1010 '
1#
#78
b111 '
0#
1%
#81
0!
1"
b101 '
1#
#84
b1110 '
0#
0%
#87
0"
1!
b1010 '
1#
#90
b111 '
0#
1%
#93
0!
1"
b101 '
1#
#96
b1110 '
0#
0%
#99
0"
1!
b1010 '
1#
#100
