|lab10part2
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW1 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
SW0 => FLIP.OUTPUTSELECT
CLOCK => FLIP[0].CLK
CLOCK => FLIP[1].CLK
CLOCK => FLIP[2].CLK
CLOCK => FLIP[3].CLK
CLOCK => FLIP[4].CLK
CLOCK => FLIP[5].CLK
CLOCK => FLIP[6].CLK
CLOCK => FLIP[7].CLK
CLOCK => FLIP[8].CLK
CLOCK => FLIP[9].CLK
CLOCK => FLIP[10].CLK
CLOCK => FLIP[11].CLK
CLOCK => FLIP[12].CLK
CLOCK => FLIP[13].CLK
CLOCK => FLIP[14].CLK
CLOCK => FLIP[15].CLK
HEX0[0] <= DECODER:D0.DISP[0]
HEX0[1] <= DECODER:D0.DISP[1]
HEX0[2] <= DECODER:D0.DISP[2]
HEX0[3] <= DECODER:D0.DISP[3]
HEX0[4] <= DECODER:D0.DISP[4]
HEX0[5] <= DECODER:D0.DISP[5]
HEX0[6] <= DECODER:D0.DISP[6]
HEX1[0] <= DECODER:D1.DISP[0]
HEX1[1] <= DECODER:D1.DISP[1]
HEX1[2] <= DECODER:D1.DISP[2]
HEX1[3] <= DECODER:D1.DISP[3]
HEX1[4] <= DECODER:D1.DISP[4]
HEX1[5] <= DECODER:D1.DISP[5]
HEX1[6] <= DECODER:D1.DISP[6]
HEX2[0] <= DECODER:D2.DISP[0]
HEX2[1] <= DECODER:D2.DISP[1]
HEX2[2] <= DECODER:D2.DISP[2]
HEX2[3] <= DECODER:D2.DISP[3]
HEX2[4] <= DECODER:D2.DISP[4]
HEX2[5] <= DECODER:D2.DISP[5]
HEX2[6] <= DECODER:D2.DISP[6]
HEX3[0] <= DECODER:D3.DISP[0]
HEX3[1] <= DECODER:D3.DISP[1]
HEX3[2] <= DECODER:D3.DISP[2]
HEX3[3] <= DECODER:D3.DISP[3]
HEX3[4] <= DECODER:D3.DISP[4]
HEX3[5] <= DECODER:D3.DISP[5]
HEX3[6] <= DECODER:D3.DISP[6]


|lab10part2|DECODER:D0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
X => DISP.IN0
X => DISP.IN1
X => DISP.IN1
X => DISP.IN1
X => DISP.IN0
X => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
DISP[0] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[1] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[2] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[3] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[4] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[5] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[6] <= DISP.DB_MAX_OUTPUT_PORT_TYPE


|lab10part2|DECODER:D1
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
X => DISP.IN0
X => DISP.IN1
X => DISP.IN1
X => DISP.IN1
X => DISP.IN0
X => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
DISP[0] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[1] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[2] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[3] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[4] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[5] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[6] <= DISP.DB_MAX_OUTPUT_PORT_TYPE


|lab10part2|DECODER:D2
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
X => DISP.IN0
X => DISP.IN1
X => DISP.IN1
X => DISP.IN1
X => DISP.IN0
X => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
DISP[0] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[1] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[2] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[3] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[4] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[5] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[6] <= DISP.DB_MAX_OUTPUT_PORT_TYPE


|lab10part2|DECODER:D3
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
W => DISP.IN0
X => DISP.IN0
X => DISP.IN1
X => DISP.IN1
X => DISP.IN1
X => DISP.IN0
X => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Y => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
Z => DISP.IN1
DISP[0] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[1] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[2] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[3] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[4] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[5] <= DISP.DB_MAX_OUTPUT_PORT_TYPE
DISP[6] <= DISP.DB_MAX_OUTPUT_PORT_TYPE


