Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: glib_gbt_example_design.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "glib_gbt_example_design.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "glib_gbt_example_design"
Output Format                      : NGC
Target Device                      : xc6vlx130t-1-ff1156

---- Source Options
Top Module Name                    : glib_gbt_example_design
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../../../dtc_fe_gbt/dtc_3.0" "../../core_sources/chipscope_icon" "ipcore_dir" "../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram" "../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram" "../../core_sources/chipscope_ila" "../../core_sources/chipscope_vio" "../../core_sources/tx_mmcm" "../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_3.0\eports_trig.v" into library work
Parsing module <eports_trig>.
Analyzing Verilog file "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" into library work
Parsing module <dtc_fe>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\gbt_rx_frameclk_phalgnr\mmcm_inst\xlx_v6_gbt_rx_frameclk_phalgnr_mmcm.vhd" into library work
Parsing entity <xlx_v6_gbt_rx_frameclk_phalgnr_mmcm>.
Parsing architecture <xilinx> of entity <xlx_v6_gbt_rx_frameclk_phalgnr_mmcm>.
Parsing VHDL file "D:\cern\glib\dtc_fe_gbt\dtc_3.0\clkDiv.vhd" into library work
Parsing entity <clkDiv>.
Parsing architecture <xilinx> of entity <clkdiv>.
Parsing VHDL file "D:\cern\glib\dtc_fe_gbt\dtc_3.0\clkDiv\example_design\clkDiv_exdes.vhd" into library work
Parsing entity <clkDiv_exdes>.
Parsing architecture <xilinx> of entity <clkdiv_exdes>.
Parsing VHDL file "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_buff.vhd" into library work
Parsing entity <dtc_buff>.
Parsing architecture <dtc_buff_a> of entity <dtc_buff>.
Parsing VHDL file "D:\cern\glib\dtc_fe_gbt\dtc_3.0\cicbram.vhd" into library work
Parsing entity <cicbram>.
Parsing architecture <cicbram_a> of entity <cicbram>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\chipscope_icon\xlx_v6_chipscope_icon.vhd" into library work
Parsing entity <xlx_v6_chipscope_icon>.
Parsing architecture <xlx_v6_chipscope_icon_a> of entity <xlx_v6_chipscope_icon>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\ise_project\ipcore_dir\dtcfetop_chipscope_ila.vhd" into library work
Parsing entity <dtcfetop_chipscope_ila>.
Parsing architecture <dtcfetop_chipscope_ila_a> of entity <dtcfetop_chipscope_ila>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\ise_project\ipcore_dir\Txbram.vhd" into library work
Parsing entity <Txbram>.
Parsing architecture <Txbram_a> of entity <txbram>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\ise_project\ipcore_dir\Rxbram.vhd" into library work
Parsing entity <Rxbram>.
Parsing architecture <Rxbram_a> of entity <rxbram>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\xlx_v6_gbt_bank_package.vhd" into library work
Parsing package <vendor_specific_gbt_bank_package>.
Parsing package body <vendor_specific_gbt_bank_package>.
WARNING:HDLCompiler:797 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\xlx_v6_gbt_bank_package.vhd" Line 374: Subprogram <speedup> does not conform with its declaration.
INFO:HDLCompiler:1408 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\xlx_v6_gbt_bank_package.vhd" Line 354. speedup is declared here
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\xlx_v6_gbt_banks_user_setup.vhd" into library work
Parsing package <gbt_banks_user_setup>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" into library work
Parsing package <gbt_bank_package>.
Parsing package body <gbt_bank_package>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\gbt_tx\tx_dpram\xlx_v6_tx_dpram.vhd" into library work
Parsing entity <xlx_v6_tx_dpram>.
Parsing architecture <xlx_v6_tx_dpram_a> of entity <xlx_v6_tx_dpram>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\gbt_rx\rx_dpram\xlx_v6_rx_dpram.vhd" into library work
Parsing entity <xlx_v6_rx_dpram>.
Parsing architecture <xlx_v6_rx_dpram_a> of entity <xlx_v6_rx_dpram>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_elpeval.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_elpeval>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_elpeval>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_std_double_reset.vhd" into library work
Parsing entity <xlx_v6_gtx_std_double_reset>.
Parsing architecture <behavioral> of entity <xlx_v6_gtx_std_double_reset>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\gbt_tx\xlx_v6_gbt_tx_gearbox_std_dpram.vhd" into library work
Parsing entity <gbt_tx_gearbox_std_dpram>.
Parsing architecture <structural> of entity <gbt_tx_gearbox_std_dpram>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\gbt_rx\xlx_v6_gbt_rx_gearbox_std_dpram.vhd" into library work
Parsing entity <gbt_rx_gearbox_std_dpram>.
Parsing architecture <structural> of entity <gbt_rx_gearbox_std_dpram>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_std_rdwrctrl.vhd" into library work
Parsing entity <gbt_tx_gearbox_std_rdwrctrl>.
Parsing architecture <behabioral> of entity <gbt_tx_gearbox_std_rdwrctrl>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_polydiv.vhd" into library work
Parsing entity <gbt_tx_encoder_gbtframe_polydiv>.
Parsing architecture <behavioral> of entity <gbt_tx_encoder_gbtframe_polydiv>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox_std_rdctrl.vhd" into library work
Parsing entity <gbt_rx_gearbox_std_rdctrl>.
Parsing architecture <behavioral> of entity <gbt_rx_gearbox_std_rdctrl>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_syndrom.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_syndrom>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_syndrom>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_rs2errcor.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_rs2errcor>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_rs2errcor>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_lmbddet.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_lmbddet>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_lmbddet>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_errlcpoly.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_errlcpoly>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_errlcpoly>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_chnsrch.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_chnsrch>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_chnsrch>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_std.vhd" into library work
Parsing entity <xlx_v6_gtx_std>.
Parsing architecture <RTL> of entity <xlx_v6_gtx_std>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_latopt_tx_sync.vhd" into library work
Parsing entity <xlx_v6_gtx_latopt_tx_sync>.
Parsing architecture <RTL> of entity <xlx_v6_gtx_latopt_tx_sync>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_latopt_rx_sync.vhd" into library work
Parsing entity <xlx_v6_gtx_latopt_rx_sync>.
Parsing architecture <RTL> of entity <xlx_v6_gtx_latopt_rx_sync>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_latopt.vhd" into library work
Parsing entity <xlx_v6_gtx_latopt>.
Parsing architecture <RTL> of entity <xlx_v6_gtx_latopt>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\mgt\mgt_latopt_bitslipctrl.vhd" into library work
Parsing entity <mgt_latopt_bitslipctrl>.
Parsing architecture <structural> of entity <mgt_latopt_bitslipctrl>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_scrambler_21bit.vhd" into library work
Parsing entity <gbt_tx_scrambler_21bit>.
Parsing architecture <behavioral> of entity <gbt_tx_scrambler_21bit>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_scrambler_16bit.vhd" into library work
Parsing entity <gbt_tx_scrambler_16bit>.
Parsing architecture <behavioral> of entity <gbt_tx_scrambler_16bit>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_std.vhd" into library work
Parsing entity <gbt_tx_gearbox_std>.
Parsing architecture <structural> of entity <gbt_tx_gearbox_std>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_latopt.vhd" into library work
Parsing entity <gbt_tx_gearbox_latopt>.
Parsing architecture <behavioral> of entity <gbt_tx_gearbox_latopt>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_rsencode.vhd" into library work
Parsing entity <gbt_tx_encoder_gbtframe_rsencode>.
Parsing architecture <structural> of entity <gbt_tx_encoder_gbtframe_rsencode>.
WARNING:HDLCompiler:946 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_rsencode.vhd" Line 95: Actual for formal port divider_i is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_intlver.vhd" into library work
Parsing entity <gbt_tx_encoder_gbtframe_intlver>.
Parsing architecture <behavioral> of entity <gbt_tx_encoder_gbtframe_intlver>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox_std.vhd" into library work
Parsing entity <gbt_rx_gearbox_std>.
Parsing architecture <structural> of entity <gbt_rx_gearbox_std>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox_latopt.vhd" into library work
Parsing entity <gbt_rx_gearbox_latopt>.
Parsing architecture <behavioral> of entity <gbt_rx_gearbox_latopt>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_wraddr.vhd" into library work
Parsing entity <gbt_rx_framealigner_wraddr>.
Parsing architecture <behavioral> of entity <gbt_rx_framealigner_wraddr>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_rightshift.vhd" into library work
Parsing entity <gbt_rx_framealigner_rightshift>.
Parsing architecture <behavioral> of entity <gbt_rx_framealigner_rightshift>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_pattsearch.vhd" into library work
Parsing entity <gbt_rx_framealigner_pattsearch>.
Parsing architecture <behavioral> of entity <gbt_rx_framealigner_pattsearch>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_bscounter.vhd" into library work
Parsing entity <gbt_rx_framealigner_bscounter>.
Parsing architecture <behavioral> of entity <gbt_rx_framealigner_bscounter>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_descrambler_21bit.vhd" into library work
Parsing entity <gbt_rx_descrambler_21bit>.
Parsing architecture <behavioral> of entity <gbt_rx_descrambler_21bit>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_descrambler_16bit.vhd" into library work
Parsing entity <gbt_rx_descrambler_16bit>.
Parsing architecture <behavioral> of entity <gbt_rx_descrambler_16bit>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_rsdec.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_rsdec>.
Parsing architecture <structural> of entity <gbt_rx_decoder_gbtframe_rsdec>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_deintlver.vhd" into library work
Parsing entity <gbt_rx_decoder_gbtframe_deintlver>.
Parsing architecture <behavioral> of entity <gbt_rx_decoder_gbtframe_deintlver>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_std.vhd" into library work
Parsing entity <mgt_std>.
Parsing architecture <structural> of entity <mgt_std>.
WARNING:HDLCompiler:946 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_std.vhd" Line 192: Actual for formal port mgtrefclkrx_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_std.vhd" Line 219: Actual for formal port mgtrefclktx_in is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_latopt.vhd" into library work
Parsing entity <mgt_latopt>.
Parsing architecture <structural> of entity <mgt_latopt>.
WARNING:HDLCompiler:946 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_latopt.vhd" Line 343: Actual for formal port gtxrxreset_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_latopt.vhd" Line 344: Actual for formal port mgtrefclkrx_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_latopt.vhd" Line 378: Actual for formal port mgtrefclktx_in is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_scrambler.vhd" into library work
Parsing entity <gbt_tx_scrambler>.
Parsing architecture <structural> of entity <gbt_tx_scrambler>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_phasemon.vhd" into library work
Parsing entity <gbt_tx_gearbox_phasemon>.
Parsing architecture <Behavioral> of entity <gbt_tx_gearbox_phasemon>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox.vhd" into library work
Parsing entity <gbt_tx_gearbox>.
Parsing architecture <structural> of entity <gbt_tx_gearbox>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder.vhd" into library work
Parsing entity <gbt_tx_encoder>.
Parsing architecture <structural> of entity <gbt_tx_encoder>.
WARNING:HDLCompiler:946 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder.vhd" Line 151: Actual for formal port tx_common_frame_i is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_status.vhd" into library work
Parsing entity <gbt_rx_status>.
Parsing architecture <behavioral> of entity <gbt_rx_status>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox.vhd" into library work
Parsing entity <gbt_rx_gearbox>.
Parsing architecture <structural> of entity <gbt_rx_gearbox>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner.vhd" into library work
Parsing entity <gbt_rx_framealigner>.
Parsing architecture <structural> of entity <gbt_rx_framealigner>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_descrambler.vhd" into library work
Parsing entity <gbt_rx_descrambler>.
Parsing architecture <structural> of entity <gbt_rx_descrambler>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder.vhd" into library work
Parsing entity <gbt_rx_decoder>.
Parsing architecture <structural> of entity <gbt_rx_decoder>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\mgt\multi_gigabit_transceivers.vhd" into library work
Parsing entity <multi_gigabit_transceivers>.
Parsing architecture <structural> of entity <multi_gigabit_transceivers>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx.vhd" into library work
Parsing entity <gbt_tx>.
Parsing architecture <structural> of entity <gbt_tx>.
WARNING:HDLCompiler:946 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx.vhd" Line 266: Actual for formal port reset_i is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx.vhd" into library work
Parsing entity <gbt_rx>.
Parsing architecture <structural> of entity <gbt_rx>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\tx_mmcm\xlx_v6_tx_mmcm.vhd" into library work
Parsing entity <xlx_v6_tx_mmcm>.
Parsing architecture <xilinx> of entity <xlx_v6_tx_mmcm>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\gbt_rx_frameclk_phalgnr\xlx_v6_phalgnr_std_mmcm.vhd" into library work
Parsing entity <phaligner_std_pll>.
Parsing architecture <Behavioral> of entity <phaligner_std_pll>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\gbt_rx_frameclk_phalgnr\phaligner_mmcm_controller.vhd" into library work
Parsing entity <phaligner_mmcm_controller>.
Parsing architecture <Behavioral> of entity <phaligner_mmcm_controller>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\core_sources\rxframeclk_phalgnr\phaligner_phase_computing.vhd" into library work
Parsing entity <phaligner_phase_computing>.
Parsing architecture <Behavioral> of entity <phaligner_phase_computing>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\core_sources\rxframeclk_phalgnr\phaligner_phase_comparator.vhd" into library work
Parsing entity <phaligner_phase_comparator>.
Parsing architecture <Behavioral> of entity <phaligner_phase_comparator>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank.vhd" into library work
Parsing entity <gbt_bank>.
Parsing architecture <structural> of entity <gbt_bank>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\tx_frameclk_phaligner\tx_std_pll.vhd" into library work
Parsing entity <tx_std_pll>.
Parsing architecture <Behavioral> of entity <tx_std_pll>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\core_sources\rxframeclk_phalgnr\gbt_rx_frameclk_phalgnr.vhd" into library work
Parsing entity <gbt_rx_frameclk_phalgnr>.
Parsing architecture <Behavioral> of entity <gbt_rx_frameclk_phalgnr>.
WARNING:HDLCompiler:946 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\core_sources\rxframeclk_phalgnr\gbt_rx_frameclk_phalgnr.vhd" Line 126: Actual for formal port reset_i is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\core_sources\gbt_bank_reset.vhd" into library work
Parsing entity <gbt_bank_reset>.
Parsing architecture <behavioral> of entity <gbt_bank_reset>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\ise_project\packet_checker.vhd" into library work
Parsing entity <packet_checker>.
Parsing architecture <Behavioral> of entity <packet_checker>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_fmc_package_emu.vhd" into library work
Parsing package <glib_fmc_package_emu>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\cdce62005\cdce_synchronizer.vhd" into library work
Parsing entity <cdce_synchronizer>.
Parsing architecture <structural> of entity <cdce_synchronizer>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_reset.vhd" into library work
Parsing entity <xlx_v6_reset>.
Parsing architecture <behavioral> of entity <xlx_v6_reset>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\tx_frameclk_phaligner\tx_frameclk_phalgnr.vhd" into library work
Parsing entity <gbt_tx_frameclk_phalgnr>.
Parsing architecture <Behavioral> of entity <gbt_tx_frameclk_phalgnr>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\chipscope_vio\xlx_v6_chipscope_vio.vhd" into library work
Parsing entity <xlx_v6_chipscope_vio>.
Parsing architecture <xlx_v6_chipscope_vio_a> of entity <xlx_v6_chipscope_vio>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\chipscope_ila\xlx_v6_chipscope_ila.vhd" into library work
Parsing entity <xlx_v6_chipscope_ila>.
Parsing architecture <xlx_v6_chipscope_ila_a> of entity <xlx_v6_chipscope_ila>.
Parsing VHDL file "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" into library work
Parsing entity <dtc_fe_top>.
Parsing architecture <structural> of entity <dtc_fe_top>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" into library work
Parsing entity <glib_user_logic_emu>.
Parsing architecture <structural> of entity <glib_user_logic_emu>.
WARNING:HDLCompiler:946 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" Line 1142: Actual for formal port trig11 is neither a static name nor a globally static expression
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_system_core_emu.vhd" into library work
Parsing entity <glib_system_core_emu>.
Parsing architecture <structural> of entity <glib_system_core_emu>.
Parsing VHDL file "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd" into library work
Parsing entity <glib_gbt_example_design>.
Parsing architecture <structural> of entity <glib_gbt_example_design>.
WARNING:HDLCompiler:701 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd" Line 244: Partially associated formal fmc1_io_pin cannot have actual OPEN
WARNING:HDLCompiler:701 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd" Line 245: Partially associated formal fmc1_io_pin cannot have actual OPEN
WARNING:HDLCompiler:701 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd" Line 246: Partially associated formal fmc1_io_pin cannot have actual OPEN
WARNING:HDLCompiler:701 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd" Line 247: Partially associated formal fmc1_io_pin cannot have actual OPEN
WARNING:HDLCompiler:701 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd" Line 248: Partially associated formal fmc1_io_pin cannot have actual OPEN

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <glib_gbt_example_design> (architecture <structural>) from library <work>.

Elaborating entity <glib_system_core_emu> (architecture <structural>) from library <work>.

Elaborating entity <xlx_v6_reset> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <cdce_synchronizer> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\cdce62005\cdce_synchronizer.vhd" Line 175. Case statement is complete. others clause is never selected

Elaborating entity <glib_user_logic_emu> (architecture <structural>) from library <work>.

Elaborating entity <gbt_tx_frameclk_phalgnr> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\tx_frameclk_phaligner\tx_frameclk_phalgnr.vhd" Line 63: Using initial value '0' for reset_phaseshift_fsm since it is never assigned

Elaborating entity <phaligner_mmcm_controller> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <tx_std_pll> (architecture <Behavioral>) from library <work>.

Elaborating entity <xlx_v6_tx_mmcm> (architecture <xilinx>) from library <work>.

Elaborating entity <dtc_fe_top> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" Line 332: Assignment to txencodingsel ignored, since the identifier is never used

Elaborating entity <gbt_bank_reset> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <gbt_rx_frameclk_phalgnr> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <phaligner_mmcm_controller> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <phaligner_phase_computing> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <phaligner_phase_comparator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <phaligner_std_pll> (architecture <Behavioral>) from library <work>.

Elaborating entity <xlx_v6_gbt_rx_frameclk_phalgnr_mmcm> (architecture <xilinx>) from library <work>.

Elaborating entity <gbt_bank> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_tx> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_tx_scrambler> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_tx_scrambler_21bit> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_tx_encoder> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_tx_encoder_gbtframe_rsencode> (architecture <structural>) from library <work>.

Elaborating entity <gbt_tx_encoder_gbtframe_polydiv> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_tx_encoder_gbtframe_intlver> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_tx_gearbox> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_tx_gearbox_latopt> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_latopt.vhd" Line 239. Case statement is complete. others clause is never selected

Elaborating entity <gbt_tx_gearbox_phasemon> (architecture <Behavioral>) from library <work>.

Elaborating entity <multi_gigabit_transceivers> (architecture <structural>) with generics from library <work>.

Elaborating entity <mgt_latopt> (architecture <structural>) with generics from library <work>.

Elaborating entity <mgt_latopt_bitslipctrl> (architecture <structural>) from library <work>.

Elaborating entity <xlx_v6_gtx_latopt> (architecture <RTL>) with generics from library <work>.

Elaborating entity <xlx_v6_gtx_latopt_tx_sync> (architecture <RTL>) with generics from library <work>.

Elaborating entity <xlx_v6_gtx_latopt_rx_sync> (architecture <RTL>) from library <work>.

Elaborating entity <gbt_rx> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_rx_framealigner> (architecture <structural>) from library <work>.

Elaborating entity <gbt_rx_framealigner_wraddr> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_framealigner_pattsearch> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_framealigner_bscounter> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_framealigner_rightshift> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_gearbox> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_rx_gearbox_latopt> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_decoder> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_rx_decoder_gbtframe_deintlver> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_decoder_gbtframe_rsdec> (architecture <structural>) from library <work>.

Elaborating entity <gbt_rx_decoder_gbtframe_syndrom> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_decoder_gbtframe_lmbddet> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_decoder_gbtframe_errlcpoly> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected

Elaborating entity <gbt_rx_decoder_gbtframe_chnsrch> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_decoder_gbtframe_elpeval> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected

Elaborating entity <gbt_rx_decoder_gbtframe_rs2errcor> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 397. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 422. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank_package.vhd" Line 422. Case statement is complete. others clause is never selected

Elaborating entity <gbt_rx_descrambler> (architecture <structural>) with generics from library <work>.

Elaborating entity <gbt_rx_descrambler_21bit> (architecture <behavioral>) from library <work>.

Elaborating entity <gbt_rx_status> (architecture <behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" Line 638: Assignment to rxencodingsel ignored, since the identifier is never used
Going to verilog side to elaborate module dtc_fe

Elaborating module <dtc_fe>.
WARNING:HDLCompiler:1127 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 41: Assignment to wea_1 ignored, since the identifier is never used
Going to vhdl side to elaborate module cicbram

Elaborating entity <cicbram> (architecture <cicbram_a>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module dtc_buff

Elaborating entity <dtc_buff> (architecture <dtc_buff_a>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module dtc_buff
Back to verilog to continue elaboration
WARNING:HDLCompiler:413 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 140: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 155: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 179: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 177: Assignment to count_256_rx_sh1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 220: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 237: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 326: Signal <douta_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 336: Signal <douta_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 347: Signal <dout_buff_1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 350: Signal <dout_buff_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <eports_trig>.
WARNING:HDLCompiler:413 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_3.0\eports_trig.v" Line 42: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_3.0\eports_trig.v" Line 40: Assignment to count8 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 449: Assignment to trig_0 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 36: Net <dina_0[3]> does not have a driver.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" Line 231: Net <txExtraDataWidebus_from_pattGen[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" Line 264: Net <to_gbtBank_1_clks_tx_frameClk[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" Line 270: Net <to_gbtBank_1_mgt_mgtCommon_dummy_i> does not have a driver.

Elaborating entity <clkDiv> (architecture <xilinx>) from library <work>.
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" Line 784. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" Line 805. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" Line 790: Assignment to reg_tx_1 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" Line 828. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" Line 849. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" Line 834: Assignment to reg_rx_1 ignored, since the identifier is never used

Elaborating entity <Txbram> (architecture <Txbram_a>) from library <work>.

Elaborating entity <Rxbram> (architecture <Rxbram_a>) from library <work>.

Elaborating entity <packet_checker> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\ise_project\packet_checker.vhd" Line 75: din_1 should be on the sensitivity list of the process

Elaborating entity <xlx_v6_chipscope_icon> (architecture <xlx_v6_chipscope_icon_a>) from library <work>.

Elaborating entity <xlx_v6_chipscope_vio> (architecture <xlx_v6_chipscope_vio_a>) from library <work>.

Elaborating entity <dtcfetop_chipscope_ila> (architecture <dtcfetop_chipscope_ila_a>) from library <work>.

Elaborating entity <xlx_v6_chipscope_ila> (architecture <xlx_v6_chipscope_ila_a>) from library <work>.
WARNING:HDLCompiler:634 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" Line 282: Net <addrb_tx[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" Line 295: Net <addrb_rx[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" Line 326: Net <TX_O_1[319]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" Line 329: Net <RX_O_1[319]> does not have a driver.
WARNING:Xst:2972 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" line 993. All outputs of instance <pcktChk_1> of block <packet_checker> are unconnected in block <glib_user_logic_emu>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <glib_gbt_example_design>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_gbt_example_design.vhd".
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal FMC1_LA_P<4:33> may hinder XST clustering optimizations.
    Summary:
	no macro.
Unit <glib_gbt_example_design> synthesized.

Synthesizing Unit <glib_system_core_emu>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_system_core_emu.vhd".
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_system_core_emu.vhd" line 184: Output port <SYNC_CLK_O> of the instance <cdceSync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_system_core_emu.vhd" line 184: Output port <SYNC_CMD_O> of the instance <cdceSync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_system_core_emu.vhd" line 184: Output port <SYNC_BUSY_O> of the instance <cdceSync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_system_core_emu.vhd" line 184: Output port <SYNC_LOCK_O> of the instance <cdceSync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_system_core_emu.vhd" line 184: Output port <SYNC_DONE_O> of the instance <cdceSync> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <glib_system_core_emu> synthesized.

Synthesizing Unit <xlx_v6_reset>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\xlx_v6_reset.vhd".
        CLK_FREQ = 125000000
    Found 1-bit register for signal <RESET_O>.
    Found 1-bit register for signal <dlyRstCtrl.timer<26>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<25>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<24>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<23>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<22>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<21>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<20>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<19>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<18>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<17>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<16>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<15>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<14>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<13>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<12>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<11>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<10>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<9>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<8>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<7>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<6>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<5>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<4>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<3>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<2>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<1>>.
    Found 1-bit register for signal <dlyRstCtrl.timer<0>>.
    Found 27-bit subtractor for signal <GND_7_o_GND_7_o_sub_2_OUT<26:0>> created at line 124.
    Found 27-bit comparator greater for signal <GND_7_o_dlyRstCtrl.timer[26]_LessThan_1_o> created at line 123
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <xlx_v6_reset> synthesized.

Synthesizing Unit <cdce_synchronizer>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\cdce62005\cdce_synchronizer.vhd".
        PWRDOWN_DELAY = 1000
        SYNC_DELAY = 1000000
    Found 2-bit register for signal <cdce_control.state>.
    Found 20-bit register for signal <cdce_control.timer>.
    Found 1-bit register for signal <SYNC_DONE_O>.
    Found 1-bit register for signal <SYNC_BUSY_O>.
    Found 1-bit register for signal <SYNC_LOCK_O>.
    Found 1-bit register for signal <PWRDOWN_O>.
    Found 1-bit register for signal <fsm_sync>.
    Found finite state machine <FSM_0> for signal <cdce_control.state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_from_bufg_mux (rising_edge)                |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit subtractor for signal <GND_9_o_GND_9_o_sub_6_OUT<19:0>> created at line 160.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cdce_synchronizer> synthesized.

Synthesizing Unit <glib_user_logic_emu>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd".
WARNING:Xst:647 - Input <SFP_RX_P<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SFP_RX_N<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SFP_MOD_ABS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SFP_RXLOS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SFP_TXFAULT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" line 620: Output port <TX_EXTRA_DATA_WIDEBUS_O> of the instance <dtc_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" line 620: Output port <CIC_ADDRA_O> of the instance <dtc_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" line 620: Output port <GBT_RX_DECODER_DT> of the instance <dtc_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" line 620: Output port <GBT_TX_SCRAMBLER_DT> of the instance <dtc_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" line 620: Output port <LATOPT_GBTBANK_RX_O> of the instance <dtc_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" line 620: Output port <TX_GEARBOX_ALIGNED> of the instance <dtc_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" line 620: Output port <TX_GEARBOX_ALIGNEMENT_COMPUTED_O> of the instance <dtc_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" line 910: Output port <douta> of the instance <txbram_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" line 942: Output port <douta> of the instance <rxbram_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" line 993: Output port <PCKT_CHK_C> of the instance <pcktChk_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\glib_firmware _emulation\glib_user_logic_emu.vhd" line 993: Output port <PCKT_CHK_IC> of the instance <pcktChk_1> is unconnected or connected to loadless signal.
WARNING:Xst:2563 - Inout <FMC1_IO_PIN_la_p<4:33>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FMC1_IO_PIN_la_n> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FMC1_IO_PIN_ha_p> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FMC1_IO_PIN_ha_n> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FMC1_IO_PIN_hb_p> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <FMC1_IO_PIN_hb_n> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <addrb_tx> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addrb_rx> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TX_O_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RX_O_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <addra_tx>.
    Found 3-bit register for signal <addra_rx>.
    Found 320-bit register for signal <reg_Tx_0>.
    Found 320-bit register for signal <reg_Rx_0>.
    Found 320-bit register for signal <TX_O_0>.
    Found 1-bit register for signal <flag_pckt>.
    Found 320-bit register for signal <RX_O_0>.
    Found 1-bit register for signal <rxerror>.
    Found 1-bit register for signal <userCdceLocked_r>.
    Found 3-bit adder for signal <addra_tx[2]_GND_17_o_add_3_OUT> created at line 726.
    Found 3-bit adder for signal <addra_rx[2]_GND_17_o_add_7_OUT> created at line 753.
    Found 320-bit 8-to-1 multiplexer for signal <addra_tx[2]_reg_Tx_0[319]_wide_mux_10_OUT> created at line 772.
    Found 320-bit 8-to-1 multiplexer for signal <addra_rx[2]_reg_Rx_0[319]_wide_mux_14_OUT> created at line 816.
    Found 30-bit tristate buffer for signal <FMC1_IO_PIN_la_p<4:33>> created at line 158
    Found 34-bit tristate buffer for signal <FMC1_IO_PIN_la_n> created at line 158
    Found 24-bit tristate buffer for signal <FMC1_IO_PIN_ha_p> created at line 158
    Found 24-bit tristate buffer for signal <FMC1_IO_PIN_ha_n> created at line 158
    Found 22-bit tristate buffer for signal <FMC1_IO_PIN_hb_p> created at line 158
    Found 22-bit tristate buffer for signal <FMC1_IO_PIN_hb_n> created at line 158
    Found 40-bit comparator not equal for signal <n0055> created at line 1046
    WARNING:Xst:2404 -  FFs/Latches <wea_tx<0><2:2>> (without init value) have a constant value of 1 in block <glib_user_logic_emu>.
    WARNING:Xst:2404 -  FFs/Latches <wea_rx<0><0:0>> (without init value) have a constant value of 1 in block <glib_user_logic_emu>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 1289 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <glib_user_logic_emu> synthesized.

Synthesizing Unit <gbt_tx_frameclk_phalgnr>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\tx_frameclk_phaligner\tx_frameclk_phalgnr.vhd".
        SHIFT_CNTER = 10
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\tx_frameclk_phaligner\tx_frameclk_phalgnr.vhd" line 79: Output port <SHIFT_DONE> of the instance <mmc_ctrl_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <gbt_tx_frameclk_phalgnr> synthesized.

Synthesizing Unit <phaligner_mmcm_controller_1>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\gbt_rx_frameclk_phalgnr\phaligner_mmcm_controller.vhd".
        SHIFT_CNTER = 10
    Found 32-bit register for signal <phaseShiftCnter>.
    Found 1-bit register for signal <SHIFT_DONE>.
    Found 1-bit register for signal <phaseshift_r1>.
    Found 1-bit register for signal <phaseshift_r0>.
    Found 1-bit register for signal <PHASE_SHIFT_TO_MMCM>.
    Found 2-bit register for signal <phaseShift_FSM>.
    Found finite state machine <FSM_1> for signal <phaseShift_FSM>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | RX_WORDCLK_I (rising_edge)                     |
    | Power Up State     | s0_waitforphaseshift                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <phaseShiftCnter[31]_GND_22_o_add_1_OUT> created at line 96.
    Found 32-bit comparator greater for signal <n0004> created at line 102
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phaligner_mmcm_controller_1> synthesized.

Synthesizing Unit <tx_std_pll>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\tx_frameclk_phaligner\tx_std_pll.vhd".
    Summary:
	no macro.
Unit <tx_std_pll> synthesized.

Synthesizing Unit <xlx_v6_tx_mmcm>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\tx_mmcm\xlx_v6_tx_mmcm.vhd".
    Summary:
	no macro.
Unit <xlx_v6_tx_mmcm> synthesized.

Synthesizing Unit <dtc_fe_top>.
    Related source file is "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd".
        GBTBANK_RESET_CLK_FREQ = 40000000
WARNING:Xst:647 - Input <TEST_PATTERN_SEL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FABRIC_CLK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET_DATA_ERRORSEEN_FLAG_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET_GBTRXREADY_LOST_FLAG_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 377: Output port <BUSY_O> of the instance <gbtBankRst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 377: Output port <DONE_O> of the instance <gbtBankRst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 479: Output port <PLL_LOCKED_O> of the instance <rxFrmClkPhAlgnr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[1]_rxBitSlip_oddRstNbr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[1]_drp_dRpDo> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[2]_rxBitSlip_oddRstNbr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[2]_drp_dRpDo> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[3]_rxBitSlip_oddRstNbr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[3]_drp_dRpDo> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[4]_rxBitSlip_oddRstNbr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[4]_drp_dRpDo> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtCommon_dummy_o> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[1]_tx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[1]_rx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[1]_tx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[1]_rx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[1]_drp_dRdy> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[1]_prbs_rxErr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[2]_tx_p> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[2]_tx_n> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[2]_tx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[2]_rx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[2]_tx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[2]_rx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[2]_ready> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[2]_rxWordClkReady> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[2]_drp_dRdy> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[2]_prbs_rxErr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[3]_tx_p> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[3]_tx_n> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[3]_tx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[3]_rx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[3]_tx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[3]_rx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[3]_ready> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[3]_rxWordClkReady> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[3]_drp_dRdy> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[3]_prbs_rxErr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[4]_tx_p> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[4]_tx_n> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[4]_tx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[4]_rx_pllLkDet> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[4]_tx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[4]_rx_resetDone> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[4]_ready> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[4]_rxWordClkReady> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[4]_drp_dRdy> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <MGT_O_mgtLink[4]_prbs_rxErr> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 516: Output port <GBT_RX_O[1]_header_lockedFlag> of the instance <gbtBank_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\tracker1.3.glibv3.8cbc2\vhdl\prj_iphc_strasbourg\glib_v3_be\dtc_fe_top.vhd" line 749: Output port <EPORT_OUT> of the instance <dtc> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <txExtraDataWidebus_from_pattGen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_clks_tx_frameClk<2:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_clks_rx_frameClk<2:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_loopBack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rxBitSlip_nbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_conf_diff> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_conf_pstEmph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_conf_preEmph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_conf_eqMix> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_drp_dAddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_drp_dI> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_prbs_txEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_prbs_rxEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_loopBack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rxBitSlip_nbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_conf_diff> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_conf_pstEmph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_conf_preEmph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_conf_eqMix> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_drp_dAddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_drp_dI> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_prbs_txEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_prbs_rxEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_loopBack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rxBitSlip_nbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_conf_diff> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_conf_pstEmph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_conf_preEmph> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_conf_eqMix> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_drp_dAddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_drp_dI> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_prbs_txEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_prbs_rxEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <GBTRXREADY_LOST_FLAG_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RXDATA_ERRORSEEN_FLAG_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RXEXTRADATA_WIDEBUS_ERRORSEEN_FLAG_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TX_MATCHFLAG_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RX_MATCHFLAG_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtCommon_dummy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_tx_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rx_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_tx_syncReset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rx_syncReset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rxBitSlip_enable> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rxBitSlip_ctrl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rxBitSlip_run> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_rxBitSlip_oddRstEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_conf_txPol> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_conf_rxPol> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_drp_dEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_drp_dWe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_prbs_forcErr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[2]_prbs_errCntRst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_tx_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rx_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_tx_syncReset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rx_syncReset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rxBitSlip_enable> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rxBitSlip_ctrl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rxBitSlip_run> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_rxBitSlip_oddRstEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_conf_txPol> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_conf_rxPol> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_drp_dEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_drp_dWe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_prbs_forcErr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[3]_prbs_errCntRst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_tx_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rx_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_tx_syncReset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rx_syncReset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rxBitSlip_enable> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rxBitSlip_ctrl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rxBitSlip_run> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_rxBitSlip_oddRstEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_conf_txPol> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_conf_rxPol> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_drp_dEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_drp_dWe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_prbs_forcErr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_gbtBank_1_mgt_mgtLink[4]_prbs_errCntRst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dtc_fe_top> synthesized.

Synthesizing Unit <gbt_bank_reset>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\core_sources\gbt_bank_reset.vhd".
        RX_INIT_FIRST = false
        INITIAL_DELAY = 40000000
        TIME_N = 40000000
        GAP_DELAY = 40000000
    Found 1-bit register for signal <BUSY_O>.
    Found 1-bit register for signal <DONE_O>.
    Found 1-bit register for signal <gbtResetTx_from_txRstFsm>.
    Found 1-bit register for signal <mgtResetTx_from_txRstFsm>.
    Found 1-bit register for signal <gbtResetRx_from_rxRstFsm>.
    Found 1-bit register for signal <mgtResetRx_from_rxRstFsm>.
    Found 1-bit register for signal <manual_reset_tx_r2>.
    Found 1-bit register for signal <manual_reset_tx_r>.
    Found 1-bit register for signal <manual_reset_rx_r2>.
    Found 1-bit register for signal <manual_reset_rx_r>.
    Found 1-bit register for signal <gbtResetTx_from_generalRstFsm>.
    Found 1-bit register for signal <mgtResetRx_from_generalRstFsm>.
    Found 1-bit register for signal <gbtResetRx_from_generalRstFsm>.
    Found 1-bit register for signal <mgtResetTx_from_generalRstFsm>.
    Found 27-bit register for signal <generalRstCtrlFsm.general_timer>.
    Found 2-bit register for signal <generalRstCtrlFsm.tx_state>.
    Found 2-bit register for signal <generalRstCtrlFsm.rx_state>.
    Found 26-bit register for signal <generalRstCtrlFsm.tx_timer>.
    Found 26-bit register for signal <generalRstCtrlFsm.rx_timer>.
    Found 3-bit register for signal <generalRstCtrlFsm.general_state>.
    Found finite state machine <FSM_2> for signal <generalRstCtrlFsm.tx_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | GENERAL_RESET_I (positive)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0_idle                                        |
    | Power Up State     | s0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <generalRstCtrlFsm.rx_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | GENERAL_RESET_I (positive)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0_idle                                        |
    | Power Up State     | s0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <generalRstCtrlFsm.general_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | GENERAL_RESET_I (positive)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0_idle                                        |
    | Power Up State     | s0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 27-bit adder for signal <generalRstCtrlFsm.general_timer[26]_GND_57_o_add_13_OUT> created at line 300.
    Found 26-bit adder for signal <generalRstCtrlFsm.tx_timer[25]_GND_57_o_add_31_OUT> created at line 341.
    Found 26-bit adder for signal <generalRstCtrlFsm.rx_timer[25]_GND_57_o_add_45_OUT> created at line 376.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <gbt_bank_reset> synthesized.

Synthesizing Unit <gbt_rx_frameclk_phalgnr>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\core_sources\rxframeclk_phalgnr\gbt_rx_frameclk_phalgnr.vhd".
        RX_OPTIMIZATION = 1
        TX_OPTIMIZATION = 1
        WORDCLK_FREQ = 240
        SHIFT_CNTER = 224
        REF_MATCHING = (56,56)
WARNING:Xst:647 - Input <FRAMECLK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <gbt_rx_frameclk_phalgnr> synthesized.

Synthesizing Unit <phaligner_mmcm_controller_2>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\gbt_rx_frameclk_phalgnr\phaligner_mmcm_controller.vhd".
        SHIFT_CNTER = 224
    Found 1-bit register for signal <SHIFT_DONE>.
    Found 1-bit register for signal <phaseshift_r1>.
    Found 1-bit register for signal <phaseshift_r0>.
    Found 32-bit register for signal <phaseShiftCnter>.
    Found 2-bit register for signal <phaseShift_FSM>.
    Found 1-bit register for signal <PHASE_SHIFT_TO_MMCM>.
    Found finite state machine <FSM_5> for signal <phaseShift_FSM>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | RX_WORDCLK_I (rising_edge)                     |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0_waitforphaseshift                           |
    | Power Up State     | s0_waitforphaseshift                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <phaseShiftCnter[31]_GND_60_o_add_1_OUT> created at line 96.
    Found 32-bit comparator greater for signal <n0004> created at line 102
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phaligner_mmcm_controller_2> synthesized.

Synthesizing Unit <phaligner_phase_computing>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\core_sources\rxframeclk_phalgnr\phaligner_phase_computing.vhd".
        wordclk_freq = 240
    Found 1-bit register for signal <deserializerReset>.
    Found 1-bit register for signal <DONE_O>.
    Found 1-bit register for signal <valueComputed>.
    Found 6-bit register for signal <serialToParallel>.
    Found 6-bit register for signal <OUTPUT_O>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <phaligner_phase_computing> synthesized.

Synthesizing Unit <phaligner_phase_comparator>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\core_sources\rxframeclk_phalgnr\phaligner_phase_comparator.vhd".
        wordclk_freq = 240
        ref = (56,56)
    Found 1-bit register for signal <RESET_MMCM_CTRL>.
    Found 1-bit register for signal <RESET_DESERIALIZER>.
    Found 1-bit register for signal <ph_aligned_buf>.
    Found 2-bit register for signal <phalgnr_FSM>.
    Found 1-bit register for signal <PHASE_SHIFT>.
    Found finite state machine <FSM_6> for signal <phalgnr_FSM>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | RX_WORDCLK_I (falling_edge)                    |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0_waitforplllocked                            |
    | Power Up State     | s0_waitforplllocked                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phaligner_phase_comparator> synthesized.

Synthesizing Unit <phaligner_std_pll>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\gbt_rx_frameclk_phalgnr\xlx_v6_phalgnr_std_mmcm.vhd".
    Summary:
	no macro.
Unit <phaligner_std_pll> synthesized.

Synthesizing Unit <xlx_v6_gbt_rx_frameclk_phalgnr_mmcm>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\gbt_rx_frameclk_phalgnr\mmcm_inst\xlx_v6_gbt_rx_frameclk_phalgnr_mmcm.vhd".
    Summary:
	no macro.
Unit <xlx_v6_gbt_rx_frameclk_phalgnr_mmcm> synthesized.

Synthesizing Unit <gbt_bank>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_bank.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 0
        RX_OPTIMIZATION = 0
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <CLKS_I_tx_frameClk<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKS_I_rx_frameClk<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <gbt_bank> synthesized.

Synthesizing Unit <gbt_tx>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 1
        RX_OPTIMIZATION = 1
        TX_ENCODING = 0
        RX_ENCODING = 0
    Summary:
	no macro.
Unit <gbt_tx> synthesized.

Synthesizing Unit <gbt_tx_scrambler>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_scrambler.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 1
        RX_OPTIMIZATION = 1
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <TX_EXTRA_DATA_WIDEBUS_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <TX_HEADER_O>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <gbt_tx_scrambler> synthesized.

Synthesizing Unit <gbt_tx_scrambler_21bit>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_scrambler_21bit.vhd".
    Found 1-bit register for signal <feedbackRegister<20>>.
    Found 1-bit register for signal <feedbackRegister<19>>.
    Found 1-bit register for signal <feedbackRegister<18>>.
    Found 1-bit register for signal <feedbackRegister<17>>.
    Found 1-bit register for signal <feedbackRegister<16>>.
    Found 1-bit register for signal <feedbackRegister<15>>.
    Found 1-bit register for signal <feedbackRegister<14>>.
    Found 1-bit register for signal <feedbackRegister<13>>.
    Found 1-bit register for signal <feedbackRegister<12>>.
    Found 1-bit register for signal <feedbackRegister<11>>.
    Found 1-bit register for signal <feedbackRegister<10>>.
    Found 1-bit register for signal <feedbackRegister<9>>.
    Found 1-bit register for signal <feedbackRegister<8>>.
    Found 1-bit register for signal <feedbackRegister<7>>.
    Found 1-bit register for signal <feedbackRegister<6>>.
    Found 1-bit register for signal <feedbackRegister<5>>.
    Found 1-bit register for signal <feedbackRegister<4>>.
    Found 1-bit register for signal <feedbackRegister<3>>.
    Found 1-bit register for signal <feedbackRegister<2>>.
    Found 1-bit register for signal <feedbackRegister<1>>.
    Found 1-bit register for signal <feedbackRegister<0>>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <gbt_tx_scrambler_21bit> synthesized.

Synthesizing Unit <gbt_tx_encoder>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 1
        RX_OPTIMIZATION = 1
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <TX_EXTRA_FRAME_WIDEBUS_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_RESET_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_FRAMECLK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <gbt_tx_encoder> synthesized.

Synthesizing Unit <gbt_tx_encoder_gbtframe_rsencode>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_rsencode.vhd".
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_rsencode.vhd" line 93: Output port <QUOTIENT_O> of the instance <polyDivider> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <gbt_tx_encoder_gbtframe_rsencode> synthesized.

Synthesizing Unit <gbt_tx_encoder_gbtframe_polydiv>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_polydiv.vhd".
WARNING:Xst:647 - Input <DIVISOR_I<19:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <gbt_tx_encoder_gbtframe_polydiv> synthesized.

Synthesizing Unit <gbt_tx_encoder_gbtframe_intlver>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_encoder_gbtframe_intlver.vhd".
    Summary:
	no macro.
Unit <gbt_tx_encoder_gbtframe_intlver> synthesized.

Synthesizing Unit <gbt_tx_gearbox>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 1
        RX_OPTIMIZATION = 1
        TX_ENCODING = 0
        RX_ENCODING = 0
    Summary:
	no macro.
Unit <gbt_tx_gearbox> synthesized.

Synthesizing Unit <gbt_tx_gearbox_latopt>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_latopt.vhd".
    Found 1-bit register for signal <gearboxSyncReset>.
    Found 1-bit register for signal <txMgtReady_r>.
    Found 1-bit register for signal <txMgtReady_r2>.
    Found 1-bit register for signal <TX_PHCOMPUTED_O>.
    Found 20-bit register for signal <TX_WORD_O>.
    Found 3-bit register for signal <gbLatOpt20b_gen.gbLatOpt20b.address>.
    Found 120-bit register for signal <txFrame_from_frameInverter_for_mon>.
    Found 1-bit register for signal <txFrame_built_from_word<99>>.
    Found 1-bit register for signal <txFrame_built_from_word<98>>.
    Found 1-bit register for signal <txFrame_built_from_word<97>>.
    Found 1-bit register for signal <txFrame_built_from_word<96>>.
    Found 1-bit register for signal <txFrame_built_from_word<95>>.
    Found 1-bit register for signal <txFrame_built_from_word<94>>.
    Found 1-bit register for signal <txFrame_built_from_word<93>>.
    Found 1-bit register for signal <txFrame_built_from_word<92>>.
    Found 1-bit register for signal <txFrame_built_from_word<91>>.
    Found 1-bit register for signal <txFrame_built_from_word<90>>.
    Found 1-bit register for signal <txFrame_built_from_word<89>>.
    Found 1-bit register for signal <txFrame_built_from_word<88>>.
    Found 1-bit register for signal <txFrame_built_from_word<87>>.
    Found 1-bit register for signal <txFrame_built_from_word<86>>.
    Found 1-bit register for signal <txFrame_built_from_word<85>>.
    Found 1-bit register for signal <txFrame_built_from_word<84>>.
    Found 1-bit register for signal <txFrame_built_from_word<83>>.
    Found 1-bit register for signal <txFrame_built_from_word<82>>.
    Found 1-bit register for signal <txFrame_built_from_word<81>>.
    Found 1-bit register for signal <txFrame_built_from_word<80>>.
    Found 1-bit register for signal <txFrame_built_from_word<79>>.
    Found 1-bit register for signal <txFrame_built_from_word<78>>.
    Found 1-bit register for signal <txFrame_built_from_word<77>>.
    Found 1-bit register for signal <txFrame_built_from_word<76>>.
    Found 1-bit register for signal <txFrame_built_from_word<75>>.
    Found 1-bit register for signal <txFrame_built_from_word<74>>.
    Found 1-bit register for signal <txFrame_built_from_word<73>>.
    Found 1-bit register for signal <txFrame_built_from_word<72>>.
    Found 1-bit register for signal <txFrame_built_from_word<71>>.
    Found 1-bit register for signal <txFrame_built_from_word<70>>.
    Found 1-bit register for signal <txFrame_built_from_word<69>>.
    Found 1-bit register for signal <txFrame_built_from_word<68>>.
    Found 1-bit register for signal <txFrame_built_from_word<67>>.
    Found 1-bit register for signal <txFrame_built_from_word<66>>.
    Found 1-bit register for signal <txFrame_built_from_word<65>>.
    Found 1-bit register for signal <txFrame_built_from_word<64>>.
    Found 1-bit register for signal <txFrame_built_from_word<63>>.
    Found 1-bit register for signal <txFrame_built_from_word<62>>.
    Found 1-bit register for signal <txFrame_built_from_word<61>>.
    Found 1-bit register for signal <txFrame_built_from_word<60>>.
    Found 1-bit register for signal <txFrame_built_from_word<59>>.
    Found 1-bit register for signal <txFrame_built_from_word<58>>.
    Found 1-bit register for signal <txFrame_built_from_word<57>>.
    Found 1-bit register for signal <txFrame_built_from_word<56>>.
    Found 1-bit register for signal <txFrame_built_from_word<55>>.
    Found 1-bit register for signal <txFrame_built_from_word<54>>.
    Found 1-bit register for signal <txFrame_built_from_word<53>>.
    Found 1-bit register for signal <txFrame_built_from_word<52>>.
    Found 1-bit register for signal <txFrame_built_from_word<51>>.
    Found 1-bit register for signal <txFrame_built_from_word<50>>.
    Found 1-bit register for signal <txFrame_built_from_word<49>>.
    Found 1-bit register for signal <txFrame_built_from_word<48>>.
    Found 1-bit register for signal <txFrame_built_from_word<47>>.
    Found 1-bit register for signal <txFrame_built_from_word<46>>.
    Found 1-bit register for signal <txFrame_built_from_word<45>>.
    Found 1-bit register for signal <txFrame_built_from_word<44>>.
    Found 1-bit register for signal <txFrame_built_from_word<43>>.
    Found 1-bit register for signal <txFrame_built_from_word<42>>.
    Found 1-bit register for signal <txFrame_built_from_word<41>>.
    Found 1-bit register for signal <txFrame_built_from_word<40>>.
    Found 1-bit register for signal <txFrame_built_from_word<39>>.
    Found 1-bit register for signal <txFrame_built_from_word<38>>.
    Found 1-bit register for signal <txFrame_built_from_word<37>>.
    Found 1-bit register for signal <txFrame_built_from_word<36>>.
    Found 1-bit register for signal <txFrame_built_from_word<35>>.
    Found 1-bit register for signal <txFrame_built_from_word<34>>.
    Found 1-bit register for signal <txFrame_built_from_word<33>>.
    Found 1-bit register for signal <txFrame_built_from_word<32>>.
    Found 1-bit register for signal <txFrame_built_from_word<31>>.
    Found 1-bit register for signal <txFrame_built_from_word<30>>.
    Found 1-bit register for signal <txFrame_built_from_word<29>>.
    Found 1-bit register for signal <txFrame_built_from_word<28>>.
    Found 1-bit register for signal <txFrame_built_from_word<27>>.
    Found 1-bit register for signal <txFrame_built_from_word<26>>.
    Found 1-bit register for signal <txFrame_built_from_word<25>>.
    Found 1-bit register for signal <txFrame_built_from_word<24>>.
    Found 1-bit register for signal <txFrame_built_from_word<23>>.
    Found 1-bit register for signal <txFrame_built_from_word<22>>.
    Found 1-bit register for signal <txFrame_built_from_word<21>>.
    Found 1-bit register for signal <txFrame_built_from_word<20>>.
    Found 1-bit register for signal <txFrame_built_from_word<19>>.
    Found 1-bit register for signal <txFrame_built_from_word<18>>.
    Found 1-bit register for signal <txFrame_built_from_word<17>>.
    Found 1-bit register for signal <txFrame_built_from_word<16>>.
    Found 1-bit register for signal <txFrame_built_from_word<15>>.
    Found 1-bit register for signal <txFrame_built_from_word<14>>.
    Found 1-bit register for signal <txFrame_built_from_word<13>>.
    Found 1-bit register for signal <txFrame_built_from_word<12>>.
    Found 1-bit register for signal <txFrame_built_from_word<11>>.
    Found 1-bit register for signal <txFrame_built_from_word<10>>.
    Found 1-bit register for signal <txFrame_built_from_word<9>>.
    Found 1-bit register for signal <txFrame_built_from_word<8>>.
    Found 1-bit register for signal <txFrame_built_from_word<7>>.
    Found 1-bit register for signal <txFrame_built_from_word<6>>.
    Found 1-bit register for signal <txFrame_built_from_word<5>>.
    Found 1-bit register for signal <txFrame_built_from_word<4>>.
    Found 1-bit register for signal <txFrame_built_from_word<3>>.
    Found 1-bit register for signal <txFrame_built_from_word<2>>.
    Found 1-bit register for signal <txFrame_built_from_word<1>>.
    Found 1-bit register for signal <txFrame_built_from_word<0>>.
    Found 1-bit register for signal <TX_PHALIGNED_O>.
    Found finite state machine <FSM_7> for signal <gbLatOpt20b_gen.gbLatOpt20b.address>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | TX_WORDCLK_I (rising_edge)                     |
    | Reset              | gearboxSyncReset (positive)                    |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit 6-to-1 multiplexer for signal <gbLatOpt20b_gen.gbLatOpt20b.address[2]_X_37_o_wide_mux_2_OUT> created at line 189.
    Found 20-bit comparator equal for signal <txFrame_from_frameInverter_for_mon[119]_txFrame_from_frameInverter[119]_equal_1_o> created at line 233
    Found 100-bit comparator equal for signal <txFrame_from_frameInverter_for_mon[99]_txFrame_built_from_word[99]_equal_2_o> created at line 233
    Summary:
	inferred 245 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gbt_tx_gearbox_latopt> synthesized.

Synthesizing Unit <gbt_tx_gearbox_phasemon>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_tx\gbt_tx_gearbox_phasemon.vhd".
    Found 1-bit register for signal <DONE_O>.
    Found 1-bit register for signal <GOOD_O>.
    Found 32-bit register for signal <matching_founded>.
    Found 32-bit adder for signal <matching_founded[31]_GND_180_o_add_0_OUT> created at line 39.
    Found 32-bit comparator greater for signal <n0002> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <gbt_tx_gearbox_phasemon> synthesized.

Synthesizing Unit <multi_gigabit_transceivers>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\mgt\multi_gigabit_transceivers.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 1
        RX_OPTIMIZATION = 1
        TX_ENCODING = 0
        RX_ENCODING = 0
    Summary:
	no macro.
Unit <multi_gigabit_transceivers> synthesized.

Synthesizing Unit <mgt_latopt>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_latopt.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 1
        RX_OPTIMIZATION = 1
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_loopBack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rxBitSlip_nbr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_conf_diff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_conf_pstEmph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_conf_preEmph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_conf_eqMix> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_drp_dAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_drp_dI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_prbs_txEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_prbs_rxEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_loopBack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rxBitSlip_nbr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_conf_diff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_conf_pstEmph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_conf_preEmph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_conf_eqMix> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_drp_dAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_drp_dI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_prbs_txEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_prbs_rxEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_loopBack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rxBitSlip_nbr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_conf_diff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_conf_pstEmph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_conf_preEmph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_conf_eqMix> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_drp_dAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_drp_dI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_prbs_txEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_prbs_rxEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtCommon_dummy_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_tx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rxBitSlip_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rxBitSlip_ctrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rxBitSlip_run> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_rxBitSlip_oddRstEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_conf_txPol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_conf_rxPol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_drp_dEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_drp_dWe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_prbs_forcErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[2]_prbs_errCntRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_tx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rxBitSlip_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rxBitSlip_ctrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rxBitSlip_run> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_rxBitSlip_oddRstEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_conf_txPol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_conf_rxPol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_drp_dEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_drp_dWe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_prbs_forcErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[3]_prbs_errCntRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rx_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rx_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_tx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rx_syncReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rxBitSlip_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rxBitSlip_ctrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rxBitSlip_run> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_rxBitSlip_oddRstEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_conf_txPol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_conf_rxPol> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_drp_dEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_drp_dWe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_prbs_forcErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGT_I_mgtLink[4]_prbs_errCntRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PHASE_ALIGNED_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PHASE_COMPUTING_DONE_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_latopt.vhd" line 314: Output port <RXDLYALIGNMONITOR_OUT> of the instance <gtxLatOpt_gen[1].gtxLatOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_mgt_latopt.vhd" line 314: Output port <TXDLYALIGNMONITOR_OUT> of the instance <gtxLatOpt_gen[1].gtxLatOpt> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <MGT_CLKS_O_tx_wordClk<2:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_CLKS_O_rx_wordClk<2:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_rxBitSlip_oddRstNbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_drp_dRpDo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_rxBitSlip_oddRstNbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_drp_dRpDo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_rxBitSlip_oddRstNbr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_drp_dRpDo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtCommon_dummy_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_tx_pllLkDet> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_rx_pllLkDet> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_tx_resetDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_rx_resetDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_ready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_rxWordClkReady> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_drp_dRdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[2]_prbs_rxErr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_tx_pllLkDet> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_rx_pllLkDet> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_tx_resetDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_rx_resetDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_ready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_rxWordClkReady> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_drp_dRdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[3]_prbs_rxErr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_tx_p> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_tx_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_tx_pllLkDet> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_rx_pllLkDet> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_tx_resetDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_rx_resetDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_ready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_rxWordClkReady> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_drp_dRdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MGT_O_mgtLink[4]_prbs_rxErr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rxResetDone_r4_from_gtxRxRstDoneSync2>.
    Found 1-bit register for signal <rxResetDone_r3>.
    Found 1-bit register for signal <rxResetDone_r2>.
    Found 1-bit register for signal <txResetDone_r>.
    Found 1-bit register for signal <txResetDone_r2_from_gtxTxRstDoneSync>.
    Found 1-bit register for signal <rxResetDone_r_from_gtxRxRstDoneSync1>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <mgt_latopt> synthesized.

Synthesizing Unit <mgt_latopt_bitslipctrl>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\mgt\mgt_latopt_bitslipctrl.vhd".
    Register <RESET_MGT_RX_ITERATIONS_O> equivalent to <main_process.resetIterations> has been removed
    Found 1-bit register for signal <DONE_O>.
    Found 1-bit register for signal <BITSLIP_O>.
    Found 1-bit register for signal <RESET_MGT_RX_O>.
    Found 5-bit register for signal <main_process.bitslips>.
    Found 15-bit register for signal <main_process.timer>.
    Found 8-bit register for signal <main_process.resetIterations>.
    Found 3-bit register for signal <main_process.state>.
    Found finite state machine <FSM_8> for signal <main_process.state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | RX_WORDCLK_I (rising_edge)                     |
    | Reset              | RX_RESET_I (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | e0_idle                                        |
    | Power Up State     | e0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <main_process.resetIterations[7]_GND_183_o_add_5_OUT> created at line 1241.
    Found 15-bit adder for signal <main_process.timer[14]_GND_183_o_add_16_OUT> created at line 167.
    Found 5-bit subtractor for signal <GND_183_o_GND_183_o_sub_13_OUT<4:0>> created at line 1308.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mgt_latopt_bitslipctrl> synthesized.

Synthesizing Unit <xlx_v6_gtx_latopt>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_latopt.vhd".
        GTX_TX_CLK_SOURCE = "TXPLL"
        GTX_SIM_GTXRESET_SPEEDUP = 0
        GTX_POWER_SAVE = "0000110000"
    Summary:
	no macro.
Unit <xlx_v6_gtx_latopt> synthesized.

Synthesizing Unit <xlx_v6_gtx_latopt_tx_sync>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_latopt_tx_sync.vhd".
        SIM_TXPMASETPHASE_SPEEDUP = 0
    Found 1-bit register for signal <align_reset_r>.
    Found 1-bit register for signal <wait_before_setphase_r>.
    Found 1-bit register for signal <phase_align_r>.
    Found 1-bit register for signal <ready_r>.
    Found 5-bit register for signal <align_reset_counter_r>.
    Found 6-bit register for signal <wait_before_setphase_counter_r>.
    Found 16-bit register for signal <sync_counter_r>.
    Found 1-bit register for signal <begin_r>.
    Found 5-bit adder for signal <align_reset_counter_r[4]_GND_209_o_add_0_OUT> created at line 1241.
    Found 6-bit adder for signal <wait_before_setphase_counter_r[5]_GND_209_o_add_3_OUT> created at line 1241.
    Found 16-bit adder for signal <sync_counter_r[15]_GND_209_o_add_6_OUT> created at line 1241.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <xlx_v6_gtx_latopt_tx_sync> synthesized.

Synthesizing Unit <xlx_v6_gtx_latopt_rx_sync>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\xilinx_v6\mgt\xlx_v6_gtx_latopt_rx_sync.vhd".
    Set property "MAX_FANOUT = 2" for signal <ready_r>.
    Found 1-bit register for signal <align_reset_r>.
    Found 1-bit register for signal <wait_before_setphase_r>.
    Found 1-bit register for signal <phase_align_r>.
    Found 1-bit register for signal <wait_after_sync_r>.
    Found 1-bit register for signal <ready_r>.
    Found 5-bit register for signal <align_reset_counter_r>.
    Found 6-bit register for signal <wait_before_setphase_counter_r>.
    Found 6-bit register for signal <sync_counter_r>.
    Found 6-bit register for signal <sync_done_count_r>.
    Found 1-bit register for signal <begin_r>.
    Found 5-bit adder for signal <align_reset_counter_r[4]_GND_210_o_add_0_OUT> created at line 1241.
    Found 6-bit adder for signal <wait_before_setphase_counter_r[5]_GND_210_o_add_3_OUT> created at line 1241.
    Found 6-bit adder for signal <sync_counter_r[5]_GND_210_o_add_6_OUT> created at line 1241.
    Found 6-bit adder for signal <sync_done_count_r[5]_GND_210_o_add_9_OUT> created at line 1241.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <xlx_v6_gtx_latopt_rx_sync> synthesized.

Synthesizing Unit <gbt_rx>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 1
        RX_OPTIMIZATION = 1
        TX_ENCODING = 0
        RX_ENCODING = 0
    Summary:
	no macro.
Unit <gbt_rx> synthesized.

Synthesizing Unit <gbt_rx_framealigner>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner.vhd".
    Summary:
	no macro.
Unit <gbt_rx_framealigner> synthesized.

Synthesizing Unit <gbt_rx_framealigner_wraddr>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_wraddr.vhd".
    Found 6-bit register for signal <psWriteAddress>.
    Found 6-bit register for signal <gbWriteAddress>.
    Found 6-bit adder for signal <psWriteAddress[5]_GND_213_o_add_2_OUT> created at line 153.
    Found 6-bit adder for signal <gbWriteAddress[5]_GND_213_o_add_5_OUT> created at line 174.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <gbt_rx_framealigner_wraddr> synthesized.

Synthesizing Unit <gbt_rx_framealigner_pattsearch>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_pattsearch.vhd".
WARNING:Xst:647 - Input <RX_WRITE_ADDRESS_I<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <falseHeader>.
    Found 5-bit register for signal <consecCorrectHeaders>.
    Found 1-bit register for signal <headerLocked>.
    Found 1-bit register for signal <RX_HEADER_FLAG_O>.
    Found 1-bit register for signal <RX_GB_WRITE_ADDRESS_RST_O>.
    Found 1-bit register for signal <RX_BITSLIP_CMD_O>.
    Found 7-bit register for signal <checkedHeader>.
    Found 7-bit adder for signal <checkedHeader[6]_GND_215_o_add_2_OUT> created at line 159.
    Found 3-bit adder for signal <falseHeader[2]_GND_215_o_add_6_OUT> created at line 162.
    Found 5-bit adder for signal <consecCorrectHeaders[4]_GND_215_o_add_14_OUT> created at line 177.
    Found 7-bit comparator lessequal for signal <n0003> created at line 158
    Found 3-bit comparator greater for signal <n0011> created at line 161
    Found 5-bit comparator lessequal for signal <consecCorrectHeaders[4]_PWR_134_o_LessThan_14_o> created at line 176
    Found 3-bit comparator lessequal for signal <n0029> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <gbt_rx_framealigner_pattsearch> synthesized.

Synthesizing Unit <gbt_rx_framealigner_bscounter>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_bscounter.vhd".
    Register <main.count> equivalent to <RX_BITSLIP_NBR_O> has been removed
    Found 1-bit register for signal <RX_BITSLIP_OVERFLOW_CMD_O>.
    Found 5-bit register for signal <RX_BITSLIP_NBR_O>.
    Found 5-bit adder for signal <main.count[4]_GND_216_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <gbt_rx_framealigner_bscounter> synthesized.

Synthesizing Unit <gbt_rx_framealigner_rightshift>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_framealigner_rightshift.vhd".
    Found 1-bit register for signal <READY_O>.
    Found 1-bit register for signal <rxMgtRdy_r>.
    Found 20-bit register for signal <previousWord>.
    Found 20-bit register for signal <SHIFTED_RX_WORD_O>.
    Found 20-bit 22-to-1 multiplexer for signal <RX_BITSLIP_COUNT_I[4]_RX_WORD_I[18]_wide_mux_0_OUT> created at line 139.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gbt_rx_framealigner_rightshift> synthesized.

Synthesizing Unit <gbt_rx_gearbox>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 1
        RX_OPTIMIZATION = 1
        TX_ENCODING = 0
        RX_ENCODING = 0
    Summary:
	no macro.
Unit <gbt_rx_gearbox> synthesized.

Synthesizing Unit <gbt_rx_gearbox_latopt>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_gearbox_latopt.vhd".
WARNING:Xst:647 - Input <RX_WRITE_ADDRESS_I<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <READY_O>.
    Found 120-bit register for signal <reg2>.
    Found 100-bit register for signal <gbLatOpt20b_gen.gbLatOpt20b.reg1>.
    Summary:
	inferred 221 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <gbt_rx_gearbox_latopt> synthesized.

Synthesizing Unit <gbt_rx_decoder>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 1
        RX_OPTIMIZATION = 1
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <RX_RESET_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_FRAMECLK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder.vhd" line 174: Output port <ERROR_DETECT_O> of the instance <gbtFrame_gen.reedSolomonDecoder60to119> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder.vhd" line 181: Output port <ERROR_DETECT_O> of the instance <gbtFrame_gen.reedSolomonDecoder0to50> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <gbt_rx_decoder> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_deintlver>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_deintlver.vhd".
    Summary:
	no macro.
Unit <gbt_rx_decoder_gbtframe_deintlver> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_rsdec>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_rsdec.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <gbt_rx_decoder_gbtframe_rsdec> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_syndrom>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_syndrom.vhd".
    Summary:
Unit <gbt_rx_decoder_gbtframe_syndrom> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_lmbddet>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_lmbddet.vhd".
    Summary:
Unit <gbt_rx_decoder_gbtframe_lmbddet> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_errlcpoly>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_errlcpoly.vhd".
    Summary:
	inferred   4 Multiplexer(s).
Unit <gbt_rx_decoder_gbtframe_errlcpoly> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_chnsrch>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_chnsrch.vhd".
    Found 16x4-bit Read Only RAM for signal <XX0_O>
    Found 16x4-bit Read Only RAM for signal <XX1_O>
    Found 512x4-bit Read Only RAM for signal <_n0170>
    Summary:
	inferred   3 RAM(s).
	inferred  48 Multiplexer(s).
Unit <gbt_rx_decoder_gbtframe_chnsrch> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_elpeval>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_elpeval.vhd".
    Summary:
Unit <gbt_rx_decoder_gbtframe_elpeval> synthesized.

Synthesizing Unit <gbt_rx_decoder_gbtframe_rs2errcor>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_decoder_gbtframe_rs2errcor.vhd".
    Found 15-bit shifter logical left for signal <n0454> created at line 440
    Found 15-bit shifter logical left for signal <n0453> created at line 440
    Found 15-bit shifter logical left for signal <n0452> created at line 440
    Found 15-bit shifter logical left for signal <n0451> created at line 440
    Found 15-bit shifter logical left for signal <n0458> created at line 440
    Found 15-bit shifter logical left for signal <n0457> created at line 440
    Found 15-bit shifter logical left for signal <n0456> created at line 440
    Found 15-bit shifter logical left for signal <n0455> created at line 440
    Found 15-bit shifter logical left for signal <n0462> created at line 440
    Found 15-bit shifter logical left for signal <n0461> created at line 440
    Found 15-bit shifter logical left for signal <n0460> created at line 440
    Found 15-bit shifter logical left for signal <n0459> created at line 440
    Summary:
	inferred   1 Multiplexer(s).
	inferred  12 Combinational logic shifter(s).
Unit <gbt_rx_decoder_gbtframe_rs2errcor> synthesized.

Synthesizing Unit <gbt_rx_descrambler>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_descrambler.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 1
        RX_OPTIMIZATION = 1
        TX_ENCODING = 0
        RX_ENCODING = 0
WARNING:Xst:647 - Input <RX_EXTRA_FRAME_WIDEBUS_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <READY_O>.
    Found 1-bit register for signal <RX_ISDATA_FLAG_O>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <gbt_rx_descrambler> synthesized.

Synthesizing Unit <gbt_rx_descrambler_21bit>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_descrambler_21bit.vhd".
    Found 21-bit register for signal <feedbackRegister>.
    Found 21-bit register for signal <RX_DATA_O>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <gbt_rx_descrambler_21bit> synthesized.

Synthesizing Unit <gbt_rx_status>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\gbt_bank\core_sources\gbt_rx\gbt_rx_status.vhd".
        GBT_BANK_ID = 1
        NUM_LINKS = 1
        TX_OPTIMIZATION = 1
        RX_OPTIMIZATION = 1
        TX_ENCODING = 0
        RX_ENCODING = 0
    Found 7-bit register for signal <statusLatOpt_gen.statusLatOpt.timer>.
    Found 1-bit register for signal <rxWordClkAligned_r2>.
    Found 1-bit register for signal <rxWordClkAligned_r>.
    Found 1-bit register for signal <RX_READY_O>.
    Found 2-bit register for signal <statusLatOpt_gen.statusLatOpt.state>.
    Found finite state machine <FSM_9> for signal <statusLatOpt_gen.statusLatOpt.state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | RX_FRAMECLK_I (rising_edge)                    |
    | Reset              | RX_RESET_I_RX_FRAMECLK_READY_I_OR_230_o (positive)       |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0_idle                                        |
    | Power Up State     | s0_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <statusLatOpt_gen.statusLatOpt.timer[6]_GND_262_o_add_2_OUT> created at line 209.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gbt_rx_status> synthesized.

Synthesizing Unit <dtc_fe>.
    Related source file is "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v".
WARNING:Xst:647 - Input <CLK40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" line 97: Output port <full> of the instance <buff_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" line 97: Output port <empty> of the instance <buff_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" line 113: Output port <full> of the instance <buff_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" line 113: Output port <empty> of the instance <buff_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" line 364: Output port <counter8> of the instance <eports_trig> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <DTC_FE_OUT<83:80>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dina_0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <DTC_FE_OUT<5>> equivalent to <DTC_FE_OUT<45>> has been removed
    Register <DTC_FE_OUT<4>> equivalent to <DTC_FE_OUT<44>> has been removed
    Register <DTC_FE_OUT<19>> equivalent to <DTC_FE_OUT<59>> has been removed
    Register <DTC_FE_OUT<22>> equivalent to <DTC_FE_OUT<62>> has been removed
    Register <DTC_FE_OUT<17>> equivalent to <DTC_FE_OUT<57>> has been removed
    Register <DTC_FE_OUT<20>> equivalent to <DTC_FE_OUT<60>> has been removed
    Register <DTC_FE_OUT<18>> equivalent to <DTC_FE_OUT<58>> has been removed
    Register <DTC_FE_OUT<21>> equivalent to <DTC_FE_OUT<61>> has been removed
    Register <DTC_FE_OUT<26>> equivalent to <DTC_FE_OUT<66>> has been removed
    Register <DTC_FE_OUT<16>> equivalent to <DTC_FE_OUT<56>> has been removed
    Register <DTC_FE_OUT<27>> equivalent to <DTC_FE_OUT<67>> has been removed
    Register <DTC_FE_OUT<25>> equivalent to <DTC_FE_OUT<65>> has been removed
    Register <DTC_FE_OUT<31>> equivalent to <DTC_FE_OUT<71>> has been removed
    Register <DTC_FE_OUT<24>> equivalent to <DTC_FE_OUT<64>> has been removed
    Register <DTC_FE_OUT<30>> equivalent to <DTC_FE_OUT<70>> has been removed
    Register <DTC_FE_OUT<29>> equivalent to <DTC_FE_OUT<69>> has been removed
    Register <DTC_FE_OUT<3>> equivalent to <DTC_FE_OUT<43>> has been removed
    Register <DTC_FE_OUT<28>> equivalent to <DTC_FE_OUT<68>> has been removed
    Register <DTC_FE_OUT<1>> equivalent to <DTC_FE_OUT<41>> has been removed
    Register <DTC_FE_OUT<2>> equivalent to <DTC_FE_OUT<42>> has been removed
    Register <DTC_FE_OUT<9>> equivalent to <DTC_FE_OUT<49>> has been removed
    Register <DTC_FE_OUT<15>> equivalent to <DTC_FE_OUT<55>> has been removed
    Register <DTC_FE_OUT<8>> equivalent to <DTC_FE_OUT<48>> has been removed
    Register <DTC_FE_OUT<11>> equivalent to <DTC_FE_OUT<51>> has been removed
    Register <DTC_FE_OUT<14>> equivalent to <DTC_FE_OUT<54>> has been removed
    Register <DTC_FE_OUT<12>> equivalent to <DTC_FE_OUT<52>> has been removed
    Register <DTC_FE_OUT<23>> equivalent to <DTC_FE_OUT<63>> has been removed
    Register <DTC_FE_OUT<10>> equivalent to <DTC_FE_OUT<50>> has been removed
    Register <DTC_FE_OUT<13>> equivalent to <DTC_FE_OUT<53>> has been removed
    Register <DTC_FE_OUT<0>> equivalent to <DTC_FE_OUT<40>> has been removed
    Register <DTC_FE_OUT<6>> equivalent to <DTC_FE_OUT<46>> has been removed
    Register <DTC_FE_OUT<7>> equivalent to <DTC_FE_OUT<47>> has been removed
    Found 6-bit register for signal <counter_64>.
    Found 1-bit register for signal <count_64>.
    Found 11-bit register for signal <addra_0>.
    Found 1-bit register for signal <cycle>.
    Found 1-bit register for signal <DTC_FE_OUT<71>>.
    Found 1-bit register for signal <DTC_FE_OUT<70>>.
    Found 1-bit register for signal <DTC_FE_OUT<69>>.
    Found 1-bit register for signal <DTC_FE_OUT<68>>.
    Found 1-bit register for signal <DTC_FE_OUT<67>>.
    Found 1-bit register for signal <DTC_FE_OUT<66>>.
    Found 1-bit register for signal <DTC_FE_OUT<65>>.
    Found 1-bit register for signal <DTC_FE_OUT<64>>.
    Found 1-bit register for signal <DTC_FE_OUT<63>>.
    Found 1-bit register for signal <DTC_FE_OUT<62>>.
    Found 1-bit register for signal <DTC_FE_OUT<61>>.
    Found 1-bit register for signal <DTC_FE_OUT<60>>.
    Found 1-bit register for signal <DTC_FE_OUT<59>>.
    Found 1-bit register for signal <DTC_FE_OUT<58>>.
    Found 1-bit register for signal <DTC_FE_OUT<57>>.
    Found 1-bit register for signal <DTC_FE_OUT<56>>.
    Found 1-bit register for signal <DTC_FE_OUT<55>>.
    Found 1-bit register for signal <DTC_FE_OUT<54>>.
    Found 1-bit register for signal <DTC_FE_OUT<53>>.
    Found 1-bit register for signal <DTC_FE_OUT<52>>.
    Found 1-bit register for signal <DTC_FE_OUT<51>>.
    Found 1-bit register for signal <DTC_FE_OUT<50>>.
    Found 1-bit register for signal <DTC_FE_OUT<49>>.
    Found 1-bit register for signal <DTC_FE_OUT<48>>.
    Found 1-bit register for signal <DTC_FE_OUT<47>>.
    Found 1-bit register for signal <DTC_FE_OUT<46>>.
    Found 1-bit register for signal <DTC_FE_OUT<45>>.
    Found 1-bit register for signal <DTC_FE_OUT<44>>.
    Found 1-bit register for signal <DTC_FE_OUT<43>>.
    Found 1-bit register for signal <DTC_FE_OUT<42>>.
    Found 1-bit register for signal <DTC_FE_OUT<41>>.
    Found 1-bit register for signal <DTC_FE_OUT<40>>.
    Found 6-bit adder for signal <counter_64[5]_GND_264_o_add_7_OUT> created at line 155.
    Found 11-bit adder for signal <addra_0[10]_GND_264_o_add_16_OUT> created at line 220.
    Found 1-bit adder for signal <cycle_PWR_184_o_add_21_OUT<0>> created at line 237.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<79><0:0>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<78><79:79>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<77><78:78>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<76><77:77>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<75><76:76>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<74><75:75>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<73><74:74>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<72><73:73>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<39><72:72>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<38><39:39>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<37><38:38>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<36><37:37>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<35><36:36>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<34><35:35>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<33><34:34>> (without init value) have a constant value of 0 in block <dtc_fe>.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<32><33:33>> (without init value) have a constant value of 0 in block <dtc_fe>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dtc_fe> synthesized.

Synthesizing Unit <eports_trig>.
    Related source file is "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_3.0\eports_trig.v".
    Found 1-bit register for signal <eport_out<31>>.
    Found 1-bit register for signal <eport_out<30>>.
    Found 1-bit register for signal <eport_out<29>>.
    Found 1-bit register for signal <eport_out<28>>.
    Found 1-bit register for signal <eport_out<27>>.
    Found 1-bit register for signal <eport_out<26>>.
    Found 1-bit register for signal <eport_out<25>>.
    Found 1-bit register for signal <eport_out<24>>.
    Found 1-bit register for signal <eport_out<23>>.
    Found 1-bit register for signal <eport_out<22>>.
    Found 1-bit register for signal <eport_out<21>>.
    Found 1-bit register for signal <eport_out<20>>.
    Found 1-bit register for signal <eport_out<19>>.
    Found 1-bit register for signal <eport_out<18>>.
    Found 1-bit register for signal <eport_out<17>>.
    Found 1-bit register for signal <eport_out<16>>.
    Found 1-bit register for signal <eport_out<15>>.
    Found 1-bit register for signal <eport_out<14>>.
    Found 1-bit register for signal <eport_out<13>>.
    Found 1-bit register for signal <eport_out<12>>.
    Found 1-bit register for signal <eport_out<11>>.
    Found 1-bit register for signal <eport_out<10>>.
    Found 1-bit register for signal <eport_out<9>>.
    Found 1-bit register for signal <eport_out<8>>.
    Found 1-bit register for signal <eport_out<7>>.
    Found 1-bit register for signal <eport_out<6>>.
    Found 1-bit register for signal <eport_out<5>>.
    Found 1-bit register for signal <eport_out<4>>.
    Found 1-bit register for signal <eport_out<3>>.
    Found 1-bit register for signal <eport_out<2>>.
    Found 1-bit register for signal <eport_out<1>>.
    Found 1-bit register for signal <eport_out<0>>.
    Found 3-bit register for signal <counter8>.
    Found 3-bit adder for signal <counter8[2]_GND_267_o_add_1_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
Unit <eports_trig> synthesized.

Synthesizing Unit <clkDiv>.
    Related source file is "D:\cern\glib\dtc_fe_gbt\dtc_3.0\clkDiv.vhd".
    Summary:
	no macro.
Unit <clkDiv> synthesized.

Synthesizing Unit <packet_checker>.
    Related source file is "D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\ise_project\packet_checker.vhd".
    Found 1-bit register for signal <en_int>.
    Found 320-bit comparator equal for signal <DIN_0[319]_DIN_1[319]_equal_1_o> created at line 75
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <packet_checker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x4-bit single-port Read Only RAM                    : 4
 512x4-bit single-port Read Only RAM                   : 2
# Adders/Subtractors                                   : 31
 1-bit adder                                           : 1
 11-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 20-bit subtractor                                     : 1
 26-bit adder                                          : 2
 27-bit adder                                          : 1
 27-bit subtractor                                     : 1
 3-bit adder                                           : 4
 32-bit adder                                          : 3
 5-bit adder                                           : 4
 5-bit subtractor                                      : 1
 6-bit adder                                           : 7
 7-bit adder                                           : 2
 8-bit adder                                           : 1
# Registers                                            : 406
 1-bit register                                        : 356
 100-bit register                                      : 1
 11-bit register                                       : 1
 120-bit register                                      : 2
 15-bit register                                       : 1
 16-bit register                                       : 1
 20-bit register                                       : 4
 21-bit register                                       : 8
 26-bit register                                       : 2
 27-bit register                                       : 1
 3-bit register                                        : 4
 32-bit register                                       : 3
 320-bit register                                      : 4
 4-bit register                                        : 1
 5-bit register                                        : 5
 6-bit register                                        : 9
 7-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 12
 100-bit comparator equal                              : 1
 20-bit comparator equal                               : 1
 27-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 1
 32-bit comparator greater                             : 3
 320-bit comparator equal                              : 1
 40-bit comparator not equal                           : 1
 5-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 173
 1-bit 2-to-1 multiplexer                              : 90
 100-bit 2-to-1 multiplexer                            : 4
 15-bit 2-to-1 multiplexer                             : 3
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 22-to-1 multiplexer                            : 1
 20-bit 6-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 2
 27-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 3
 320-bit 8-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 29
 44-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 17
 60-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 24
 15-bit shifter logical left                           : 24
# Tristates                                            : 6
 22-bit tristate buffer                                : 2
 24-bit tristate buffer                                : 2
 30-bit tristate buffer                                : 1
 34-bit tristate buffer                                : 1
# FSMs                                                 : 10
# Xors                                                 : 1862
 1-bit xor10                                           : 4
 1-bit xor12                                           : 34
 1-bit xor14                                           : 4
 1-bit xor15                                           : 38
 1-bit xor17                                           : 2
 1-bit xor18                                           : 32
 1-bit xor19                                           : 6
 1-bit xor2                                            : 1136
 1-bit xor20                                           : 2
 1-bit xor21                                           : 36
 1-bit xor22                                           : 2
 1-bit xor23                                           : 2
 1-bit xor24                                           : 2
 1-bit xor3                                            : 228
 1-bit xor4                                            : 66
 1-bit xor5                                            : 80
 1-bit xor6                                            : 86
 1-bit xor7                                            : 78
 1-bit xor8                                            : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/dtcfetop_chipscope_ila.ngc>.
Reading core <../../core_sources/chipscope_ila/xlx_v6_chipscope_ila.ngc>.
Reading core <ipcore_dir/Txbram.ngc>.
Reading core <../../core_sources/chipscope_vio/xlx_v6_chipscope_vio.ngc>.
Reading core <ipcore_dir/Rxbram.ngc>.
Reading core <../../core_sources/chipscope_icon/xlx_v6_chipscope_icon.ngc>.
Reading core <../../../../../dtc_fe_gbt/dtc_3.0/cicbram.ngc>.
Reading core <../../../../../dtc_fe_gbt/dtc_3.0/dtc_buff.ngc>.
Loading core <dtcfetop_chipscope_ila> for timing and area information for instance <txrxIla>.
Loading core <xlx_v6_chipscope_ila> for timing and area information for instance <rxIla>.
Loading core <Txbram> for timing and area information for instance <txbram_0>.
Loading core <Txbram> for timing and area information for instance <txbram_1>.
Loading core <xlx_v6_chipscope_vio> for timing and area information for instance <vio>.
Loading core <Rxbram> for timing and area information for instance <rxbram_0>.
Loading core <Rxbram> for timing and area information for instance <rxbram_1>.
Loading core <xlx_v6_chipscope_icon> for timing and area information for instance <icon>.
Loading core <cicbram> for timing and area information for instance <cicbram>.
Loading core <dtc_buff> for timing and area information for instance <buff_0>.
Loading core <dtc_buff> for timing and area information for instance <buff_1>.
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
WARNING:Xst:1290 - Hierarchical block <txPhaseMon> is unconnected in block <gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <TX_HEADER_O_3> (without init value) has a constant value of 0 in block <scrambler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <TX_HEADER_O<3:3>> (without init value) have a constant value of 0 in block <gbt_tx_scrambler>.

Synthesizing (advanced) Unit <dtc_fe>.
The following registers are absorbed into counter <counter_64>: 1 register on signal <counter_64>.
The following registers are absorbed into counter <addra_0>: 1 register on signal <addra_0>.
The following registers are absorbed into counter <cycle>: 1 register on signal <cycle>.
Unit <dtc_fe> synthesized (advanced).

Synthesizing (advanced) Unit <eports_trig>.
The following registers are absorbed into counter <counter8>: 1 register on signal <counter8>.
Unit <eports_trig> synthesized (advanced).

Synthesizing (advanced) Unit <gbt_bank_reset>.
The following registers are absorbed into counter <generalRstCtrlFsm.tx_timer>: 1 register on signal <generalRstCtrlFsm.tx_timer>.
The following registers are absorbed into counter <generalRstCtrlFsm.rx_timer>: 1 register on signal <generalRstCtrlFsm.rx_timer>.
Unit <gbt_bank_reset> synthesized (advanced).

Synthesizing (advanced) Unit <gbt_rx_decoder_gbtframe_chnsrch>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0170> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 4-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <zero_from_errLocPolyEval<8:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_XX0_O> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <out_from_primEncRight> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <XX0_O>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_XX1_O> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <out_from_primEncLeft> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <XX1_O>         |          |
    -----------------------------------------------------------------------
Unit <gbt_rx_decoder_gbtframe_chnsrch> synthesized (advanced).

Synthesizing (advanced) Unit <gbt_rx_framealigner_bscounter>.
The following registers are absorbed into counter <RX_BITSLIP_NBR_O>: 1 register on signal <RX_BITSLIP_NBR_O>.
Unit <gbt_rx_framealigner_bscounter> synthesized (advanced).

Synthesizing (advanced) Unit <gbt_rx_framealigner_pattsearch>.
The following registers are absorbed into counter <consecCorrectHeaders>: 1 register on signal <consecCorrectHeaders>.
Unit <gbt_rx_framealigner_pattsearch> synthesized (advanced).

Synthesizing (advanced) Unit <gbt_rx_status>.
The following registers are absorbed into counter <statusLatOpt_gen.statusLatOpt.timer>: 1 register on signal <statusLatOpt_gen.statusLatOpt.timer>.
Unit <gbt_rx_status> synthesized (advanced).

Synthesizing (advanced) Unit <glib_user_logic_emu>.
The following registers are absorbed into counter <addra_tx>: 1 register on signal <addra_tx>.
The following registers are absorbed into counter <addra_rx>: 1 register on signal <addra_rx>.
Unit <glib_user_logic_emu> synthesized (advanced).

Synthesizing (advanced) Unit <mgt_latopt_bitslipctrl>.
The following registers are absorbed into counter <main_process.bitslips>: 1 register on signal <main_process.bitslips>.
The following registers are absorbed into counter <main_process.resetIterations>: 1 register on signal <main_process.resetIterations>.
Unit <mgt_latopt_bitslipctrl> synthesized (advanced).

Synthesizing (advanced) Unit <phaligner_mmcm_controller_1>.
The following registers are absorbed into counter <phaseShiftCnter>: 1 register on signal <phaseShiftCnter>.
Unit <phaligner_mmcm_controller_1> synthesized (advanced).

Synthesizing (advanced) Unit <xlx_v6_gtx_latopt_rx_sync>.
The following registers are absorbed into counter <align_reset_counter_r>: 1 register on signal <align_reset_counter_r>.
The following registers are absorbed into counter <sync_counter_r>: 1 register on signal <sync_counter_r>.
The following registers are absorbed into counter <wait_before_setphase_counter_r>: 1 register on signal <wait_before_setphase_counter_r>.
The following registers are absorbed into counter <sync_done_count_r>: 1 register on signal <sync_done_count_r>.
Unit <xlx_v6_gtx_latopt_rx_sync> synthesized (advanced).

Synthesizing (advanced) Unit <xlx_v6_gtx_latopt_tx_sync>.
The following registers are absorbed into counter <align_reset_counter_r>: 1 register on signal <align_reset_counter_r>.
The following registers are absorbed into counter <wait_before_setphase_counter_r>: 1 register on signal <wait_before_setphase_counter_r>.
The following registers are absorbed into counter <sync_counter_r>: 1 register on signal <sync_counter_r>.
Unit <xlx_v6_gtx_latopt_tx_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x4-bit single-port distributed Read Only RAM        : 4
 512x4-bit single-port distributed Read Only RAM       : 2
# Adders/Subtractors                                   : 10
 15-bit adder                                          : 1
 20-bit subtractor                                     : 1
 27-bit adder                                          : 1
 27-bit subtractor                                     : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 2
 6-bit adder                                           : 2
 7-bit adder                                           : 1
# Counters                                             : 21
 1-bit up counter                                      : 1
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 26-bit up counter                                     : 2
 3-bit up counter                                      : 3
 32-bit up counter                                     : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 6-bit up counter                                      : 5
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 2366
 Flip-Flops                                            : 2366
# Comparators                                          : 12
 100-bit comparator equal                              : 1
 20-bit comparator equal                               : 1
 27-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 1
 32-bit comparator greater                             : 3
 320-bit comparator equal                              : 1
 40-bit comparator not equal                           : 1
 5-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 165
 1-bit 2-to-1 multiplexer                              : 89
 100-bit 2-to-1 multiplexer                            : 4
 15-bit 2-to-1 multiplexer                             : 3
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 22-to-1 multiplexer                            : 1
 20-bit 6-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 320-bit 8-to-1 multiplexer                            : 2
 4-bit 2-to-1 multiplexer                              : 29
 44-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 17
 60-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 24
 15-bit shifter logical left                           : 24
# FSMs                                                 : 10
# Xors                                                 : 1862
 1-bit xor10                                           : 4
 1-bit xor12                                           : 34
 1-bit xor14                                           : 4
 1-bit xor15                                           : 38
 1-bit xor17                                           : 2
 1-bit xor18                                           : 32
 1-bit xor19                                           : 6
 1-bit xor2                                            : 1136
 1-bit xor20                                           : 2
 1-bit xor21                                           : 36
 1-bit xor22                                           : 2
 1-bit xor23                                           : 2
 1-bit xor24                                           : 2
 1-bit xor3                                            : 228
 1-bit xor4                                            : 66
 1-bit xor5                                            : 80
 1-bit xor6                                            : 86
 1-bit xor7                                            : 78
 1-bit xor8                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_9> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_9> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_14> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_14> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_8> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_8> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_13> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_13> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_7> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_7> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_12> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_12> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_6> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_6> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_11> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_11> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_5> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_5> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_10> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_10> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_4> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_4> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_3> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_3> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_2> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_2> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_1> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_1> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_0> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_0> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_19> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_19> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_18> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_18> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_17> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_17> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_16> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_16> 
INFO:Xst:2261 - The FF/Latch <txFrame_from_frameInverter_for_mon_15> in Unit <gbt_tx_gearbox_latopt> is equivalent to the following FF/Latch, which will be removed : <txFrame_built_from_word_15> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/FSM_7> on signal <gbLatOpt20b_gen.gbLatOpt20b.address[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/FSM_8> on signal <main_process.state[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 e0_idle            | 000
 e1_evenorodd       | 001
 e2_gtxrxreset      | 010
 e3_bitsliporfinish | 011
 e4_dobitslip       | 100
 e5_waitncycles     | 101
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/FSM_9> on signal <statusLatOpt_gen.statusLatOpt.state[1:2]> with user encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 s0_idle                 | 00
 s1_rxwordclkcheck       | 01
 s2_gbtrxreadymonitoring | 10
-------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/dtc_top/gbtBankRst/FSM_4> on signal <generalRstCtrlFsm.general_state[1:3]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s0_idle                | 000
 s1_firstresetdeassert  | 001
 s2_secondresetdeassert | 010
 s3_thirdresetdeassert  | 011
 s4_fourthresetdeassert | 100
 s5_done                | 101
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/dtc_top/gbtBankRst/FSM_2> on signal <generalRstCtrlFsm.tx_state[1:2]> with gray encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 s0_idle               | 00
 s1_asserttxresets     | 01
 s2_deassertgbttxreset | 11
 s3_deassertmgttxreset | 10
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/dtc_top/gbtBankRst/FSM_3> on signal <generalRstCtrlFsm.rx_state[1:2]> with gray encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 s0_idle               | 00
 s1_assertrxresets     | 01
 s2_deassertmgtrxreset | 11
 s3_deassertgbtrxreset | 10
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_5> on signal <phaseShift_FSM[1:2]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 s0_waitforphaseshift | 00
 s1_dophaseshift      | 01
 s3_waitfordone       | 10
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/FSM_6> on signal <phalgnr_FSM[1:2]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 s0_waitforplllocked | 00
 s1_waitforchecking  | 01
 s2_checkvalue       | 10
 s3_waitforshiftdone | 11
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <usr/txpll/mmc_ctrl_inst/FSM_1> on signal <phaseShift_FSM[1:2]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 s0_waitforphaseshift | 00
 s1_dophaseshift      | 01
 s3_waitfordone       | 10
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <system/cdceSync/FSM_0> on signal <cdce_control.state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_0> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_1> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_2> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_3> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_4> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_5> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_6> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_7> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_8> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_9> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_10> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_11> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_12> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_13> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_14> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_15> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_16> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_17> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_18> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_19> of sequential type is unconnected in block <gbt_tx_gearbox_latopt>.
WARNING:Xst:2677 - Node <sync_counter_r_14> of sequential type is unconnected in block <xlx_v6_gtx_latopt_tx_sync>.
WARNING:Xst:2677 - Node <sync_counter_r_15> of sequential type is unconnected in block <xlx_v6_gtx_latopt_tx_sync>.
INFO:Xst:1901 - Instance bufg_mux in unit cdce_synchronizer of type BUFGMUX has been replaced by BUFGCTRL
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Virtex6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    feedbackRegister_20 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_1 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_3 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_5 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_7 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_9 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_11 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_13 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_15 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_17 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_19 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_0 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_2 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_4 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_6 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_8 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_10 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_12 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_14 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_16 in unit <gbt_tx_scrambler_21bit>
    feedbackRegister_18 in unit <gbt_tx_scrambler_21bit>

WARNING:Xst:2042 - Unit glib_user_logic_emu: 126 internal tristates are replaced by logic (pull-up yes): FMC1_IO_PIN_ha_n<0>, FMC1_IO_PIN_ha_n<10>, FMC1_IO_PIN_ha_n<11>, FMC1_IO_PIN_ha_n<12>, FMC1_IO_PIN_ha_n<13>, FMC1_IO_PIN_ha_n<14>, FMC1_IO_PIN_ha_n<15>, FMC1_IO_PIN_ha_n<16>, FMC1_IO_PIN_ha_n<17>, FMC1_IO_PIN_ha_n<18>, FMC1_IO_PIN_ha_n<19>, FMC1_IO_PIN_ha_n<1>, FMC1_IO_PIN_ha_n<20>, FMC1_IO_PIN_ha_n<21>, FMC1_IO_PIN_ha_n<22>, FMC1_IO_PIN_ha_n<23>, FMC1_IO_PIN_ha_n<2>, FMC1_IO_PIN_ha_n<3>, FMC1_IO_PIN_ha_n<4>, FMC1_IO_PIN_ha_n<5>, FMC1_IO_PIN_ha_n<6>, FMC1_IO_PIN_ha_n<7>, FMC1_IO_PIN_ha_n<8>, FMC1_IO_PIN_ha_n<9>, FMC1_IO_PIN_ha_p<0>, FMC1_IO_PIN_ha_p<10>, FMC1_IO_PIN_ha_p<11>, FMC1_IO_PIN_ha_p<12>, FMC1_IO_PIN_ha_p<13>, FMC1_IO_PIN_ha_p<14>, FMC1_IO_PIN_ha_p<15>, FMC1_IO_PIN_ha_p<16>, FMC1_IO_PIN_ha_p<17>, FMC1_IO_PIN_ha_p<18>, FMC1_IO_PIN_ha_p<19>, FMC1_IO_PIN_ha_p<1>, FMC1_IO_PIN_ha_p<20>, FMC1_IO_PIN_ha_p<21>, FMC1_IO_PIN_ha_p<22>, FMC1_IO_PIN_ha_p<23>, FMC1_IO_PIN_ha_p<2>, FMC1_IO_PIN_ha_p<3>, FMC1_IO_PIN_ha_p<4>, FMC1_IO_PIN_ha_p<5>, FMC1_IO_PIN_ha_p<6>, FMC1_IO_PIN_ha_p<7>, FMC1_IO_PIN_ha_p<8>, FMC1_IO_PIN_ha_p<9>, FMC1_IO_PIN_hb_n<0>, FMC1_IO_PIN_hb_n<10>, FMC1_IO_PIN_hb_n<11>, FMC1_IO_PIN_hb_n<12>, FMC1_IO_PIN_hb_n<13>, FMC1_IO_PIN_hb_n<14>, FMC1_IO_PIN_hb_n<15>, FMC1_IO_PIN_hb_n<16>, FMC1_IO_PIN_hb_n<17>, FMC1_IO_PIN_hb_n<18>, FMC1_IO_PIN_hb_n<19>, FMC1_IO_PIN_hb_n<1>, FMC1_IO_PIN_hb_n<20>, FMC1_IO_PIN_hb_n<21>, FMC1_IO_PIN_hb_n<2>, FMC1_IO_PIN_hb_n<3>, FMC1_IO_PIN_hb_n<4>, FMC1_IO_PIN_hb_n<5>, FMC1_IO_PIN_hb_n<6>, FMC1_IO_PIN_hb_n<7>, FMC1_IO_PIN_hb_n<8>, FMC1_IO_PIN_hb_n<9>, FMC1_IO_PIN_hb_p<0>, FMC1_IO_PIN_hb_p<10>, FMC1_IO_PIN_hb_p<11>, FMC1_IO_PIN_hb_p<12>, FMC1_IO_PIN_hb_p<13>, FMC1_IO_PIN_hb_p<14>, FMC1_IO_PIN_hb_p<15>, FMC1_IO_PIN_hb_p<16>, FMC1_IO_PIN_hb_p<17>, FMC1_IO_PIN_hb_p<18>, FMC1_IO_PIN_hb_p<19>, FMC1_IO_PIN_hb_p<1>, FMC1_IO_PIN_hb_p<20>, FMC1_IO_PIN_hb_p<21>, FMC1_IO_PIN_hb_p<2>, FMC1_IO_PIN_hb_p<3>, FMC1_IO_PIN_hb_p<4>, FMC1_IO_PIN_hb_p<5>, FMC1_IO_PIN_hb_p<6>, FMC1_IO_PIN_hb_p<7>, FMC1_IO_PIN_hb_p<8>, FMC1_IO_PIN_hb_p<9>, FMC1_IO_PIN_la_n<0>, FMC1_IO_PIN_la_n<10>, FMC1_IO_PIN_la_n<11>, FMC1_IO_PIN_la_n<12>, FMC1_IO_PIN_la_n<13>, FMC1_IO_PIN_la_n<14>, FMC1_IO_PIN_la_n<15>, FMC1_IO_PIN_la_n<16>, FMC1_IO_PIN_la_n<17>, FMC1_IO_PIN_la_n<18>, FMC1_IO_PIN_la_n<19>, FMC1_IO_PIN_la_n<1>, FMC1_IO_PIN_la_n<20>, FMC1_IO_PIN_la_n<21>, FMC1_IO_PIN_la_n<22>, FMC1_IO_PIN_la_n<23>, FMC1_IO_PIN_la_n<24>, FMC1_IO_PIN_la_n<25>, FMC1_IO_PIN_la_n<26>, FMC1_IO_PIN_la_n<27>, FMC1_IO_PIN_la_n<28>, FMC1_IO_PIN_la_n<29>, FMC1_IO_PIN_la_n<2>, FMC1_IO_PIN_la_n<30>, FMC1_IO_PIN_la_n<31>, FMC1_IO_PIN_la_n<32>, FMC1_IO_PIN_la_n<33>, FMC1_IO_PIN_la_n<3>, FMC1_IO_PIN_la_n<4>, FMC1_IO_PIN_la_n<5>, FMC1_IO_PIN_la_n<6>, FMC1_IO_PIN_la_n<7>, FMC1_IO_PIN_la_n<8>, FMC1_IO_PIN_la_n<9>.

Optimizing unit <glib_gbt_example_design> ...

Optimizing unit <clkDiv> ...

Optimizing unit <dtc_fe_top> ...

Optimizing unit <gbt_bank> ...

Optimizing unit <gbt_tx_encoder> ...

Optimizing unit <gbt_tx_encoder_gbtframe_rsencode> ...

Optimizing unit <gbt_tx_encoder_gbtframe_intlver> ...

Optimizing unit <gbt_tx_gearbox> ...

Optimizing unit <multi_gigabit_transceivers> ...

Optimizing unit <xlx_v6_gtx_latopt> ...

Optimizing unit <gbt_rx> ...

Optimizing unit <gbt_rx_framealigner> ...

Optimizing unit <gbt_rx_gearbox> ...

Optimizing unit <gbt_rx_decoder_gbtframe_deintlver> ...

Optimizing unit <gbt_rx_descrambler> ...

Optimizing unit <phaligner_std_pll> ...

Optimizing unit <xlx_v6_gbt_rx_frameclk_phalgnr_mmcm> ...

Optimizing unit <gbt_tx_frameclk_phalgnr> ...

Optimizing unit <tx_std_pll> ...

Optimizing unit <xlx_v6_tx_mmcm> ...

Optimizing unit <glib_system_core_emu> ...

Optimizing unit <glib_user_logic_emu> ...

Optimizing unit <gbt_tx> ...

Optimizing unit <gbt_tx_scrambler> ...

Optimizing unit <gbt_tx_scrambler_21bit> ...

Optimizing unit <gbt_tx_encoder_gbtframe_polydiv> ...

Optimizing unit <gbt_tx_gearbox_latopt> ...

Optimizing unit <gbt_tx_gearbox_phasemon> ...

Optimizing unit <mgt_latopt> ...

Optimizing unit <mgt_latopt_bitslipctrl> ...

Optimizing unit <xlx_v6_gtx_latopt_tx_sync> ...

Optimizing unit <xlx_v6_gtx_latopt_rx_sync> ...

Optimizing unit <gbt_rx_framealigner_rightshift> ...

Optimizing unit <gbt_rx_framealigner_wraddr> ...

Optimizing unit <gbt_rx_framealigner_pattsearch> ...

Optimizing unit <gbt_rx_framealigner_bscounter> ...

Optimizing unit <gbt_rx_gearbox_latopt> ...

Optimizing unit <gbt_rx_decoder> ...

Optimizing unit <gbt_rx_decoder_gbtframe_rsdec> ...

Optimizing unit <gbt_rx_decoder_gbtframe_syndrom> ...

Optimizing unit <gbt_rx_decoder_gbtframe_rs2errcor> ...

Optimizing unit <gbt_rx_decoder_gbtframe_lmbddet> ...

Optimizing unit <gbt_rx_decoder_gbtframe_errlcpoly> ...

Optimizing unit <gbt_rx_decoder_gbtframe_chnsrch> ...

Optimizing unit <gbt_rx_decoder_gbtframe_elpeval> ...

Optimizing unit <gbt_rx_descrambler_21bit> ...

Optimizing unit <gbt_rx_status> ...

Optimizing unit <gbt_bank_reset> ...

Optimizing unit <gbt_rx_frameclk_phalgnr> ...

Optimizing unit <phaligner_mmcm_controller_2> ...

Optimizing unit <phaligner_phase_computing> ...

Optimizing unit <phaligner_phase_comparator> ...

Optimizing unit <dtc_fe> ...

Optimizing unit <eports_trig> ...

Optimizing unit <packet_checker> ...

Optimizing unit <phaligner_mmcm_controller_1> ...

Optimizing unit <xlx_v6_reset> ...

Optimizing unit <cdce_synchronizer> ...
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_20> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_21> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_22> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_23> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_24> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_25> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_26> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_27> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_28> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_29> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_30> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_31> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_32> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_33> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_34> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_35> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_36> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_37> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_38> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_39> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_40> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_41> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_42> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_43> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_44> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_45> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_46> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_47> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_48> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_49> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_50> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_51> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_52> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_53> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_54> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_55> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_56> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_57> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_58> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_59> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_60> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_61> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_62> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_63> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_64> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_65> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_66> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_67> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_68> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_69> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_70> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_71> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_72> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_73> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_74> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_75> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_76> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_77> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_78> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_79> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_80> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_81> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_82> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_83> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_84> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_85> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_86> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_87> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_88> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_89> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_90> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_91> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_92> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_93> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_94> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_95> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_96> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_97> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_98> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_99> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_100> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_101> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_102> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_103> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_104> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_105> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_106> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_107> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_108> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_109> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_110> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_111> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_112> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_113> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_114> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_115> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_116> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_117> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_118> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_from_frameInverter_for_mon_119> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_99> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_98> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_97> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_96> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_93> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_95> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_94> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_92> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_91> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_90> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_89> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_86> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_88> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_87> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_85> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_84> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_83> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_82> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_79> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_81> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_80> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_78> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_77> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_76> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_75> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_72> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_74> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_73> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_71> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_70> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_69> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_68> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_65> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_67> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_66> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_64> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_63> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_62> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_61> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_58> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_60> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_59> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_57> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_56> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_55> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_54> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_51> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_53> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_52> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_50> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_49> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_48> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_47> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_44> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_46> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_45> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_43> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_42> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_41> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_40> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_37> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_39> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_38> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_36> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_35> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_34> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_33> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_30> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_32> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_31> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_29> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_28> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_27> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_26> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_23> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_25> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_24> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_22> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_21> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <txFrame_built_from_word_20> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <TX_PHALIGNED_O> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:2677 - Node <TX_PHCOMPUTED_O> of sequential type is unconnected in block <txGearboxLatOpt_gen.txGearboxLatOpt>.
WARNING:Xst:1290 - Hierarchical block <txPhaseMon> is unconnected in block <gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <main_process.resetIterations_0> of sequential type is unconnected in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>.
WARNING:Xst:2677 - Node <main_process.resetIterations_1> of sequential type is unconnected in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>.
WARNING:Xst:2677 - Node <main_process.resetIterations_2> of sequential type is unconnected in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>.
WARNING:Xst:2677 - Node <main_process.resetIterations_3> of sequential type is unconnected in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>.
WARNING:Xst:2677 - Node <main_process.resetIterations_4> of sequential type is unconnected in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>.
WARNING:Xst:2677 - Node <main_process.resetIterations_5> of sequential type is unconnected in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>.
WARNING:Xst:2677 - Node <main_process.resetIterations_6> of sequential type is unconnected in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>.
WARNING:Xst:2677 - Node <main_process.resetIterations_7> of sequential type is unconnected in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>.
WARNING:Xst:2677 - Node <psWriteAddress_3> of sequential type is unconnected in block <writeAddressCtrl>.
WARNING:Xst:2677 - Node <psWriteAddress_4> of sequential type is unconnected in block <writeAddressCtrl>.
WARNING:Xst:2677 - Node <psWriteAddress_5> of sequential type is unconnected in block <writeAddressCtrl>.
WARNING:Xst:2677 - Node <gbWriteAddress_3> of sequential type is unconnected in block <writeAddressCtrl>.
WARNING:Xst:2677 - Node <gbWriteAddress_4> of sequential type is unconnected in block <writeAddressCtrl>.
WARNING:Xst:2677 - Node <gbWriteAddress_5> of sequential type is unconnected in block <writeAddressCtrl>.
WARNING:Xst:2677 - Node <DONE_O> of sequential type is unconnected in block <gbtBankRst>.
WARNING:Xst:2677 - Node <BUSY_O> of sequential type is unconnected in block <gbtBankRst>.
WARNING:Xst:2677 - Node <SHIFT_DONE> of sequential type is unconnected in block <mmc_ctrl_inst>.
WARNING:Xst:2677 - Node <SYNC_LOCK_O> of sequential type is unconnected in block <cdceSync>.
WARNING:Xst:2677 - Node <SYNC_DONE_O> of sequential type is unconnected in block <cdceSync>.
WARNING:Xst:2677 - Node <SYNC_BUSY_O> of sequential type is unconnected in block <cdceSync>.
WARNING:Xst:1710 - FF/Latch <RESET_MGT_RX_O> (without init value) has a constant value of 0 in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_process.timer_5> has a constant value of 0 in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_process.timer_6> has a constant value of 0 in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_process.timer_7> has a constant value of 0 in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_process.timer_8> has a constant value of 0 in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_process.timer_9> has a constant value of 0 in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_process.timer_10> has a constant value of 0 in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_process.timer_11> has a constant value of 0 in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_process.timer_12> has a constant value of 0 in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_process.timer_13> has a constant value of 0 in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <main_process.timer_14> has a constant value of 0 in block <gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_30> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_29> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_28> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_27> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_26> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_25> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_24> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_23> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_22> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_21> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_20> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_19> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_18> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_17> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_16> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_15> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_14> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_13> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_12> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_11> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_10> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_9> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_8> has a constant value of 0 in block <latOpt_phalgnr_gen.mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_30> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_29> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_28> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_27> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_26> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_25> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_24> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_23> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_22> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_21> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_20> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_19> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_18> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_17> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_16> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_15> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_14> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_13> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_12> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_11> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_10> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_9> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_8> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_7> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_6> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_5> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phaseShiftCnter_4> has a constant value of 0 in block <mmc_ctrl_inst>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <generalRstCtrlFsm.tx_state_FSM_FFd2> in Unit <gbtBankRst> is equivalent to the following FF/Latch, which will be removed : <gbtResetTx_from_txRstFsm> 
INFO:Xst:2261 - The FF/Latch <generalRstCtrlFsm.rx_state_FSM_FFd2> in Unit <gbtBankRst> is equivalent to the following FF/Latch, which will be removed : <mgtResetRx_from_rxRstFsm> 
INFO:Xst:3203 - The FF/Latch <gbtResetRx_from_generalRstFsm> in Unit <gbtBankRst> is the opposite to the following FF/Latch, which will be removed : <generalRstCtrlFsm.general_state_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block glib_gbt_example_design, actual ratio is 4.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
FlipFlop usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxSync/ready_r has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2239
 Flip-Flops                                            : 2239

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : glib_gbt_example_design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6230
#      GND                         : 334
#      INV                         : 118
#      LUT1                        : 255
#      LUT2                        : 270
#      LUT3                        : 454
#      LUT4                        : 432
#      LUT5                        : 1103
#      LUT6                        : 1335
#      MUXCY                       : 298
#      MUXCY_L                     : 1151
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 25
#      MUXF8                       : 4
#      VCC                         : 138
#      XORCY                       : 310
# FlipFlops/Latches                : 10560
#      FD                          : 4509
#      FDC                         : 315
#      FDC_1                       : 10
#      FDCE                        : 387
#      FDE                         : 978
#      FDE_1                       : 1
#      FDP                         : 3897
#      FDP_1                       : 2
#      FDPE                        : 9
#      FDR                         : 177
#      FDRE                        : 209
#      FDS                         : 64
#      LDC                         : 2
# RAMS                             : 61
#      RAMB18E1                    : 4
#      RAMB36E1                    : 57
# Shift Registers                  : 2973
#      SRL16                       : 1908
#      SRL16E                      : 2
#      SRLC16E                     : 33
#      SRLC32E                     : 1030
# Clock Buffers                    : 15
#      BUFG                        : 14
#      BUFGCTRL                    : 1
# IO Buffers                       : 76
#      IBUF                        : 6
#      IBUFDS_GTXE1                : 1
#      IBUFGDS                     : 2
#      OBUF                        : 37
#      OBUFT                       : 30
# GigabitIOs                       : 1
#      GTXE1                       : 1
# Others                           : 4
#      BSCAN_VIRTEX6               : 1
#      MMCM_ADV                    : 3

Device utilization summary:
---------------------------

Selected Device : 6vlx130tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:           10560  out of  160000     6%  
 Number of Slice LUTs:                 6940  out of  80000     8%  
    Number used as Logic:              3967  out of  80000     4%  
    Number used as Memory:             2973  out of  27840    10%  
       Number used as SRL:             2973

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  14094
   Number with an unused Flip Flop:    3534  out of  14094    25%  
   Number with an unused LUT:          7154  out of  14094    50%  
   Number of fully used LUT-FF pairs:  3406  out of  14094    24%  
   Number of unique control sets:       294

IO Utilization: 
 Number of IOs:                          96
 Number of bonded IOBs:                  73  out of    600    12%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               59  out of    264    22%  
    Number using Block RAM only:         59
 Number of BUFG/BUFGCTRL/BUFHCEs:        15  out of    152     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                             | Clock buffer(FF name)                                            | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------+
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT                                                                                      | MMCM_ADV:CLKOUT0                                                 | 4772  |
XPOINT1_CLK3_P                                                                                                                                                                                           | MMCM_ADV:CLKOUT0                                                 | 1     |
CDCE_OUT0_P                                                                                                                                                                                              | MMCM_ADV:CLKOUT0                                                 | 867   |
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/TXOUTCLK_OUT                                                                                      | BUFG                                                             | 55    |
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT                                                                                      | BUFG                                                             | 378   |
XPOINT1_CLK3_P                                                                                                                                                                                           | MMCM_ADV:CLKOUT1                                                 | 6045  |
XPOINT1_CLK3_P                                                                                                                                                                                           | MMCM_ADV:CLKOUT2                                                 | 32    |
CDCE_OUT0_P                                                                                                                                                                                              | IBUF+IBUFDS_GTXE1+BUFG                                           | 10    |
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                                                          | BUFG                                                             | 1396  |
usr/icon/CONTROL1<13>(usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                                                                                                                           | NONE(*)(usr/txrxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)          | 1     |
usr/icon/CONTROL2<13>(usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE:O)                                                                                                                           | NONE(*)(usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)            | 1     |
usr/dtc_top/RX_MATCHFLAG_O                                                                                                                                                                               | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_FALLING)  | 10    |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_READY_O                                                                                                                   | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_FALLING)  | 2     |
usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf                                                                                                                            | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_FALLING)  | 2     |
usr/testPatterSel_from_user<1>                                                                                                                                                                           | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_FALLING)  | 2     |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_4                                                                                    | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_FALLING)   | 2     |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_3                                                                                    | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_FALLING)   | 2     |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2                                                                                    | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_FALLING)   | 2     |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_1                                                                                    | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_FALLING)   | 2     |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_0                                                                                    | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_FALLING)   | 2     |
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/DONE_O                                                                    | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_FALLING)   | 2     |
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/MGT_O_mgtLink[1]_ready(usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/MGT_O_mgtLink[1]_ready1:O)| NONE(*)(usr/vio/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_FALLING)| 2     |
usr/dtc_top/gbtBank_1/GBT_RX_O[1]_latOptGbtBank_rx                                                                                                                                                       | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_FALLING)   | 2     |
usr/async_to_vio<1>(usr/async_to_vio<1>1:O)                                                                                                                                                              | NONE(*)(usr/vio/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING)| 2     |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O                                                                                                        | NONE(usr/vio/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING)   | 2     |
usr/icon/U0/iUPDATE_OUT                                                                                                                                                                                  | NONE(usr/icon/U0/U_ICON/U_iDATA_CMD)                             | 1     |
XPOINT1_CLK1_P                                                                                                                                                                                           | IBUFGDS+BUFGCTRL                                                 | 53    |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                                                                                                                                                                                                                              | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
usr/txrxIla/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(usr/txrxIla/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 128   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)      | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)    | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)  | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)    | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)  | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)    | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)  | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)    | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)  | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)    | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)  | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)    | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)  | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)    | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)  | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/XST_VCC:P)    | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36)  | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/XST_VCC:P)    | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36)  | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/XST_VCC:P)    | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36)  | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)      | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/XST_VCC:P)    | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)  | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)      | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)      | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)      | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)    | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)      | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)    | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)      | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)    | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)      | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)    | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)      | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)    | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)      | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)    | 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36)| 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 124   |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 124   |
usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(usr/rxIla/XST_VCC:P)                                                                                                                                                                                                                                                                                              | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)  | 84    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)       | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G)     | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)  | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G)     | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)  | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G)     | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)  | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G)     | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)  | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G)     | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)  | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G)     | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)  | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G)     | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)  | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/XST_GND:G)     | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36)  | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/XST_GND:G)     | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36)  | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/XST_GND:G)     | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36)  | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)       | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/XST_GND:G)     | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)  | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)       | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)       | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)       | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)    | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)       | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)    | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)       | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)    | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)       | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)    | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)       | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)    | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)       | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)    | 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/XST_GND:G) | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36)| 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 72    |
usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 72    |
usr/rxIla/U0/I_NO_D.U_ILA/iCAP_WR_EN(usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                           | NONE(usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                           | 8     |
usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en(usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1:O)                                                                                                                                                                              | NONE(usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram)                                                                                                                            | 4     |
usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en(usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1:O)                                                                                                                                                                              | NONE(usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram)                                                                                                                            | 4     |
usr/dtc_top/dtc/cicbram/N1(usr/dtc_top/dtc/cicbram/XST_GND:G)                                                                                                                                                                                                                                                                                                     | NONE(usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                                                                                                                                                | 4     |
usr/rxbram_0/N1(usr/rxbram_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                           | NONE(usr/rxbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram)                                                                                                                                                                                           | 2     |
usr/rxbram_1/N1(usr/rxbram_1/XST_GND:G)                                                                                                                                                                                                                                                                                                                           | NONE(usr/rxbram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram)                                                                                                                                                                                           | 2     |
usr/txbram_0/N1(usr/txbram_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                           | NONE(usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram)                                                                                                                                                                                           | 2     |
usr/txbram_1/N1(usr/txbram_1/XST_GND:G)                                                                                                                                                                                                                                                                                                                           | NONE(usr/txbram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram)                                                                                                                                                                                           | 2     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 25.792ns (Maximum Frequency: 38.772MHz)
   Minimum input arrival time before clock: 3.918ns
   Maximum output required time after clock: 1.426ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT'
  Clock period: 8.622ns (frequency: 115.987MHz)
  Total number of paths / destination ports: 44762435832426 / 6330
-------------------------------------------------------------------------
Delay:               25.865ns (Levels of Logic = 44)
  Source:            usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_92 (FF)
  Destination:       usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_0 (FF)
  Source Clock:      usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT rising
  Destination Clock: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT rising 0.2X

  Data Path: usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_92 to usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.375   0.828  reg2_92 (reg2_92)
     end scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt:RX_FRAME_O<27>'
     end scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox:RX_FRAME_O<27>'
     begin scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder:RX_FRAME_I<27>'
     begin scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.deinterleaver:RX_FRAME_I<27>'
     end scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.deinterleaver:RX_FRAME_O<15>'
     begin scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50:RX_COMMON_FRAME_ENCODED_I<15>'
     begin scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes:POLY_COEFFS_I<15>'
     LUT6:I1->O            1   0.068   0.775  syndrome_from_syndromeEvaluator<1><2>2 (syndrome_from_syndromeEvaluator<1><2>2)
     LUT5:I0->O            1   0.068   0.638  syndrome_from_syndromeEvaluator<1><2>3 (syndrome_from_syndromeEvaluator<1><2>3)
     LUT6:I2->O           34   0.068   0.931  syndrome_from_syndromeEvaluator<1><2>6 (S1_O<2>)
     end scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes:S1_O<2>'
     begin scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial:S1_I<2>'
     LUT6:I0->O            1   0.068   0.778  Mxor_net<3><2>_xo<0>1 (Mxor_net<3><2>_xo<0>)
     LUT6:I0->O            5   0.068   0.444  Mxor_net<3><2>_xo<0>2 (net<3><2>)
     LUT6:I5->O            1   0.068   0.778  Mxor_net<14><1>_xo<0>1 (Mxor_net<14><1>_xo<0>)
     LUT6:I0->O            4   0.068   0.601  Mxor_net<14><1>_xo<0>2 (net<14><1>)
     LUT4:I1->O            5   0.068   0.802  invertedNet14<2>1 (invertedNet14<2>)
     LUT6:I1->O            1   0.068   0.778  Mxor_net<17><2>_xo<0>1 (Mxor_net<17><2>_xo<0>)
     LUT6:I0->O            5   0.068   0.665  Mxor_net<17><2>_xo<0>2 (net<17><2>)
     LUT4:I0->O            1   0.068   0.417  Mmux_ERROR_1_LOC_O13 (Mmux_ERROR_1_LOC_O12)
     LUT6:I5->O            1   0.068   0.775  Mmux_ERROR_1_LOC_O15 (Mmux_ERROR_1_LOC_O14)
     LUT5:I0->O            1   0.068   0.775  Mmux_ERROR_1_LOC_O16 (Mmux_ERROR_1_LOC_O15)
     LUT5:I0->O           27   0.068   0.789  Mmux_ERROR_1_LOC_O17 (ERROR_1_LOC_O<0>)
     end scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial:ERROR_1_LOC_O<0>'
     begin scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch:ERROR_1_LOC_I<0>'
     begin scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[0].errLocPolyEval:ERRLOCPOLY_I<4>'
     LUT4:I0->O            1   0.068   0.775  ZERO_O<3>_SW0 (N01)
     LUT5:I0->O           10   0.068   0.640  ZERO_O<3> (ZERO_O)
     end scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[0].errLocPolyEval:ZERO_O'
     LUT5:I2->O            5   0.068   0.444  XX0_O<0>71 (XX0_O<0>_bdd13)
     LUT5:I4->O            2   0.068   0.423  XX0_O<0>31 (XX0_O<0>_bdd3)
     LUT6:I5->O            1   0.068   0.778  XX1_O<1>1 (XX1_O<1>1)
     LUT6:I0->O            1   0.068   0.417  XX1_O<1>2 (XX1_O<1>2)
     LUT6:I5->O           32   0.068   0.791  XX1_O<1>3 (XX1_O<1>)
     end scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch:XX1_O<1>'
     begin scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect:XX1_I<1>'
     LUT6:I2->O            1   0.068   0.778  Mxor_net<5><1>_xo<0>1 (Mxor_net<5><1>_xo<0>)
     LUT6:I0->O            4   0.068   0.601  Mxor_net<5><1>_xo<0>2 (net<5><1>)
     LUT4:I1->O            4   0.068   0.795  net[2][0]_net[6][0]_AND_1533_o11 (net[2][0]_net[6][0]_AND_1533_o1)
     LUT6:I1->O            1   0.068   0.778  Mxor_y2<2>_xo<0>1 (Mxor_y2<2>_xo<0>)
     LUT6:I0->O           19   0.068   0.610  Mxor_y2<2>_xo<0>2 (y2<2>)
     LUT2:I0->O            1   0.068   0.638  Mxor_net<9><1>_xo<0>1 (Mxor_net<9><1>_xo<0>)
     LUT6:I2->O            1   0.068   0.778  Mxor_net<9><1>_xo<0>2 (Mxor_net<9><1>_xo<0>1)
     LUT6:I0->O            5   0.068   0.802  Mxor_net<9><1>_xo<0>3 (net<9><1>)
     LUT5:I0->O           13   0.068   0.858  Mxor_y1<0>_xo<0> (y1<0>)
     LUT6:I0->O            1   0.068   0.491  Mmux_COR_COEFFS_O81 (Mmux_COR_COEFFS_O8)
     LUT5:I3->O            1   0.068   0.491  Mmux_COR_COEFFS_O83 (COR_COEFFS_O<16>)
     end scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect:COR_COEFFS_O<16>'
     LUT3:I1->O            3   0.068   0.505  Mmux_RX_COMMON_FRAME_O11 (RX_COMMON_FRAME_O<0>)
     end scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50:RX_COMMON_FRAME_O<0>'
     end scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder:RX_COMMON_FRAME_O<0>'
     begin scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler:RX_COMMON_FRAME_I<0>'
     begin scope: 'usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit:RX_COMMON_FRAME_I<0>'
     LUT3:I1->O            1   0.068   0.000  RX_COMMON_FRAME_I[19]_RX_COMMON_FRAME_I[0]_XOR_2686_o1 (RX_COMMON_FRAME_I[19]_RX_COMMON_FRAME_I[0]_XOR_2686_o)
     FDE:D                     0.011          RX_DATA_O_19
    ----------------------------------------
    Total                     25.865ns (2.698ns logic, 23.167ns route)
                                       (10.4% logic, 89.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CDCE_OUT0_P'
  Clock period: 2.141ns (frequency: 467.071MHz)
  Total number of paths / destination ports: 7782 / 1499
-------------------------------------------------------------------------
Delay:               2.141ns (Levels of Logic = 9)
  Source:            usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3 (FF)
  Destination:       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Source Clock:      CDCE_OUT0_P rising
  Destination Clock: CDCE_OUT0_P rising

  Data Path: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_3 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.375   0.595  phaseShiftCnter_3 (phaseShiftCnter_3)
     LUT3:I0->O            1   0.068   0.000  Mcompar_n0004_lut<0>1 (Mcompar_n0004_lut<0>)
     MUXCY:S->O            1   0.290   0.000  Mcompar_n0004_cy<0> (Mcompar_n0004_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_n0004_cy<1> (Mcompar_n0004_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_n0004_cy<2> (Mcompar_n0004_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_n0004_cy<3> (Mcompar_n0004_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_n0004_cy<4> (Mcompar_n0004_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_n0004_cy<5> (Mcompar_n0004_cy<5>)
     MUXCY:CI->O           1   0.220   0.417  Mcompar_n0004_cy<6> (Mcompar_n0004_cy<6>)
     LUT6:I5->O            1   0.068   0.000  phaseShift_FSM_FSM_FFd2-In1 (phaseShift_FSM_FSM_FFd2-In)
     FD:D                      0.011          phaseShift_FSM_FSM_FFd2
    ----------------------------------------
    Total                      2.141ns (1.129ns logic, 1.012ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/TXOUTCLK_OUT'
  Clock period: 1.872ns (frequency: 534.205MHz)
  Total number of paths / destination ports: 275 / 83
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 2)
  Source:            usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.address_FSM_FFd3 (FF)
  Destination:       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/TX_WORD_O_1 (FF)
  Source Clock:      usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/TXOUTCLK_OUT rising
  Destination Clock: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/TXOUTCLK_OUT rising

  Data Path: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt20b_gen.gbLatOpt20b.address_FSM_FFd3 to usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/TX_WORD_O_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             43   0.375   0.933  gbLatOpt20b_gen.gbLatOpt20b.address_FSM_FFd3 (gbLatOpt20b_gen.gbLatOpt20b.address_FSM_FFd3)
     LUT6:I0->O            1   0.068   0.417  Mmux_gbLatOpt20b_gen.gbLatOpt20b.address[2]_X_37_o_wide_mux_2_OUT101 (Mmux_gbLatOpt20b_gen.gbLatOpt20b.address[2]_X_37_o_wide_mux_2_OUT10)
     LUT5:I4->O            1   0.068   0.000  Mmux_gbLatOpt20b_gen.gbLatOpt20b.address[2]_X_37_o_wide_mux_2_OUT102 (gbLatOpt20b_gen.gbLatOpt20b.address[2]_X_37_o_wide_mux_2_OUT<18>)
     FDC:D                     0.011          TX_WORD_O_18
    ----------------------------------------
    Total                      1.872ns (0.522ns logic, 1.350ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XPOINT1_CLK3_P'
  Clock period: 25.792ns (frequency: 38.772MHz)
  Total number of paths / destination ports: 7791 / 6855
-------------------------------------------------------------------------
Delay:               3.224ns (Levels of Logic = 3)
  Source:            usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Source Clock:      XPOINT1_CLK3_P rising 8.0X
  Destination Clock: XPOINT1_CLK3_P rising 8.0X

  Data Path: usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram to usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO1    2   2.073   0.423  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (douta<1>)
     end scope: 'usr/dtc_top/dtc/cicbram:douta<1>'
     LUT2:I1->O            1   0.068   0.399  Mmux_din_buff_121 (din_buff_1<1>)
     begin scope: 'usr/dtc_top/dtc/buff_1:din<1>'
     begin scope: 'usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:DINA<1>'
     RAMB18E1:DIADI8           0.261          ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      3.224ns (2.402ns logic, 0.822ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 7.391ns (frequency: 135.300MHz)
  Total number of paths / destination ports: 21909 / 3314
-------------------------------------------------------------------------
Delay:               7.391ns (Levels of Logic = 11)
  Source:            usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 (RAM)
  Destination:       usr/icon/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 to usr/icon/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36E1:CLKARDCLK->DOADO10    1   2.073   0.638  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 (DOA10)
     end scope: 'usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36:DOA10'
     LUT6:I2->O            1   0.068   0.638  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2114 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2114)
     LUT6:I2->O            1   0.068   0.638  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_164 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_164)
     LUT6:I2->O            1   0.068   0.638  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_111 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_111)
     LUT6:I2->O            1   0.068   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_6 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_6)
     MUXF7:I1->O           1   0.248   0.417  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_5_f7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_5_f7)
     LUT6:I5->O            1   0.068   0.491  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<9> (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.068   0.417  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'usr/txrxIla:CONTROL<3>'
     begin scope: 'usr/icon:CONTROL1<3>'
     LUT5:I4->O            1   0.068   0.638  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1)
     LUT6:I2->O            1   0.068   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12 (U0/U_ICON/iTDO_next)
     FDE:D                     0.011          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      7.391ns (2.876ns logic, 4.515ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'usr/icon/U0/iUPDATE_OUT'
  Clock period: 1.284ns (frequency: 778.816MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.284ns (Levels of Logic = 1)
  Source:            usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      usr/icon/U0/iUPDATE_OUT rising
  Destination Clock: usr/icon/U0/iUPDATE_OUT rising

  Data Path: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.086   0.399  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.011          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.284ns (0.472ns logic, 0.812ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XPOINT1_CLK1_P'
  Clock period: 3.407ns (frequency: 293.513MHz)
  Total number of paths / destination ports: 2334 / 126
-------------------------------------------------------------------------
Delay:               3.407ns (Levels of Logic = 3)
  Source:            system/cdceSync/cdce_control.timer_13 (FF)
  Destination:       system/cdceSync/cdce_control.timer_0 (FF)
  Source Clock:      XPOINT1_CLK1_P rising
  Destination Clock: XPOINT1_CLK1_P rising

  Data Path: system/cdceSync/cdce_control.timer_13 to system/cdceSync/cdce_control.timer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.375   0.784  cdce_control.timer_13 (cdce_control.timer_13)
     LUT6:I0->O            2   0.068   0.781  GND_9_o_cdce_control.timer[19]_equal_5_o<19>3 (GND_9_o_cdce_control.timer[19]_equal_5_o<19>2)
     LUT5:I0->O           10   0.068   0.476  GND_9_o_cdce_control.timer[19]_equal_5_o<19>4 (GND_9_o_cdce_control.timer[19]_equal_5_o)
     LUT3:I2->O           20   0.068   0.524  _n0069_inv1 (_n0069_inv)
     FDCE:CE                   0.263          cdce_control.timer_0
    ----------------------------------------
    Total                      3.407ns (0.842ns logic, 2.565ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XPOINT1_CLK3_P'
  Total number of paths / destination ports: 2308 / 2308
-------------------------------------------------------------------------
Offset:              2.737ns (Levels of Logic = 4)
  Source:            usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       usr/txrxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: XPOINT1_CLK3_P rising 8.0X

  Data Path: usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to usr/txrxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.431  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           96   0.068   0.805  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.068   0.444  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE (CONTROL1<13>)
     end scope: 'usr/icon:CONTROL1<13>'
     begin scope: 'usr/txrxIla:CONTROL<13>'
     LUT2:I1->O            4   0.068   0.419  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.434          U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      2.737ns (0.638ns logic, 2.099ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1516 / 1460
-------------------------------------------------------------------------
Offset:              3.918ns (Levels of Logic = 6)
  Source:            usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       usr/vio/U0/I_VIO/U_STATUS/U_TDO (FF)
  Destination Clock: usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to usr/vio/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.431  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           96   0.068   0.805  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            1   0.068   0.778  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE (CONTROL0<15>)
     end scope: 'usr/icon:CONTROL0<15>'
     begin scope: 'usr/vio:CONTROL<15>'
     LUT6:I0->O            1   0.068   0.778  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O23 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O22)
     LUT6:I0->O            1   0.068   0.775  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O29 (U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O28)
     LUT5:I0->O            1   0.068   0.000  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O210 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                     0.011          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      3.918ns (0.351ns logic, 3.567ns route)
                                       (9.0% logic, 91.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT'
  Total number of paths / destination ports: 1525 / 1525
-------------------------------------------------------------------------
Offset:              2.737ns (Levels of Logic = 4)
  Source:            usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT rising 0.2X

  Data Path: usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.431  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           96   0.068   0.805  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.068   0.444  U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE (CONTROL2<13>)
     end scope: 'usr/icon:CONTROL2<13>'
     begin scope: 'usr/rxIla:CONTROL<13>'
     LUT2:I1->O            4   0.068   0.419  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.434          U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      2.737ns (0.638ns logic, 2.099ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CDCE_OUT0_P'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.730ns (Levels of Logic = 4)
  Source:            usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE (FF)
  Destination Clock: CDCE_OUT0_P rising 0.2X

  Data Path: usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    3   0.000   0.431  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           96   0.068   0.805  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            4   0.068   0.437  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE (CONTROL0<6>)
     end scope: 'usr/icon:CONTROL0<6>'
     begin scope: 'usr/vio:CONTROL<6>'
     LUT2:I1->O            4   0.068   0.419  U0/I_VIO/GEN_TRANS.U_ARM/U_CLEAR (U0/I_VIO/GEN_TRANS.U_ARM/iCLR)
     FDCE:CLR                  0.434          U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE
    ----------------------------------------
    Total                      2.730ns (0.638ns logic, 2.092ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'usr/icon/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.324ns (Levels of Logic = 1)
  Source:            usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: usr/icon/U0/iUPDATE_OUT rising

  Data Path: usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to usr/icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SEL      2   0.000   0.405  U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.086   0.399  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.434          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.324ns (0.520ns logic, 0.804ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XPOINT1_CLK1_P'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              1.547ns (Levels of Logic = 3)
  Source:            FPGA_POWER_ON_RESET_B (PAD)
  Destination:       system/rst/dlyRstCtrl.timer_26 (FF)
  Destination Clock: XPOINT1_CLK1_P rising

  Data Path: FPGA_POWER_ON_RESET_B to system/rst/dlyRstCtrl.timer_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.491  FPGA_POWER_ON_RESET_B_IBUF (FPGA_POWER_ON_RESET_B_IBUF)
     begin scope: 'system:FPGA_POWER_ON_RESET_B'
     begin scope: 'system/rst:RESET1_B_I'
     LUT2:I0->O           28   0.068   0.551  rst_from_orGate1 (rst_from_orGate)
     FDP:PRE                   0.434          dlyRstCtrl.timer_26
    ----------------------------------------
    Total                      1.547ns (0.505ns logic, 1.042ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.791ns (Levels of Logic = 2)
  Source:            usr/rxerror (FF)
  Destination:       V6_LED<1> (PAD)
  Source Clock:      usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT rising 0.2X

  Data Path: usr/rxerror to V6_LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.375   0.413  rxerror (rxerror)
     end scope: 'usr:USER_V6_LED_O<1>'
     OBUF:I->O                 0.003          V6_LED_1_OBUF (V6_LED<1>)
    ----------------------------------------
    Total                      0.791ns (0.378ns logic, 0.413ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XPOINT1_CLK1_P'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.777ns (Levels of Logic = 2)
  Source:            system/cdceSync/fsm_pwrdown (FF)
  Destination:       CDCE_PWR_DOWN (PAD)
  Source Clock:      XPOINT1_CLK1_P rising

  Data Path: system/cdceSync/fsm_pwrdown to CDCE_PWR_DOWN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.375   0.399  fsm_pwrdown (fsm_pwrdown)
     end scope: 'system/cdceSync:PWRDOWN_O'
     end scope: 'system:CDCE_PWR_DOWN'
     OBUF:I->O                 0.003          CDCE_PWR_DOWN_OBUF (CDCE_PWR_DOWN)
    ----------------------------------------
    Total                      0.777ns (0.378ns logic, 0.399ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CDCE_OUT0_P'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.426ns (Levels of Logic = 3)
  Source:            usr/vio/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/USER_REG (FF)
  Destination:       FPGA_CLKOUT (PAD)
  Source Clock:      CDCE_OUT0_P rising 0.2X

  Data Path: usr/vio/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/USER_REG to FPGA_CLKOUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.375   0.581  U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/USER_REG (SYNC_OUT<1>)
     end scope: 'usr/vio:SYNC_OUT<1>'
     LUT3:I0->O            1   0.068   0.399  Mmux_FPGA_CLKOUT_O11 (FPGA_CLKOUT_O)
     end scope: 'usr:FPGA_CLKOUT_O'
     OBUF:I->O                 0.003          FPGA_CLKOUT_OBUF (FPGA_CLKOUT)
    ----------------------------------------
    Total                      1.426ns (0.446ns logic, 0.980ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            usr/icon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: usr/icon/U0/U_ICON/U_TDO_reg to usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.375   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX6:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CDCE_OUT0_P
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CDCE_OUT0_P                                                                                                        |    4.022|         |         |         |
XPOINT1_CLK1_P                                                                                                     |    2.085|         |         |         |
XPOINT1_CLK3_P                                                                                                     |    1.534|         |         |         |
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/TXOUTCLK_OUT|    0.799|         |         |         |
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                    |    3.270|         |         |         |
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_P |    3.407|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_P
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CDCE_OUT0_P                                                                                                        |    2.987|         |         |         |
XPOINT1_CLK1_P                                                                                                     |    2.085|         |         |         |
XPOINT1_CLK3_P                                                                                                     |    3.224|         |         |         |
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT|    2.984|         |         |         |
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                    |    3.913|         |         |         |
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/async_to_vio<1>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/RX_MATCHFLAG_O
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/gbtBank_1/GBT_RX_O[1]_latOptGbtBank_rx
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_0
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_1
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_3
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_4
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_READY_O
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/MGT_O_mgtLink[1]_ready
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CDCE_OUT0_P                                                                                                        |    2.750|         |    3.052|         |
XPOINT1_CLK3_P                                                                                                     |    1.534|         |         |         |
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT|   25.865|    1.859|    1.731|         |
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                    |    3.913|         |         |         |
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/TXOUTCLK_OUT
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CDCE_OUT0_P                                                                                                        |    5.947|         |         |         |
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/TXOUTCLK_OUT|    1.872|         |         |         |
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/DONE_O
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/icon/CONTROL1<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_P |         |         |    1.327|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/icon/CONTROL2<13>
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT|         |         |    1.327|         |
-------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
CDCE_OUT0_P                                                                                                                          |    1.787|         |         |         |
XPOINT1_CLK3_P                                                                                                                       |    2.555|         |         |         |
usr/async_to_vio<1>                                                                                                                  |    1.035|    1.035|         |         |
usr/dtc_top/RX_MATCHFLAG_O                                                                                                           |    1.035|    1.035|         |         |
usr/dtc_top/gbtBank_1/GBT_RX_O[1]_latOptGbtBank_rx                                                                                   |    1.035|    1.035|         |         |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O                                    |    1.035|    1.035|         |         |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_0                |    1.035|    1.035|         |         |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_1                |    1.035|    1.035|         |         |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2                |    1.035|    1.035|         |         |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_3                |    1.035|    1.035|         |         |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_4                |    1.035|    1.035|         |         |
usr/dtc_top/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_READY_O                                               |    1.035|    1.035|         |         |
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/MGT_O_mgtLink[1]_ready                                   |    1.035|    1.035|         |         |
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/RXRECCLK_OUT                  |    3.317|    1.055|         |         |
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/TXOUTCLK_OUT                  |    1.622|         |         |         |
usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/DONE_O|    1.035|    1.035|         |         |
usr/dtc_top/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf                                                        |    1.035|    1.035|         |         |
usr/icon/CONTROL1<13>                                                                                                                |         |    2.707|         |         |
usr/icon/CONTROL2<13>                                                                                                                |         |    3.507|         |         |
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                      |    7.391|         |         |         |
usr/icon/U0/iUPDATE_OUT                                                                                                              |    1.753|         |         |         |
usr/testPatterSel_from_user<1>                                                                                                       |    1.035|    1.035|         |         |
-------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/icon/U0/iUPDATE_OUT
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
usr/icon/U0/iUPDATE_OUT|    1.284|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock usr/testPatterSel_from_user<1>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
usr/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.361|         |    1.361|         |
-----------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 68.00 secs
Total CPU time to Xst completion: 67.73 secs
 
--> 

Total memory usage is 370052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  596 (   0 filtered)
Number of infos    :  179 (   0 filtered)

