###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-02.ucsd.edu)
#  Generated on:      Fri Mar 21 16:11:28 2025
#  Design:            fullchip
#  Command:           report_timing -max_paths 500 > fullchip_trial.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[267]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[107] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.052
= Slack Time                   -0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.042 | 
     | core_instance_2 | clk ^ -> out[107] ^ | core | 0.792 |   1.051 |    0.750 | 
     |                 | out[267] ^          |      | 0.000 |   1.052 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[256]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[96] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.051
= Slack Time                   -0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.042 | 
     | core_instance_2 | clk ^ -> out[96] ^ | core | 0.791 |   1.051 |    0.750 | 
     |                 | out[256] ^         |      | 0.000 |   1.051 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[260]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[100] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.051
= Slack Time                   -0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.042 | 
     | core_instance_2 | clk ^ -> out[100] ^ | core | 0.791 |   1.051 |    0.750 | 
     |                 | out[260] ^          |      | 0.000 |   1.051 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[277]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[117] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.047
= Slack Time                   -0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.038 | 
     | core_instance_2 | clk ^ -> out[117] ^ | core | 0.788 |   1.047 |    0.750 | 
     |                 | out[277] ^          |      | 0.000 |   1.047 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[261]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[101] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.043
= Slack Time                   -0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.033 | 
     | core_instance_2 | clk ^ -> out[101] ^ | core | 0.783 |   1.042 |    0.750 | 
     |                 | out[261] ^          |      | 0.000 |   1.043 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   out[201]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[41] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.041
= Slack Time                   -0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.032 | 
     | core_instance_2 | clk ^ -> out[41] ^ | core | 0.782 |   1.041 |    0.750 | 
     |                 | out[201] ^         |      | 0.000 |   1.041 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   out[284]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[124] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.041
= Slack Time                   -0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.032 | 
     | core_instance_2 | clk ^ -> out[124] ^ | core | 0.781 |   1.040 |    0.750 | 
     |                 | out[284] ^          |      | 0.000 |   1.041 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   out[283]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[123] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.041
= Slack Time                   -0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.031 | 
     | core_instance_2 | clk ^ -> out[123] ^ | core | 0.781 |   1.040 |    0.750 | 
     |                 | out[283] ^          |      | 0.000 |   1.041 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   out[286]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[126] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.041
= Slack Time                   -0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.031 | 
     | core_instance_2 | clk ^ -> out[126] ^ | core | 0.781 |   1.040 |    0.750 | 
     |                 | out[286] ^          |      | 0.000 |   1.041 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   out[282]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[122] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.040
= Slack Time                   -0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.031 | 
     | core_instance_2 | clk ^ -> out[122] ^ | core | 0.780 |   1.040 |    0.750 | 
     |                 | out[282] ^          |      | 0.000 |   1.040 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   out[244]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[84] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.039
= Slack Time                   -0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.030 | 
     | core_instance_2 | clk ^ -> out[84] ^ | core | 0.780 |   1.039 |    0.750 | 
     |                 | out[244] ^         |      | 0.000 |   1.039 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   out[278]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[118] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.035
= Slack Time                   -0.285
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.026 | 
     | core_instance_2 | clk ^ -> out[118] ^ | core | 0.776 |   1.035 |    0.750 | 
     |                 | out[278] ^          |      | 0.000 |   1.035 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   out[263]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[103] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.034
= Slack Time                   -0.284
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.025 | 
     | core_instance_2 | clk ^ -> out[103] ^ | core | 0.775 |   1.034 |    0.750 | 
     |                 | out[263] ^          |      | 0.000 |   1.034 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   out[240]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[80] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.033
= Slack Time                   -0.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.024 | 
     | core_instance_2 | clk ^ -> out[80] ^ | core | 0.774 |   1.033 |    0.750 | 
     |                 | out[240] ^         |      | 0.000 |   1.033 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   out[270]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[110] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.033
= Slack Time                   -0.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.024 | 
     | core_instance_2 | clk ^ -> out[110] ^ | core | 0.773 |   1.033 |    0.750 | 
     |                 | out[270] ^          |      | 0.000 |   1.033 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   out[288]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[128] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.033
= Slack Time                   -0.283
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.023 | 
     | core_instance_2 | clk ^ -> out[128] ^ | core | 0.773 |   1.032 |    0.750 | 
     |                 | out[288] ^          |      | 0.000 |   1.033 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   out[203]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[43] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.032
= Slack Time                   -0.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.023 | 
     | core_instance_2 | clk ^ -> out[43] ^ | core | 0.773 |   1.032 |    0.750 | 
     |                 | out[203] ^         |      | 0.000 |   1.032 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   out[169]               (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[9] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.032
= Slack Time                   -0.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^             |      |       |   0.259 |   -0.022 | 
     | core_instance_2 | clk ^ -> out[9] ^ | core | 0.772 |   1.031 |    0.750 | 
     |                 | out[169] ^        |      | 0.000 |   1.032 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   out[276]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[116] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.032
= Slack Time                   -0.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.022 | 
     | core_instance_2 | clk ^ -> out[116] ^ | core | 0.772 |   1.031 |    0.750 | 
     |                 | out[276] ^          |      | 0.000 |   1.032 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   out[177]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[17] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.031
= Slack Time                   -0.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.022 | 
     | core_instance_2 | clk ^ -> out[17] ^ | core | 0.772 |   1.031 |    0.750 | 
     |                 | out[177] ^         |      | 0.000 |   1.031 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   out[243]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[83] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.031
= Slack Time                   -0.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.022 | 
     | core_instance_2 | clk ^ -> out[83] ^ | core | 0.772 |   1.031 |    0.750 | 
     |                 | out[243] ^         |      | 0.000 |   1.031 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   out[173]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[13] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.031
= Slack Time                   -0.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.022 | 
     | core_instance_2 | clk ^ -> out[13] ^ | core | 0.771 |   1.031 |    0.750 | 
     |                 | out[173] ^         |      | 0.000 |   1.031 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   out[202]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[42] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.031
= Slack Time                   -0.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.021 | 
     | core_instance_2 | clk ^ -> out[42] ^ | core | 0.771 |   1.030 |    0.750 | 
     |                 | out[202] ^         |      | 0.000 |   1.031 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   out[289]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[129] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.031
= Slack Time                   -0.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.021 | 
     | core_instance_2 | clk ^ -> out[129] ^ | core | 0.771 |   1.030 |    0.750 | 
     |                 | out[289] ^          |      | 0.000 |   1.031 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   out[302]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[142] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.030
= Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.021 | 
     | core_instance_2 | clk ^ -> out[142] ^ | core | 0.771 |   1.030 |    0.750 | 
     |                 | out[302] ^          |      | 0.000 |   1.030 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   out[287]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[127] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.030
= Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.021 | 
     | core_instance_2 | clk ^ -> out[127] ^ | core | 0.771 |   1.030 |    0.750 | 
     |                 | out[287] ^          |      | 0.000 |   1.030 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   out[242]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[82] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.030
= Slack Time                   -0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.021 | 
     | core_instance_2 | clk ^ -> out[82] ^ | core | 0.770 |   1.030 |    0.750 | 
     |                 | out[242] ^         |      | 0.000 |   1.030 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   out[207]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[47] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.028
= Slack Time                   -0.278
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.019 | 
     | core_instance_2 | clk ^ -> out[47] ^ | core | 0.769 |   1.028 |    0.750 | 
     |                 | out[207] ^         |      | 0.000 |   1.028 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   out[162]               (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[2] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.027
= Slack Time                   -0.277
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^             |      |       |   0.259 |   -0.018 | 
     | core_instance_2 | clk ^ -> out[2] ^ | core | 0.768 |   1.027 |    0.750 | 
     |                 | out[162] ^        |      | 0.000 |   1.027 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   out[301]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[141] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.027
= Slack Time                   -0.277
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.018 | 
     | core_instance_2 | clk ^ -> out[141] ^ | core | 0.768 |   1.027 |    0.750 | 
     |                 | out[301] ^          |      | 0.000 |   1.027 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   out[258]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[98] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.027
= Slack Time                   -0.277
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.018 | 
     | core_instance_2 | clk ^ -> out[98] ^ | core | 0.767 |   1.026 |    0.750 | 
     |                 | out[258] ^         |      | 0.000 |   1.027 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   out[195]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[35] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.027
= Slack Time                   -0.277
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.017 | 
     | core_instance_2 | clk ^ -> out[35] ^ | core | 0.767 |   1.026 |    0.750 | 
     |                 | out[195] ^         |      | 0.000 |   1.027 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   out[199]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[39] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.026
= Slack Time                   -0.276
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.017 | 
     | core_instance_2 | clk ^ -> out[39] ^ | core | 0.766 |   1.026 |    0.750 | 
     |                 | out[199] ^         |      | 0.000 |   1.026 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   out[196]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[36] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.026
= Slack Time                   -0.276
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.017 | 
     | core_instance_2 | clk ^ -> out[36] ^ | core | 0.766 |   1.026 |    0.750 | 
     |                 | out[196] ^         |      | 0.000 |   1.026 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   out[175]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[15] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.025
= Slack Time                   -0.275
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.016 | 
     | core_instance_2 | clk ^ -> out[15] ^ | core | 0.766 |   1.025 |    0.750 | 
     |                 | out[175] ^         |      | 0.000 |   1.025 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   out[184]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[24] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.025
= Slack Time                   -0.275
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.016 | 
     | core_instance_2 | clk ^ -> out[24] ^ | core | 0.765 |   1.025 |    0.750 | 
     |                 | out[184] ^         |      | 0.000 |   1.025 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   out[178]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[18] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.025
= Slack Time                   -0.275
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.015 | 
     | core_instance_2 | clk ^ -> out[18] ^ | core | 0.765 |   1.024 |    0.750 | 
     |                 | out[178] ^         |      | 0.000 |   1.025 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   out[211]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[51] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.025
= Slack Time                   -0.275
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.015 | 
     | core_instance_2 | clk ^ -> out[51] ^ | core | 0.765 |   1.024 |    0.750 | 
     |                 | out[211] ^         |      | 0.000 |   1.025 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   out[165]               (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[5] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.023
= Slack Time                   -0.273
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^             |      |       |   0.259 |   -0.014 | 
     | core_instance_2 | clk ^ -> out[5] ^ | core | 0.764 |   1.023 |    0.750 | 
     |                 | out[165] ^        |      | 0.000 |   1.023 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   out[300]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[140] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.023
= Slack Time                   -0.273
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.014 | 
     | core_instance_2 | clk ^ -> out[140] ^ | core | 0.764 |   1.023 |    0.750 | 
     |                 | out[300] ^          |      | 0.000 |   1.023 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   out[160]               (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[0] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.023
= Slack Time                   -0.273
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^             |      |       |   0.259 |   -0.014 | 
     | core_instance_2 | clk ^ -> out[0] ^ | core | 0.763 |   1.023 |    0.750 | 
     |                 | out[160] ^        |      | 0.000 |   1.023 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   out[246]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[86] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.023
= Slack Time                   -0.273
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.014 | 
     | core_instance_2 | clk ^ -> out[86] v | core | 0.763 |   1.022 |    0.750 | 
     |                 | out[246] v         |      | 0.000 |   1.023 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   out[190]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[30] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.023
= Slack Time                   -0.273
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.013 | 
     | core_instance_2 | clk ^ -> out[30] ^ | core | 0.763 |   1.022 |    0.750 | 
     |                 | out[190] ^         |      | 0.000 |   1.023 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   out[198]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[38] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.022
= Slack Time                   -0.272
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.013 | 
     | core_instance_2 | clk ^ -> out[38] ^ | core | 0.763 |   1.022 |    0.750 | 
     |                 | out[198] ^         |      | 0.000 |   1.022 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   out[197]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[37] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.022
= Slack Time                   -0.272
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.013 | 
     | core_instance_2 | clk ^ -> out[37] ^ | core | 0.763 |   1.022 |    0.750 | 
     |                 | out[197] ^         |      | 0.000 |   1.022 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   out[254]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[94] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.022
= Slack Time                   -0.272
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.013 | 
     | core_instance_2 | clk ^ -> out[94] v | core | 0.763 |   1.022 |    0.750 | 
     |                 | out[254] v         |      | 0.000 |   1.022 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   out[294]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[134] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.022
= Slack Time                   -0.272
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.013 | 
     | core_instance_2 | clk ^ -> out[134] ^ | core | 0.763 |   1.022 |    0.750 | 
     |                 | out[294] ^          |      | 0.000 |   1.022 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   out[174]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[14] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.022
= Slack Time                   -0.272
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.013 | 
     | core_instance_2 | clk ^ -> out[14] ^ | core | 0.762 |   1.022 |    0.750 | 
     |                 | out[174] ^         |      | 0.000 |   1.022 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   out[171]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[11] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.022
= Slack Time                   -0.272
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.013 | 
     | core_instance_2 | clk ^ -> out[11] ^ | core | 0.762 |   1.021 |    0.750 | 
     |                 | out[171] ^         |      | 0.000 |   1.022 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   out[187]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[27] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.021
= Slack Time                   -0.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.011 | 
     | core_instance_2 | clk ^ -> out[27] ^ | core | 0.761 |   1.020 |    0.750 | 
     |                 | out[187] ^         |      | 0.000 |   1.021 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 51: VIOLATED Late External Delay Assertion 
Endpoint:   out[168]               (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[8] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.020
= Slack Time                   -0.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^             |      |       |   0.259 |   -0.011 | 
     | core_instance_2 | clk ^ -> out[8] ^ | core | 0.761 |   1.020 |    0.750 | 
     |                 | out[168] ^        |      | 0.000 |   1.020 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 52: VIOLATED Late External Delay Assertion 
Endpoint:   out[192]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[32] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.020
= Slack Time                   -0.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.011 | 
     | core_instance_2 | clk ^ -> out[32] ^ | core | 0.760 |   1.020 |    0.750 | 
     |                 | out[192] ^         |      | 0.000 |   1.020 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 53: VIOLATED Late External Delay Assertion 
Endpoint:   out[245]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[85] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.020
= Slack Time                   -0.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.011 | 
     | core_instance_2 | clk ^ -> out[85] ^ | core | 0.760 |   1.019 |    0.750 | 
     |                 | out[245] ^         |      | 0.000 |   1.020 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 54: VIOLATED Late External Delay Assertion 
Endpoint:   out[259]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[99] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.020
= Slack Time                   -0.270
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.011 | 
     | core_instance_2 | clk ^ -> out[99] ^ | core | 0.760 |   1.019 |    0.750 | 
     |                 | out[259] ^         |      | 0.000 |   1.020 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 55: VIOLATED Late External Delay Assertion 
Endpoint:   out[241]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[81] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.019
= Slack Time                   -0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.010 | 
     | core_instance_2 | clk ^ -> out[81] v | core | 0.760 |   1.019 |    0.750 | 
     |                 | out[241] v         |      | 0.000 |   1.019 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 56: VIOLATED Late External Delay Assertion 
Endpoint:   out[255]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[95] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.017
= Slack Time                   -0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.008 | 
     | core_instance_2 | clk ^ -> out[95] ^ | core | 0.758 |   1.017 |    0.750 | 
     |                 | out[255] ^         |      | 0.000 |   1.017 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 57: VIOLATED Late External Delay Assertion 
Endpoint:   out[239]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[79] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.017
= Slack Time                   -0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.008 | 
     | core_instance_2 | clk ^ -> out[79] ^ | core | 0.757 |   1.016 |    0.750 | 
     |                 | out[239] ^         |      | 0.000 |   1.017 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 58: VIOLATED Late External Delay Assertion 
Endpoint:   out[248]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[88] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.016
= Slack Time                   -0.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.007 | 
     | core_instance_2 | clk ^ -> out[88] ^ | core | 0.757 |   1.016 |    0.750 | 
     |                 | out[248] ^         |      | 0.000 |   1.016 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 59: VIOLATED Late External Delay Assertion 
Endpoint:   out[280]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[120] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.016
= Slack Time                   -0.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.007 | 
     | core_instance_2 | clk ^ -> out[120] ^ | core | 0.756 |   1.016 |    0.750 | 
     |                 | out[280] ^          |      | 0.000 |   1.016 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 60: VIOLATED Late External Delay Assertion 
Endpoint:   out[183]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[23] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.016
= Slack Time                   -0.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.006 | 
     | core_instance_2 | clk ^ -> out[23] ^ | core | 0.756 |   1.015 |    0.750 | 
     |                 | out[183] ^         |      | 0.000 |   1.016 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 61: VIOLATED Late External Delay Assertion 
Endpoint:   out[266]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[106] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.016
= Slack Time                   -0.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.006 | 
     | core_instance_2 | clk ^ -> out[106] ^ | core | 0.756 |   1.015 |    0.750 | 
     |                 | out[266] ^          |      | 0.000 |   1.016 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 62: VIOLATED Late External Delay Assertion 
Endpoint:   out[189]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[29] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.015
= Slack Time                   -0.265
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.006 | 
     | core_instance_2 | clk ^ -> out[29] ^ | core | 0.755 |   1.015 |    0.750 | 
     |                 | out[189] ^         |      | 0.000 |   1.015 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 63: VIOLATED Late External Delay Assertion 
Endpoint:   out[275]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[115] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.015
= Slack Time                   -0.265
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.005 | 
     | core_instance_2 | clk ^ -> out[115] ^ | core | 0.755 |   1.014 |    0.750 | 
     |                 | out[275] ^          |      | 0.000 |   1.015 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 64: VIOLATED Late External Delay Assertion 
Endpoint:   out[181]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[21] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.014
= Slack Time                   -0.264
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.005 | 
     | core_instance_2 | clk ^ -> out[21] ^ | core | 0.755 |   1.014 |    0.750 | 
     |                 | out[181] ^         |      | 0.000 |   1.014 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 65: VIOLATED Late External Delay Assertion 
Endpoint:   out[250]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[90] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.013
= Slack Time                   -0.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.004 | 
     | core_instance_2 | clk ^ -> out[90] ^ | core | 0.753 |   1.013 |    0.750 | 
     |                 | out[250] ^         |      | 0.000 |   1.013 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 66: VIOLATED Late External Delay Assertion 
Endpoint:   out[204]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[44] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.011
= Slack Time                   -0.261
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |   -0.002 | 
     | core_instance_2 | clk ^ -> out[44] ^ | core | 0.751 |   1.010 |    0.750 | 
     |                 | out[204] ^         |      | 0.000 |   1.011 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 67: VIOLATED Late External Delay Assertion 
Endpoint:   out[262]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[102] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.010
= Slack Time                   -0.260
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |   -0.001 | 
     | core_instance_2 | clk ^ -> out[102] ^ | core | 0.751 |   1.010 |    0.750 | 
     |                 | out[262] ^          |      | 0.000 |   1.010 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 68: VIOLATED Late External Delay Assertion 
Endpoint:   out[191]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[31] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.009
= Slack Time                   -0.259
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.000 | 
     | core_instance_2 | clk ^ -> out[31] ^ | core | 0.750 |   1.009 |    0.750 | 
     |                 | out[191] ^         |      | 0.000 |   1.009 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 69: VIOLATED Late External Delay Assertion 
Endpoint:   out[186]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[26] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.009
= Slack Time                   -0.259
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.000 | 
     | core_instance_2 | clk ^ -> out[26] ^ | core | 0.749 |   1.009 |    0.750 | 
     |                 | out[186] ^         |      | 0.000 |   1.009 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 70: VIOLATED Late External Delay Assertion 
Endpoint:   out[170]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[10] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.009
= Slack Time                   -0.259
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.000 | 
     | core_instance_2 | clk ^ -> out[10] ^ | core | 0.749 |   1.008 |    0.750 | 
     |                 | out[170] ^         |      | 0.000 |   1.009 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 71: VIOLATED Late External Delay Assertion 
Endpoint:   out[253]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[93] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.008
= Slack Time                   -0.258
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.001 | 
     | core_instance_2 | clk ^ -> out[93] ^ | core | 0.749 |   1.008 |    0.750 | 
     |                 | out[253] ^         |      | 0.000 |   1.008 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 72: VIOLATED Late External Delay Assertion 
Endpoint:   out[217]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[57] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.008
= Slack Time                   -0.258
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.001 | 
     | core_instance_2 | clk ^ -> out[57] ^ | core | 0.748 |   1.008 |    0.750 | 
     |                 | out[217] ^         |      | 0.000 |   1.008 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 73: VIOLATED Late External Delay Assertion 
Endpoint:   out[252]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[92] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.008
= Slack Time                   -0.258
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.001 | 
     | core_instance_2 | clk ^ -> out[92] ^ | core | 0.748 |   1.008 |    0.750 | 
     |                 | out[252] ^         |      | 0.000 |   1.008 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 74: VIOLATED Late External Delay Assertion 
Endpoint:   out[161]               (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[1] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.008
= Slack Time                   -0.258
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^             |      |       |   0.259 |    0.002 | 
     | core_instance_2 | clk ^ -> out[1] ^ | core | 0.748 |   1.007 |    0.750 | 
     |                 | out[161] ^        |      | 0.000 |   1.008 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 75: VIOLATED Late External Delay Assertion 
Endpoint:   out[185]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[25] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.007
= Slack Time                   -0.257
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.002 | 
     | core_instance_2 | clk ^ -> out[25] ^ | core | 0.748 |   1.007 |    0.750 | 
     |                 | out[185] ^         |      | 0.000 |   1.007 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 76: VIOLATED Late External Delay Assertion 
Endpoint:   out[163]               (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[3] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.005
= Slack Time                   -0.255
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^             |      |       |   0.259 |    0.005 | 
     | core_instance_2 | clk ^ -> out[3] ^ | core | 0.745 |   1.004 |    0.750 | 
     |                 | out[163] ^        |      | 0.000 |   1.005 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 77: VIOLATED Late External Delay Assertion 
Endpoint:   out[188]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[28] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.004
= Slack Time                   -0.254
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.006 | 
     | core_instance_2 | clk ^ -> out[28] ^ | core | 0.744 |   1.003 |    0.750 | 
     |                 | out[188] ^         |      | 0.000 |   1.004 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 78: VIOLATED Late External Delay Assertion 
Endpoint:   out[205]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[45] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.003
= Slack Time                   -0.253
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.006 | 
     | core_instance_2 | clk ^ -> out[45] ^ | core | 0.743 |   1.003 |    0.750 | 
     |                 | out[205] ^         |      | 0.000 |   1.003 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 79: VIOLATED Late External Delay Assertion 
Endpoint:   out[251]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[91] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.001
= Slack Time                   -0.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.008 | 
     | core_instance_2 | clk ^ -> out[91] ^ | core | 0.742 |   1.001 |    0.750 | 
     |                 | out[251] ^         |      | 0.000 |   1.001 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 80: VIOLATED Late External Delay Assertion 
Endpoint:   out[257]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[97] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.001
= Slack Time                   -0.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.009 | 
     | core_instance_2 | clk ^ -> out[97] v | core | 0.741 |   1.000 |    0.750 | 
     |                 | out[257] v         |      | 0.000 |   1.001 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 81: VIOLATED Late External Delay Assertion 
Endpoint:   out[247]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[87] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.000
= Slack Time                   -0.250
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.009 | 
     | core_instance_2 | clk ^ -> out[87] v | core | 0.741 |   1.000 |    0.750 | 
     |                 | out[247] v         |      | 0.000 |   1.000 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 82: VIOLATED Late External Delay Assertion 
Endpoint:   out[167]               (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[7] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  1.000
= Slack Time                   -0.250
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^             |      |       |   0.259 |    0.009 | 
     | core_instance_2 | clk ^ -> out[7] ^ | core | 0.740 |   1.000 |    0.750 | 
     |                 | out[167] ^        |      | 0.000 |   1.000 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 83: VIOLATED Late External Delay Assertion 
Endpoint:   out[166]               (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[6] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.999
= Slack Time                   -0.249
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^             |      |       |   0.259 |    0.010 | 
     | core_instance_2 | clk ^ -> out[6] ^ | core | 0.740 |   0.999 |    0.750 | 
     |                 | out[166] ^        |      | 0.000 |   0.999 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 84: VIOLATED Late External Delay Assertion 
Endpoint:   out[164]               (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[4] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.999
= Slack Time                   -0.249
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^             |      |       |   0.259 |    0.010 | 
     | core_instance_2 | clk ^ -> out[4] v | core | 0.739 |   0.999 |    0.750 | 
     |                 | out[164] v        |      | 0.000 |   0.999 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 85: VIOLATED Late External Delay Assertion 
Endpoint:   out[265]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[105] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.999
= Slack Time                   -0.249
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.011 | 
     | core_instance_2 | clk ^ -> out[105] ^ | core | 0.739 |   0.998 |    0.750 | 
     |                 | out[265] ^          |      | 0.000 |   0.999 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 86: VIOLATED Late External Delay Assertion 
Endpoint:   out[269]                 (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[109] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.996
= Slack Time                   -0.246
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.014 | 
     | core_instance_2 | clk ^ -> out[109] v | core | 0.736 |   0.995 |    0.750 | 
     |                 | out[269] v          |      | 0.000 |   0.996 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 87: VIOLATED Late External Delay Assertion 
Endpoint:   out[235]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[75] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.995
= Slack Time                   -0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.014 | 
     | core_instance_2 | clk ^ -> out[75] ^ | core | 0.736 |   0.995 |    0.750 | 
     |                 | out[235] ^         |      | 0.000 |   0.995 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 88: VIOLATED Late External Delay Assertion 
Endpoint:   out[264]                 (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[104] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.995
= Slack Time                   -0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.014 | 
     | core_instance_2 | clk ^ -> out[104] v | core | 0.736 |   0.995 |    0.750 | 
     |                 | out[264] v          |      | 0.000 |   0.995 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 89: VIOLATED Late External Delay Assertion 
Endpoint:   out[285]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[125] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.995
= Slack Time                   -0.245
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.014 | 
     | core_instance_2 | clk ^ -> out[125] ^ | core | 0.735 |   0.994 |    0.750 | 
     |                 | out[285] ^          |      | 0.000 |   0.995 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 90: VIOLATED Late External Delay Assertion 
Endpoint:   out[281]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[121] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.994
= Slack Time                   -0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.015 | 
     | core_instance_2 | clk ^ -> out[121] ^ | core | 0.735 |   0.994 |    0.750 | 
     |                 | out[281] ^          |      | 0.000 |   0.994 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 91: VIOLATED Late External Delay Assertion 
Endpoint:   out[232]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[72] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.994
= Slack Time                   -0.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.016 | 
     | core_instance_2 | clk ^ -> out[72] ^ | core | 0.734 |   0.993 |    0.750 | 
     |                 | out[232] ^         |      | 0.000 |   0.994 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 92: VIOLATED Late External Delay Assertion 
Endpoint:   out[206]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[46] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.992
= Slack Time                   -0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.017 | 
     | core_instance_2 | clk ^ -> out[46] ^ | core | 0.732 |   0.991 |    0.750 | 
     |                 | out[206] ^         |      | 0.000 |   0.992 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 93: VIOLATED Late External Delay Assertion 
Endpoint:   out[215]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[55] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.991
= Slack Time                   -0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.018 | 
     | core_instance_2 | clk ^ -> out[55] ^ | core | 0.732 |   0.991 |    0.750 | 
     |                 | out[215] ^         |      | 0.000 |   0.991 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 94: VIOLATED Late External Delay Assertion 
Endpoint:   out[194]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[34] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.991
= Slack Time                   -0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.019 | 
     | core_instance_2 | clk ^ -> out[34] ^ | core | 0.731 |   0.990 |    0.750 | 
     |                 | out[194] ^         |      | 0.000 |   0.991 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 95: VIOLATED Late External Delay Assertion 
Endpoint:   out[268]                 (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[108] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.989
= Slack Time                   -0.239
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.020 | 
     | core_instance_2 | clk ^ -> out[108] v | core | 0.729 |   0.989 |    0.750 | 
     |                 | out[268] v          |      | 0.000 |   0.989 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 96: VIOLATED Late External Delay Assertion 
Endpoint:   out[292]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[132] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.988
= Slack Time                   -0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.021 | 
     | core_instance_2 | clk ^ -> out[132] ^ | core | 0.729 |   0.988 |    0.750 | 
     |                 | out[292] ^          |      | 0.000 |   0.988 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 97: VIOLATED Late External Delay Assertion 
Endpoint:   out[308]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[148] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.988
= Slack Time                   -0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.021 | 
     | core_instance_2 | clk ^ -> out[148] ^ | core | 0.729 |   0.988 |    0.750 | 
     |                 | out[308] ^          |      | 0.000 |   0.988 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 98: VIOLATED Late External Delay Assertion 
Endpoint:   out[290]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[130] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.988
= Slack Time                   -0.238
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.022 | 
     | core_instance_2 | clk ^ -> out[130] ^ | core | 0.728 |   0.987 |    0.750 | 
     |                 | out[290] ^          |      | 0.000 |   0.988 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 99: VIOLATED Late External Delay Assertion 
Endpoint:   out[172]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[12] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.987
= Slack Time                   -0.237
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.023 | 
     | core_instance_2 | clk ^ -> out[12] v | core | 0.727 |   0.986 |    0.750 | 
     |                 | out[172] v         |      | 0.000 |   0.987 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 100: VIOLATED Late External Delay Assertion 
Endpoint:   out[271]                 (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[111] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.986
= Slack Time                   -0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.023 | 
     | core_instance_2 | clk ^ -> out[111] v | core | 0.727 |   0.986 |    0.750 | 
     |                 | out[271] v          |      | 0.000 |   0.986 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 101: VIOLATED Late External Delay Assertion 
Endpoint:   out[209]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[49] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.986
= Slack Time                   -0.236
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.024 | 
     | core_instance_2 | clk ^ -> out[49] ^ | core | 0.726 |   0.985 |    0.750 | 
     |                 | out[209] ^         |      | 0.000 |   0.986 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 102: VIOLATED Late External Delay Assertion 
Endpoint:   out[179]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[19] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.983
= Slack Time                   -0.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.026 | 
     | core_instance_2 | clk ^ -> out[19] v | core | 0.723 |   0.982 |    0.750 | 
     |                 | out[179] v         |      | 0.000 |   0.983 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 103: VIOLATED Late External Delay Assertion 
Endpoint:   out[176]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[16] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.981
= Slack Time                   -0.231
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.028 | 
     | core_instance_2 | clk ^ -> out[16] v | core | 0.722 |   0.981 |    0.750 | 
     |                 | out[176] v         |      | 0.000 |   0.981 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 104: VIOLATED Late External Delay Assertion 
Endpoint:   out[291]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[131] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.980
= Slack Time                   -0.230
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.029 | 
     | core_instance_2 | clk ^ -> out[131] ^ | core | 0.721 |   0.980 |    0.750 | 
     |                 | out[291] ^          |      | 0.000 |   0.980 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 105: VIOLATED Late External Delay Assertion 
Endpoint:   out[274]                 (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[114] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.979
= Slack Time                   -0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.030 | 
     | core_instance_2 | clk ^ -> out[114] v | core | 0.720 |   0.979 |    0.750 | 
     |                 | out[274] v          |      | 0.000 |   0.979 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 106: VIOLATED Late External Delay Assertion 
Endpoint:   out[210]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[50] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.979
= Slack Time                   -0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.030 | 
     | core_instance_2 | clk ^ -> out[50] ^ | core | 0.720 |   0.979 |    0.750 | 
     |                 | out[210] ^         |      | 0.000 |   0.979 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 107: VIOLATED Late External Delay Assertion 
Endpoint:   out[200]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[40] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.979
= Slack Time                   -0.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.030 | 
     | core_instance_2 | clk ^ -> out[40] ^ | core | 0.719 |   0.978 |    0.750 | 
     |                 | out[200] ^         |      | 0.000 |   0.979 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 108: VIOLATED Late External Delay Assertion 
Endpoint:   out[182]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[22] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.978
= Slack Time                   -0.228
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.031 | 
     | core_instance_2 | clk ^ -> out[22] v | core | 0.719 |   0.978 |    0.750 | 
     |                 | out[182] v         |      | 0.000 |   0.978 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 109: VIOLATED Late External Delay Assertion 
Endpoint:   out[279]                 (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[119] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.977
= Slack Time                   -0.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.032 | 
     | core_instance_2 | clk ^ -> out[119] v | core | 0.717 |   0.977 |    0.750 | 
     |                 | out[279] v          |      | 0.000 |   0.977 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 110: VIOLATED Late External Delay Assertion 
Endpoint:   out[312]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[152] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.976
= Slack Time                   -0.226
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.033 | 
     | core_instance_2 | clk ^ -> out[152] ^ | core | 0.717 |   0.976 |    0.750 | 
     |                 | out[312] ^          |      | 0.000 |   0.976 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 111: VIOLATED Late External Delay Assertion 
Endpoint:   out[315]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[155] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.976
= Slack Time                   -0.226
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.033 | 
     | core_instance_2 | clk ^ -> out[155] ^ | core | 0.717 |   0.976 |    0.750 | 
     |                 | out[315] ^          |      | 0.000 |   0.976 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 112: VIOLATED Late External Delay Assertion 
Endpoint:   out[272]                 (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[112] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.975
= Slack Time                   -0.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.035 | 
     | core_instance_2 | clk ^ -> out[112] v | core | 0.715 |   0.974 |    0.750 | 
     |                 | out[272] v          |      | 0.000 |   0.975 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 113: VIOLATED Late External Delay Assertion 
Endpoint:   out[180]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[20] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.972
= Slack Time                   -0.222
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.037 | 
     | core_instance_2 | clk ^ -> out[20] v | core | 0.712 |   0.972 |    0.750 | 
     |                 | out[180] v         |      | 0.000 |   0.972 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 114: VIOLATED Late External Delay Assertion 
Endpoint:   out[229]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[69] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.971
= Slack Time                   -0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.038 | 
     | core_instance_2 | clk ^ -> out[69] ^ | core | 0.712 |   0.971 |    0.750 | 
     |                 | out[229] ^         |      | 0.000 |   0.971 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 115: VIOLATED Late External Delay Assertion 
Endpoint:   out[273]                 (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[113] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.970
= Slack Time                   -0.220
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.039 | 
     | core_instance_2 | clk ^ -> out[113] v | core | 0.710 |   0.970 |    0.750 | 
     |                 | out[273] v          |      | 0.000 |   0.970 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 116: VIOLATED Late External Delay Assertion 
Endpoint:   out[226]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[66] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.970
= Slack Time                   -0.220
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.039 | 
     | core_instance_2 | clk ^ -> out[66] ^ | core | 0.710 |   0.970 |    0.750 | 
     |                 | out[226] ^         |      | 0.000 |   0.970 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 117: VIOLATED Late External Delay Assertion 
Endpoint:   out[313]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[153] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.969
= Slack Time                   -0.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.040 | 
     | core_instance_2 | clk ^ -> out[153] ^ | core | 0.710 |   0.969 |    0.750 | 
     |                 | out[313] ^          |      | 0.000 |   0.969 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 118: VIOLATED Late External Delay Assertion 
Endpoint:   out[216]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[56] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.969
= Slack Time                   -0.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.040 | 
     | core_instance_2 | clk ^ -> out[56] ^ | core | 0.709 |   0.969 |    0.750 | 
     |                 | out[216] ^         |      | 0.000 |   0.969 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 119: VIOLATED Late External Delay Assertion 
Endpoint:   out[249]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[89] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.966
= Slack Time                   -0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.043 | 
     | core_instance_2 | clk ^ -> out[89] v | core | 0.707 |   0.966 |    0.750 | 
     |                 | out[249] v         |      | 0.000 |   0.966 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 120: VIOLATED Late External Delay Assertion 
Endpoint:   out[296]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[136] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.964
= Slack Time                   -0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.045 | 
     | core_instance_2 | clk ^ -> out[136] ^ | core | 0.705 |   0.964 |    0.750 | 
     |                 | out[296] ^          |      | 0.000 |   0.964 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 121: VIOLATED Late External Delay Assertion 
Endpoint:   out[293]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[133] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.964
= Slack Time                   -0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.045 | 
     | core_instance_2 | clk ^ -> out[133] ^ | core | 0.704 |   0.964 |    0.750 | 
     |                 | out[293] ^          |      | 0.000 |   0.964 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 122: VIOLATED Late External Delay Assertion 
Endpoint:   out[297]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[137] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.959
= Slack Time                   -0.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.050 | 
     | core_instance_2 | clk ^ -> out[137] ^ | core | 0.699 |   0.959 |    0.750 | 
     |                 | out[297] ^          |      | 0.000 |   0.959 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 123: VIOLATED Late External Delay Assertion 
Endpoint:   out[236]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[76] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.957
= Slack Time                   -0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.052 | 
     | core_instance_2 | clk ^ -> out[76] ^ | core | 0.698 |   0.957 |    0.750 | 
     |                 | out[236] ^         |      | 0.000 |   0.957 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 124: VIOLATED Late External Delay Assertion 
Endpoint:   out[295]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[135] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.957
= Slack Time                   -0.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.053 | 
     | core_instance_2 | clk ^ -> out[135] ^ | core | 0.697 |   0.956 |    0.750 | 
     |                 | out[295] ^          |      | 0.000 |   0.957 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 125: VIOLATED Late External Delay Assertion 
Endpoint:   out[208]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[48] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.954
= Slack Time                   -0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.055 | 
     | core_instance_2 | clk ^ -> out[48] ^ | core | 0.695 |   0.954 |    0.750 | 
     |                 | out[208] ^         |      | 0.000 |   0.954 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 126: VIOLATED Late External Delay Assertion 
Endpoint:   out[299]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[139] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.953
= Slack Time                   -0.203
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.056 | 
     | core_instance_2 | clk ^ -> out[139] ^ | core | 0.694 |   0.953 |    0.750 | 
     |                 | out[299] ^          |      | 0.000 |   0.953 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 127: VIOLATED Late External Delay Assertion 
Endpoint:   out[233]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[73] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.953
= Slack Time                   -0.203
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.056 | 
     | core_instance_2 | clk ^ -> out[73] ^ | core | 0.693 |   0.953 |    0.750 | 
     |                 | out[233] ^         |      | 0.000 |   0.953 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 128: VIOLATED Late External Delay Assertion 
Endpoint:   out[107]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[107] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.951
= Slack Time                   -0.201
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.047 | 
     | core_instance_1 | clk ^ -> out[107] ^ | core | 0.797 |   0.951 |    0.750 | 
     |                 | out[107] ^          |      | 0.000 |   0.951 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 129: VIOLATED Late External Delay Assertion 
Endpoint:   out[193]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[33] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.951
= Slack Time                   -0.201
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.058 | 
     | core_instance_2 | clk ^ -> out[33] v | core | 0.691 |   0.951 |    0.750 | 
     |                 | out[193] v         |      | 0.000 |   0.951 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 130: VIOLATED Late External Delay Assertion 
Endpoint:   out[96]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[96] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.950
= Slack Time                   -0.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.046 | 
     | core_instance_1 | clk ^ -> out[96] ^ | core | 0.796 |   0.950 |    0.750 | 
     |                 | out[96] ^          |      | 0.000 |   0.950 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 131: VIOLATED Late External Delay Assertion 
Endpoint:   out[100]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[100] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.950
= Slack Time                   -0.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.046 | 
     | core_instance_1 | clk ^ -> out[100] ^ | core | 0.796 |   0.950 |    0.750 | 
     |                 | out[100] ^          |      | 0.000 |   0.950 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 132: VIOLATED Late External Delay Assertion 
Endpoint:   out[298]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[138] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.949
= Slack Time                   -0.199
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.060 | 
     | core_instance_2 | clk ^ -> out[138] ^ | core | 0.690 |   0.949 |    0.750 | 
     |                 | out[298] ^          |      | 0.000 |   0.949 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 133: VIOLATED Late External Delay Assertion 
Endpoint:   out[117]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[117] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.947
= Slack Time                   -0.197
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.042 | 
     | core_instance_1 | clk ^ -> out[117] ^ | core | 0.792 |   0.946 |    0.750 | 
     |                 | out[117] ^          |      | 0.000 |   0.947 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 134: VIOLATED Late External Delay Assertion 
Endpoint:   out[231]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[71] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.945
= Slack Time                   -0.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.064 | 
     | core_instance_2 | clk ^ -> out[71] ^ | core | 0.686 |   0.945 |    0.750 | 
     |                 | out[231] ^         |      | 0.000 |   0.945 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 135: VIOLATED Late External Delay Assertion 
Endpoint:   out[101]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[101] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.942
= Slack Time                   -0.192
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.038 | 
     | core_instance_1 | clk ^ -> out[101] ^ | core | 0.788 |   0.942 |    0.750 | 
     |                 | out[101] ^          |      | 0.000 |   0.942 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 136: VIOLATED Late External Delay Assertion 
Endpoint:   out[212]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[52] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.942
= Slack Time                   -0.192
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.068 | 
     | core_instance_2 | clk ^ -> out[52] ^ | core | 0.682 |   0.941 |    0.750 | 
     |                 | out[212] ^         |      | 0.000 |   0.942 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 137: VIOLATED Late External Delay Assertion 
Endpoint:   out[41]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[41] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.941
= Slack Time                   -0.191
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.037 | 
     | core_instance_1 | clk ^ -> out[41] ^ | core | 0.786 |   0.941 |    0.750 | 
     |                 | out[41] ^          |      | 0.000 |   0.941 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 138: VIOLATED Late External Delay Assertion 
Endpoint:   out[124]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[124] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.940
= Slack Time                   -0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.036 | 
     | core_instance_1 | clk ^ -> out[124] ^ | core | 0.786 |   0.940 |    0.750 | 
     |                 | out[124] ^          |      | 0.000 |   0.940 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 139: VIOLATED Late External Delay Assertion 
Endpoint:   out[123]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[123] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.940
= Slack Time                   -0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.036 | 
     | core_instance_1 | clk ^ -> out[123] ^ | core | 0.786 |   0.940 |    0.750 | 
     |                 | out[123] ^          |      | 0.000 |   0.940 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 140: VIOLATED Late External Delay Assertion 
Endpoint:   out[126]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[126] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.940
= Slack Time                   -0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.036 | 
     | core_instance_1 | clk ^ -> out[126] ^ | core | 0.785 |   0.940 |    0.750 | 
     |                 | out[126] ^          |      | 0.000 |   0.940 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 141: VIOLATED Late External Delay Assertion 
Endpoint:   out[122]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[122] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.939
= Slack Time                   -0.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.035 | 
     | core_instance_1 | clk ^ -> out[122] ^ | core | 0.785 |   0.939 |    0.750 | 
     |                 | out[122] ^          |      | 0.000 |   0.939 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 142: VIOLATED Late External Delay Assertion 
Endpoint:   out[84]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[84] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.939
= Slack Time                   -0.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.035 | 
     | core_instance_1 | clk ^ -> out[84] ^ | core | 0.785 |   0.939 |    0.750 | 
     |                 | out[84] ^          |      | 0.000 |   0.939 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 143: VIOLATED Late External Delay Assertion 
Endpoint:   out[303]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[143] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.937
= Slack Time                   -0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.072 | 
     | core_instance_2 | clk ^ -> out[143] ^ | core | 0.678 |   0.937 |    0.750 | 
     |                 | out[303] ^          |      | 0.000 |   0.937 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 144: VIOLATED Late External Delay Assertion 
Endpoint:   out[221]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[61] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.936
= Slack Time                   -0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.073 | 
     | core_instance_2 | clk ^ -> out[61] ^ | core | 0.677 |   0.936 |    0.750 | 
     |                 | out[221] ^         |      | 0.000 |   0.936 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 145: VIOLATED Late External Delay Assertion 
Endpoint:   out[304]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[144] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.935
= Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.074 | 
     | core_instance_2 | clk ^ -> out[144] ^ | core | 0.676 |   0.935 |    0.750 | 
     |                 | out[304] ^          |      | 0.000 |   0.935 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 146: VIOLATED Late External Delay Assertion 
Endpoint:   out[316]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[156] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.935
= Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.074 | 
     | core_instance_2 | clk ^ -> out[156] ^ | core | 0.675 |   0.934 |    0.750 | 
     |                 | out[316] ^          |      | 0.000 |   0.935 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 147: VIOLATED Late External Delay Assertion 
Endpoint:   out[118]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[118] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.935
= Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.030 | 
     | core_instance_1 | clk ^ -> out[118] ^ | core | 0.780 |   0.934 |    0.750 | 
     |                 | out[118] ^          |      | 0.000 |   0.935 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 148: VIOLATED Late External Delay Assertion 
Endpoint:   out[222]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[62] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.935
= Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.075 | 
     | core_instance_2 | clk ^ -> out[62] ^ | core | 0.675 |   0.934 |    0.750 | 
     |                 | out[222] ^         |      | 0.000 |   0.935 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 149: VIOLATED Late External Delay Assertion 
Endpoint:   out[306]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[146] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.934
= Slack Time                   -0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.075 | 
     | core_instance_2 | clk ^ -> out[146] ^ | core | 0.675 |   0.934 |    0.750 | 
     |                 | out[306] ^          |      | 0.000 |   0.934 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 150: VIOLATED Late External Delay Assertion 
Endpoint:   out[103]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[103] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.934
= Slack Time                   -0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.030 | 
     | core_instance_1 | clk ^ -> out[103] ^ | core | 0.779 |   0.934 |    0.750 | 
     |                 | out[103] ^          |      | 0.000 |   0.934 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 151: VIOLATED Late External Delay Assertion 
Endpoint:   out[80]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[80] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.933
= Slack Time                   -0.183
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.028 | 
     | core_instance_1 | clk ^ -> out[80] ^ | core | 0.778 |   0.932 |    0.750 | 
     |                 | out[80] ^          |      | 0.000 |   0.933 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 152: VIOLATED Late External Delay Assertion 
Endpoint:   out[110]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[110] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.932
= Slack Time                   -0.182
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.028 | 
     | core_instance_1 | clk ^ -> out[110] ^ | core | 0.778 |   0.932 |    0.750 | 
     |                 | out[110] ^          |      | 0.000 |   0.932 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 153: VIOLATED Late External Delay Assertion 
Endpoint:   out[128]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[128] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.932
= Slack Time                   -0.182
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.028 | 
     | core_instance_1 | clk ^ -> out[128] ^ | core | 0.778 |   0.932 |    0.750 | 
     |                 | out[128] ^          |      | 0.000 |   0.932 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 154: VIOLATED Late External Delay Assertion 
Endpoint:   out[43]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[43] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.932
= Slack Time                   -0.182
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.027 | 
     | core_instance_1 | clk ^ -> out[43] ^ | core | 0.777 |   0.931 |    0.750 | 
     |                 | out[43] ^          |      | 0.000 |   0.932 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 155: VIOLATED Late External Delay Assertion 
Endpoint:   out[9]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[9] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.931
= Slack Time                   -0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^             |      |       |   0.154 |   -0.027 | 
     | core_instance_1 | clk ^ -> out[9] ^ | core | 0.776 |   0.931 |    0.750 | 
     |                 | out[9] ^          |      | 0.000 |   0.931 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 156: VIOLATED Late External Delay Assertion 
Endpoint:   out[116]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[116] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.931
= Slack Time                   -0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.027 | 
     | core_instance_1 | clk ^ -> out[116] ^ | core | 0.776 |   0.931 |    0.750 | 
     |                 | out[116] ^          |      | 0.000 |   0.931 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 157: VIOLATED Late External Delay Assertion 
Endpoint:   out[17]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[17] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.931
= Slack Time                   -0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.027 | 
     | core_instance_1 | clk ^ -> out[17] ^ | core | 0.776 |   0.931 |    0.750 | 
     |                 | out[17] ^          |      | 0.000 |   0.931 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 158: VIOLATED Late External Delay Assertion 
Endpoint:   out[305]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[145] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.931
= Slack Time                   -0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.078 | 
     | core_instance_2 | clk ^ -> out[145] ^ | core | 0.671 |   0.931 |    0.750 | 
     |                 | out[305] ^          |      | 0.000 |   0.931 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 159: VIOLATED Late External Delay Assertion 
Endpoint:   out[83]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[83] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.931
= Slack Time                   -0.181
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.026 | 
     | core_instance_1 | clk ^ -> out[83] ^ | core | 0.776 |   0.930 |    0.750 | 
     |                 | out[83] ^          |      | 0.000 |   0.931 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 160: VIOLATED Late External Delay Assertion 
Endpoint:   out[13]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[13] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.930
= Slack Time                   -0.180
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.026 | 
     | core_instance_1 | clk ^ -> out[13] ^ | core | 0.776 |   0.930 |    0.750 | 
     |                 | out[13] ^          |      | 0.000 |   0.930 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 161: VIOLATED Late External Delay Assertion 
Endpoint:   out[42]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[42] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.930
= Slack Time                   -0.180
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.026 | 
     | core_instance_1 | clk ^ -> out[42] ^ | core | 0.775 |   0.930 |    0.750 | 
     |                 | out[42] ^          |      | 0.000 |   0.930 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 162: VIOLATED Late External Delay Assertion 
Endpoint:   out[129]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[129] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.930
= Slack Time                   -0.180
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.026 | 
     | core_instance_1 | clk ^ -> out[129] ^ | core | 0.775 |   0.930 |    0.750 | 
     |                 | out[129] ^          |      | 0.000 |   0.930 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 163: VIOLATED Late External Delay Assertion 
Endpoint:   out[127]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[127] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.930
= Slack Time                   -0.180
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.025 | 
     | core_instance_1 | clk ^ -> out[127] ^ | core | 0.775 |   0.929 |    0.750 | 
     |                 | out[127] ^          |      | 0.000 |   0.930 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 164: VIOLATED Late External Delay Assertion 
Endpoint:   out[142]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[142] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.930
= Slack Time                   -0.180
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.025 | 
     | core_instance_1 | clk ^ -> out[142] ^ | core | 0.775 |   0.929 |    0.750 | 
     |                 | out[142] ^          |      | 0.000 |   0.930 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 165: VIOLATED Late External Delay Assertion 
Endpoint:   out[82]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[82] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.929
= Slack Time                   -0.179
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.025 | 
     | core_instance_1 | clk ^ -> out[82] ^ | core | 0.775 |   0.929 |    0.750 | 
     |                 | out[82] ^          |      | 0.000 |   0.929 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 166: VIOLATED Late External Delay Assertion 
Endpoint:   out[47]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[47] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.928
= Slack Time                   -0.178
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.023 | 
     | core_instance_1 | clk ^ -> out[47] ^ | core | 0.773 |   0.927 |    0.750 | 
     |                 | out[47] ^          |      | 0.000 |   0.928 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 167: VIOLATED Late External Delay Assertion 
Endpoint:   out[2]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[2] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.927
= Slack Time                   -0.177
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^             |      |       |   0.154 |   -0.023 | 
     | core_instance_1 | clk ^ -> out[2] ^ | core | 0.772 |   0.927 |    0.750 | 
     |                 | out[2] ^          |      | 0.000 |   0.927 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 168: VIOLATED Late External Delay Assertion 
Endpoint:   out[214]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[54] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.927
= Slack Time                   -0.177
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.082 | 
     | core_instance_2 | clk ^ -> out[54] ^ | core | 0.667 |   0.926 |    0.750 | 
     |                 | out[214] ^         |      | 0.000 |   0.927 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 169: VIOLATED Late External Delay Assertion 
Endpoint:   out[141]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[141] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.927
= Slack Time                   -0.177
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.022 | 
     | core_instance_1 | clk ^ -> out[141] ^ | core | 0.772 |   0.926 |    0.750 | 
     |                 | out[141] ^          |      | 0.000 |   0.927 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 170: VIOLATED Late External Delay Assertion 
Endpoint:   out[238]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[78] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.926
= Slack Time                   -0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.083 | 
     | core_instance_2 | clk ^ -> out[78] ^ | core | 0.667 |   0.926 |    0.750 | 
     |                 | out[238] ^         |      | 0.000 |   0.926 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 171: VIOLATED Late External Delay Assertion 
Endpoint:   out[98]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[98] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.926
= Slack Time                   -0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.022 | 
     | core_instance_1 | clk ^ -> out[98] ^ | core | 0.772 |   0.926 |    0.750 | 
     |                 | out[98] ^          |      | 0.000 |   0.926 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 172: VIOLATED Late External Delay Assertion 
Endpoint:   out[35]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[35] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.926
= Slack Time                   -0.176
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.022 | 
     | core_instance_1 | clk ^ -> out[35] ^ | core | 0.771 |   0.926 |    0.750 | 
     |                 | out[35] ^          |      | 0.000 |   0.926 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 173: VIOLATED Late External Delay Assertion 
Endpoint:   out[36]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[36] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.925
= Slack Time                   -0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.021 | 
     | core_instance_1 | clk ^ -> out[36] ^ | core | 0.771 |   0.925 |    0.750 | 
     |                 | out[36] ^          |      | 0.000 |   0.925 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 174: VIOLATED Late External Delay Assertion 
Endpoint:   out[39]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[39] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.925
= Slack Time                   -0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.021 | 
     | core_instance_1 | clk ^ -> out[39] ^ | core | 0.771 |   0.925 |    0.750 | 
     |                 | out[39] ^          |      | 0.000 |   0.925 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 175: VIOLATED Late External Delay Assertion 
Endpoint:   out[15]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[15] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.925
= Slack Time                   -0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.021 | 
     | core_instance_1 | clk ^ -> out[15] ^ | core | 0.770 |   0.925 |    0.750 | 
     |                 | out[15] ^          |      | 0.000 |   0.925 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 176: VIOLATED Late External Delay Assertion 
Endpoint:   out[213]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[53] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.925
= Slack Time                   -0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.084 | 
     | core_instance_2 | clk ^ -> out[53] ^ | core | 0.665 |   0.925 |    0.750 | 
     |                 | out[213] ^         |      | 0.000 |   0.925 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 177: VIOLATED Late External Delay Assertion 
Endpoint:   out[223]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[63] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.925
= Slack Time                   -0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.085 | 
     | core_instance_2 | clk ^ -> out[63] ^ | core | 0.665 |   0.924 |    0.750 | 
     |                 | out[223] ^         |      | 0.000 |   0.925 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 178: VIOLATED Late External Delay Assertion 
Endpoint:   out[24]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[24] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.924
= Slack Time                   -0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.020 | 
     | core_instance_1 | clk ^ -> out[24] ^ | core | 0.770 |   0.924 |    0.750 | 
     |                 | out[24] ^          |      | 0.000 |   0.924 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 179: VIOLATED Late External Delay Assertion 
Endpoint:   out[18]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[18] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.924
= Slack Time                   -0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.020 | 
     | core_instance_1 | clk ^ -> out[18] ^ | core | 0.770 |   0.924 |    0.750 | 
     |                 | out[18] ^          |      | 0.000 |   0.924 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 180: VIOLATED Late External Delay Assertion 
Endpoint:   out[51]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[51] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.924
= Slack Time                   -0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.020 | 
     | core_instance_1 | clk ^ -> out[51] ^ | core | 0.769 |   0.924 |    0.750 | 
     |                 | out[51] ^          |      | 0.000 |   0.924 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 181: VIOLATED Late External Delay Assertion 
Endpoint:   out[319]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[159] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.923
= Slack Time                   -0.173
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.086 | 
     | core_instance_2 | clk ^ -> out[159] ^ | core | 0.664 |   0.923 |    0.750 | 
     |                 | out[319] ^          |      | 0.000 |   0.923 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 182: VIOLATED Late External Delay Assertion 
Endpoint:   out[5]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[5] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.923
= Slack Time                   -0.173
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^             |      |       |   0.154 |   -0.019 | 
     | core_instance_1 | clk ^ -> out[5] ^ | core | 0.768 |   0.923 |    0.750 | 
     |                 | out[5] ^          |      | 0.000 |   0.923 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 183: VIOLATED Late External Delay Assertion 
Endpoint:   out[0]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[0] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.922
= Slack Time                   -0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^             |      |       |   0.154 |   -0.018 | 
     | core_instance_1 | clk ^ -> out[0] ^ | core | 0.768 |   0.922 |    0.750 | 
     |                 | out[0] ^          |      | 0.000 |   0.922 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 184: VIOLATED Late External Delay Assertion 
Endpoint:   out[140]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[140] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.922
= Slack Time                   -0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.018 | 
     | core_instance_1 | clk ^ -> out[140] ^ | core | 0.768 |   0.922 |    0.750 | 
     |                 | out[140] ^          |      | 0.000 |   0.922 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 185: VIOLATED Late External Delay Assertion 
Endpoint:   out[86]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[86] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.922
= Slack Time                   -0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.018 | 
     | core_instance_1 | clk ^ -> out[86] v | core | 0.768 |   0.922 |    0.750 | 
     |                 | out[86] v          |      | 0.000 |   0.922 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 186: VIOLATED Late External Delay Assertion 
Endpoint:   out[30]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[30] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.922
= Slack Time                   -0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.018 | 
     | core_instance_1 | clk ^ -> out[30] ^ | core | 0.768 |   0.922 |    0.750 | 
     |                 | out[30] ^          |      | 0.000 |   0.922 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 187: VIOLATED Late External Delay Assertion 
Endpoint:   out[38]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[38] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.922
= Slack Time                   -0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.018 | 
     | core_instance_1 | clk ^ -> out[38] ^ | core | 0.767 |   0.922 |    0.750 | 
     |                 | out[38] ^          |      | 0.000 |   0.922 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 188: VIOLATED Late External Delay Assertion 
Endpoint:   out[37]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[37] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.922
= Slack Time                   -0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.017 | 
     | core_instance_1 | clk ^ -> out[37] ^ | core | 0.767 |   0.921 |    0.750 | 
     |                 | out[37] ^          |      | 0.000 |   0.922 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 189: VIOLATED Late External Delay Assertion 
Endpoint:   out[94]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[94] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.922
= Slack Time                   -0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.017 | 
     | core_instance_1 | clk ^ -> out[94] v | core | 0.767 |   0.921 |    0.750 | 
     |                 | out[94] v          |      | 0.000 |   0.922 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 190: VIOLATED Late External Delay Assertion 
Endpoint:   out[14]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[14] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.921
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.017 | 
     | core_instance_1 | clk ^ -> out[14] ^ | core | 0.767 |   0.921 |    0.750 | 
     |                 | out[14] ^          |      | 0.000 |   0.921 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 191: VIOLATED Late External Delay Assertion 
Endpoint:   out[134]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[134] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.921
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.017 | 
     | core_instance_1 | clk ^ -> out[134] ^ | core | 0.767 |   0.921 |    0.750 | 
     |                 | out[134] ^          |      | 0.000 |   0.921 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 192: VIOLATED Late External Delay Assertion 
Endpoint:   out[11]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[11] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.921
= Slack Time                   -0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.017 | 
     | core_instance_1 | clk ^ -> out[11] ^ | core | 0.767 |   0.921 |    0.750 | 
     |                 | out[11] ^          |      | 0.000 |   0.921 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 193: VIOLATED Late External Delay Assertion 
Endpoint:   out[237]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[77] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.920
= Slack Time                   -0.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.089 | 
     | core_instance_2 | clk ^ -> out[77] ^ | core | 0.661 |   0.920 |    0.750 | 
     |                 | out[237] ^         |      | 0.000 |   0.920 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 194: VIOLATED Late External Delay Assertion 
Endpoint:   out[27]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[27] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.920
= Slack Time                   -0.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.016 | 
     | core_instance_1 | clk ^ -> out[27] ^ | core | 0.766 |   0.920 |    0.750 | 
     |                 | out[27] ^          |      | 0.000 |   0.920 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 195: VIOLATED Late External Delay Assertion 
Endpoint:   out[8]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[8] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.920
= Slack Time                   -0.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^             |      |       |   0.154 |   -0.016 | 
     | core_instance_1 | clk ^ -> out[8] ^ | core | 0.765 |   0.919 |    0.750 | 
     |                 | out[8] ^          |      | 0.000 |   0.920 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 196: VIOLATED Late External Delay Assertion 
Endpoint:   out[307]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[147] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.920
= Slack Time                   -0.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.090 | 
     | core_instance_2 | clk ^ -> out[147] ^ | core | 0.660 |   0.919 |    0.750 | 
     |                 | out[307] ^          |      | 0.000 |   0.920 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 197: VIOLATED Late External Delay Assertion 
Endpoint:   out[32]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[32] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.919
= Slack Time                   -0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.015 | 
     | core_instance_1 | clk ^ -> out[32] ^ | core | 0.765 |   0.919 |    0.750 | 
     |                 | out[32] ^          |      | 0.000 |   0.919 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 198: VIOLATED Late External Delay Assertion 
Endpoint:   out[85]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[85] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.919
= Slack Time                   -0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.015 | 
     | core_instance_1 | clk ^ -> out[85] ^ | core | 0.765 |   0.919 |    0.750 | 
     |                 | out[85] ^          |      | 0.000 |   0.919 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 199: VIOLATED Late External Delay Assertion 
Endpoint:   out[99]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[99] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.919
= Slack Time                   -0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.015 | 
     | core_instance_1 | clk ^ -> out[99] ^ | core | 0.765 |   0.919 |    0.750 | 
     |                 | out[99] ^          |      | 0.000 |   0.919 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 200: VIOLATED Late External Delay Assertion 
Endpoint:   out[81]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[81] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.919
= Slack Time                   -0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.015 | 
     | core_instance_1 | clk ^ -> out[81] v | core | 0.764 |   0.919 |    0.750 | 
     |                 | out[81] v          |      | 0.000 |   0.919 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 201: VIOLATED Late External Delay Assertion 
Endpoint:   out[95]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[95] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.917
= Slack Time                   -0.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.013 | 
     | core_instance_1 | clk ^ -> out[95] ^ | core | 0.762 |   0.917 |    0.750 | 
     |                 | out[95] ^          |      | 0.000 |   0.917 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 202: VIOLATED Late External Delay Assertion 
Endpoint:   out[79]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[79] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.916
= Slack Time                   -0.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.012 | 
     | core_instance_1 | clk ^ -> out[79] ^ | core | 0.762 |   0.916 |    0.750 | 
     |                 | out[79] ^          |      | 0.000 |   0.916 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 203: VIOLATED Late External Delay Assertion 
Endpoint:   out[311]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[151] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.916
= Slack Time                   -0.166
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.093 | 
     | core_instance_2 | clk ^ -> out[151] ^ | core | 0.656 |   0.915 |    0.750 | 
     |                 | out[311] ^          |      | 0.000 |   0.916 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 204: VIOLATED Late External Delay Assertion 
Endpoint:   out[88]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[88] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.915
= Slack Time                   -0.165
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.011 | 
     | core_instance_1 | clk ^ -> out[88] ^ | core | 0.761 |   0.915 |    0.750 | 
     |                 | out[88] ^          |      | 0.000 |   0.915 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 205: VIOLATED Late External Delay Assertion 
Endpoint:   out[120]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[120] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.915
= Slack Time                   -0.165
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.011 | 
     | core_instance_1 | clk ^ -> out[120] ^ | core | 0.761 |   0.915 |    0.750 | 
     |                 | out[120] ^          |      | 0.000 |   0.915 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 206: VIOLATED Late External Delay Assertion 
Endpoint:   out[23]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[23] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.915
= Slack Time                   -0.165
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.011 | 
     | core_instance_1 | clk ^ -> out[23] ^ | core | 0.761 |   0.915 |    0.750 | 
     |                 | out[23] ^          |      | 0.000 |   0.915 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 207: VIOLATED Late External Delay Assertion 
Endpoint:   out[106]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[106] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.915
= Slack Time                   -0.165
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.011 | 
     | core_instance_1 | clk ^ -> out[106] ^ | core | 0.761 |   0.915 |    0.750 | 
     |                 | out[106] ^          |      | 0.000 |   0.915 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 208: VIOLATED Late External Delay Assertion 
Endpoint:   out[29]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[29] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.914
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.010 | 
     | core_instance_1 | clk ^ -> out[29] ^ | core | 0.760 |   0.914 |    0.750 | 
     |                 | out[29] ^          |      | 0.000 |   0.914 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 209: VIOLATED Late External Delay Assertion 
Endpoint:   out[115]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[115] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.914
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.010 | 
     | core_instance_1 | clk ^ -> out[115] ^ | core | 0.760 |   0.914 |    0.750 | 
     |                 | out[115] ^          |      | 0.000 |   0.914 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 210: VIOLATED Late External Delay Assertion 
Endpoint:   out[309]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[149] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.914
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.095 | 
     | core_instance_2 | clk ^ -> out[149] ^ | core | 0.655 |   0.914 |    0.750 | 
     |                 | out[309] ^          |      | 0.000 |   0.914 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 211: VIOLATED Late External Delay Assertion 
Endpoint:   out[21]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[21] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.914
= Slack Time                   -0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.009 | 
     | core_instance_1 | clk ^ -> out[21] ^ | core | 0.759 |   0.913 |    0.750 | 
     |                 | out[21] ^          |      | 0.000 |   0.914 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 212: VIOLATED Late External Delay Assertion 
Endpoint:   out[234]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[74] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.912
= Slack Time                   -0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.097 | 
     | core_instance_2 | clk ^ -> out[74] ^ | core | 0.653 |   0.912 |    0.750 | 
     |                 | out[234] ^         |      | 0.000 |   0.912 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 213: VIOLATED Late External Delay Assertion 
Endpoint:   out[90]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[90] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.912
= Slack Time                   -0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.008 | 
     | core_instance_1 | clk ^ -> out[90] ^ | core | 0.758 |   0.912 |    0.750 | 
     |                 | out[90] ^          |      | 0.000 |   0.912 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 214: VIOLATED Late External Delay Assertion 
Endpoint:   out[310]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[150] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.912
= Slack Time                   -0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.097 | 
     | core_instance_2 | clk ^ -> out[150] ^ | core | 0.652 |   0.911 |    0.750 | 
     |                 | out[310] ^          |      | 0.000 |   0.912 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 215: VIOLATED Late External Delay Assertion 
Endpoint:   out[44]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[44] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.910
= Slack Time                   -0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.006 | 
     | core_instance_1 | clk ^ -> out[44] ^ | core | 0.756 |   0.910 |    0.750 | 
     |                 | out[44] ^          |      | 0.000 |   0.910 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 216: VIOLATED Late External Delay Assertion 
Endpoint:   out[102]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[102] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.910
= Slack Time                   -0.160
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |   -0.006 | 
     | core_instance_1 | clk ^ -> out[102] ^ | core | 0.756 |   0.910 |    0.750 | 
     |                 | out[102] ^          |      | 0.000 |   0.910 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 217: VIOLATED Late External Delay Assertion 
Endpoint:   out[220]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[60] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.909
= Slack Time                   -0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.100 | 
     | core_instance_2 | clk ^ -> out[60] ^ | core | 0.650 |   0.909 |    0.750 | 
     |                 | out[220] ^         |      | 0.000 |   0.909 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 218: VIOLATED Late External Delay Assertion 
Endpoint:   out[31]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[31] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.909
= Slack Time                   -0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.004 | 
     | core_instance_1 | clk ^ -> out[31] ^ | core | 0.754 |   0.908 |    0.750 | 
     |                 | out[31] ^          |      | 0.000 |   0.909 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 219: VIOLATED Late External Delay Assertion 
Endpoint:   out[26]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[26] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.909
= Slack Time                   -0.159
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.004 | 
     | core_instance_1 | clk ^ -> out[26] ^ | core | 0.754 |   0.908 |    0.750 | 
     |                 | out[26] ^          |      | 0.000 |   0.909 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 220: VIOLATED Late External Delay Assertion 
Endpoint:   out[10]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[10] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.908
= Slack Time                   -0.158
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.004 | 
     | core_instance_1 | clk ^ -> out[10] ^ | core | 0.754 |   0.908 |    0.750 | 
     |                 | out[10] ^          |      | 0.000 |   0.908 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 221: VIOLATED Late External Delay Assertion 
Endpoint:   out[314]                 (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[154] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.908
= Slack Time                   -0.158
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.101 | 
     | core_instance_2 | clk ^ -> out[154] ^ | core | 0.649 |   0.908 |    0.750 | 
     |                 | out[314] ^          |      | 0.000 |   0.908 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 222: VIOLATED Late External Delay Assertion 
Endpoint:   out[93]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[93] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.908
= Slack Time                   -0.158
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.003 | 
     | core_instance_1 | clk ^ -> out[93] ^ | core | 0.753 |   0.907 |    0.750 | 
     |                 | out[93] ^          |      | 0.000 |   0.908 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 223: VIOLATED Late External Delay Assertion 
Endpoint:   out[57]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[57] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.907
= Slack Time                   -0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.003 | 
     | core_instance_1 | clk ^ -> out[57] ^ | core | 0.753 |   0.907 |    0.750 | 
     |                 | out[57] ^          |      | 0.000 |   0.907 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 224: VIOLATED Late External Delay Assertion 
Endpoint:   out[92]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[92] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.907
= Slack Time                   -0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.003 | 
     | core_instance_1 | clk ^ -> out[92] ^ | core | 0.753 |   0.907 |    0.750 | 
     |                 | out[92] ^          |      | 0.000 |   0.907 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 225: VIOLATED Late External Delay Assertion 
Endpoint:   out[1]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[1] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.907
= Slack Time                   -0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^             |      |       |   0.154 |   -0.003 | 
     | core_instance_1 | clk ^ -> out[1] ^ | core | 0.753 |   0.907 |    0.750 | 
     |                 | out[1] ^          |      | 0.000 |   0.907 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 226: VIOLATED Late External Delay Assertion 
Endpoint:   out[230]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[70] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.907
= Slack Time                   -0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.102 | 
     | core_instance_2 | clk ^ -> out[70] ^ | core | 0.648 |   0.907 |    0.750 | 
     |                 | out[230] ^         |      | 0.000 |   0.907 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 227: VIOLATED Late External Delay Assertion 
Endpoint:   out[25]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[25] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.907
= Slack Time                   -0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |   -0.003 | 
     | core_instance_1 | clk ^ -> out[25] ^ | core | 0.752 |   0.907 |    0.750 | 
     |                 | out[25] ^          |      | 0.000 |   0.907 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 228: VIOLATED Late External Delay Assertion 
Endpoint:   out[219]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[59] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.907
= Slack Time                   -0.157
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.103 | 
     | core_instance_2 | clk ^ -> out[59] ^ | core | 0.647 |   0.906 |    0.750 | 
     |                 | out[219] ^         |      | 0.000 |   0.907 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 229: VIOLATED Late External Delay Assertion 
Endpoint:   out[218]                (^) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[58] (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.905
= Slack Time                   -0.155
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.105 | 
     | core_instance_2 | clk ^ -> out[58] ^ | core | 0.645 |   0.904 |    0.750 | 
     |                 | out[218] ^         |      | 0.000 |   0.905 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 230: VIOLATED Late External Delay Assertion 
Endpoint:   out[3]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[3] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.904
= Slack Time                   -0.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^             |      |       |   0.154 |    0.000 | 
     | core_instance_1 | clk ^ -> out[3] ^ | core | 0.750 |   0.904 |    0.750 | 
     |                 | out[3] ^          |      | 0.000 |   0.904 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 231: VIOLATED Late External Delay Assertion 
Endpoint:   out[28]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[28] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.903
= Slack Time                   -0.153
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.001 | 
     | core_instance_1 | clk ^ -> out[28] ^ | core | 0.748 |   0.903 |    0.750 | 
     |                 | out[28] ^          |      | 0.000 |   0.903 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 232: VIOLATED Late External Delay Assertion 
Endpoint:   out[45]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[45] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.902
= Slack Time                   -0.152
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.002 | 
     | core_instance_1 | clk ^ -> out[45] ^ | core | 0.748 |   0.902 |    0.750 | 
     |                 | out[45] ^          |      | 0.000 |   0.902 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 233: VIOLATED Late External Delay Assertion 
Endpoint:   out[91]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[91] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.901
= Slack Time                   -0.151
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.003 | 
     | core_instance_1 | clk ^ -> out[91] ^ | core | 0.746 |   0.901 |    0.750 | 
     |                 | out[91] ^          |      | 0.000 |   0.901 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 234: VIOLATED Late External Delay Assertion 
Endpoint:   out[97]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[97] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.900
= Slack Time                   -0.150
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.004 | 
     | core_instance_1 | clk ^ -> out[97] v | core | 0.746 |   0.900 |    0.750 | 
     |                 | out[97] v          |      | 0.000 |   0.900 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 235: VIOLATED Late External Delay Assertion 
Endpoint:   out[87]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[87] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.900
= Slack Time                   -0.150
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.005 | 
     | core_instance_1 | clk ^ -> out[87] v | core | 0.745 |   0.899 |    0.750 | 
     |                 | out[87] v          |      | 0.000 |   0.900 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 236: VIOLATED Late External Delay Assertion 
Endpoint:   out[7]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[7] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.899
= Slack Time                   -0.149
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^             |      |       |   0.154 |    0.005 | 
     | core_instance_1 | clk ^ -> out[7] ^ | core | 0.745 |   0.899 |    0.750 | 
     |                 | out[7] ^          |      | 0.000 |   0.899 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 237: VIOLATED Late External Delay Assertion 
Endpoint:   out[6]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[6] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.899
= Slack Time                   -0.149
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^             |      |       |   0.154 |    0.005 | 
     | core_instance_1 | clk ^ -> out[6] ^ | core | 0.744 |   0.899 |    0.750 | 
     |                 | out[6] ^          |      | 0.000 |   0.899 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 238: VIOLATED Late External Delay Assertion 
Endpoint:   out[4]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[4] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.899
= Slack Time                   -0.149
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +-------------------------------------------------------------------------+ 
     |    Instance     |        Arc        | Cell | Delay | Arrival | Required | 
     |                 |                   |      |       |  Time   |   Time   | 
     |-----------------+-------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^             |      |       |   0.154 |    0.006 | 
     | core_instance_1 | clk ^ -> out[4] v | core | 0.744 |   0.898 |    0.750 | 
     |                 | out[4] v          |      | 0.000 |   0.899 |    0.750 | 
     +-------------------------------------------------------------------------+ 
Path 239: VIOLATED Late External Delay Assertion 
Endpoint:   out[105]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[105] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.898
= Slack Time                   -0.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.006 | 
     | core_instance_1 | clk ^ -> out[105] ^ | core | 0.743 |   0.898 |    0.750 | 
     |                 | out[105] ^          |      | 0.000 |   0.898 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 240: VIOLATED Late External Delay Assertion 
Endpoint:   out[224]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[64] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.896
= Slack Time                   -0.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.113 | 
     | core_instance_2 | clk ^ -> out[64] v | core | 0.637 |   0.896 |    0.750 | 
     |                 | out[224] v         |      | 0.000 |   0.896 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 241: VIOLATED Late External Delay Assertion 
Endpoint:   out[225]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[65] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.896
= Slack Time                   -0.146
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.113 | 
     | core_instance_2 | clk ^ -> out[65] v | core | 0.636 |   0.895 |    0.750 | 
     |                 | out[225] v         |      | 0.000 |   0.896 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 242: VIOLATED Late External Delay Assertion 
Endpoint:   out[109]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[109] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.895
= Slack Time                   -0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.009 | 
     | core_instance_1 | clk ^ -> out[109] v | core | 0.741 |   0.895 |    0.750 | 
     |                 | out[109] v          |      | 0.000 |   0.895 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 243: VIOLATED Late External Delay Assertion 
Endpoint:   out[227]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[67] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.895
= Slack Time                   -0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.114 | 
     | core_instance_2 | clk ^ -> out[67] v | core | 0.636 |   0.895 |    0.750 | 
     |                 | out[227] v         |      | 0.000 |   0.895 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 244: VIOLATED Late External Delay Assertion 
Endpoint:   out[75]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[75] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.895
= Slack Time                   -0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.009 | 
     | core_instance_1 | clk ^ -> out[75] ^ | core | 0.740 |   0.895 |    0.750 | 
     |                 | out[75] ^          |      | 0.000 |   0.895 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 245: VIOLATED Late External Delay Assertion 
Endpoint:   out[104]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[104] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.895
= Slack Time                   -0.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.010 | 
     | core_instance_1 | clk ^ -> out[104] v | core | 0.740 |   0.894 |    0.750 | 
     |                 | out[104] v          |      | 0.000 |   0.895 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 246: VIOLATED Late External Delay Assertion 
Endpoint:   out[228]                (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[68] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.894
= Slack Time                   -0.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^              |      |       |   0.259 |    0.115 | 
     | core_instance_2 | clk ^ -> out[68] v | core | 0.635 |   0.894 |    0.750 | 
     |                 | out[228] v         |      | 0.000 |   0.894 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 247: VIOLATED Late External Delay Assertion 
Endpoint:   out[125]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[125] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.894
= Slack Time                   -0.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.010 | 
     | core_instance_1 | clk ^ -> out[125] ^ | core | 0.739 |   0.894 |    0.750 | 
     |                 | out[125] ^          |      | 0.000 |   0.894 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 248: VIOLATED Late External Delay Assertion 
Endpoint:   out[317]                 (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[157] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.894
= Slack Time                   -0.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.116 | 
     | core_instance_2 | clk ^ -> out[157] v | core | 0.634 |   0.893 |    0.750 | 
     |                 | out[317] v          |      | 0.000 |   0.894 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 249: VIOLATED Late External Delay Assertion 
Endpoint:   out[121]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[121] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.894
= Slack Time                   -0.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.011 | 
     | core_instance_1 | clk ^ -> out[121] ^ | core | 0.739 |   0.893 |    0.750 | 
     |                 | out[121] ^          |      | 0.000 |   0.894 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 250: VIOLATED Late External Delay Assertion 
Endpoint:   out[72]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[72] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.893
= Slack Time                   -0.143
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.011 | 
     | core_instance_1 | clk ^ -> out[72] ^ | core | 0.739 |   0.893 |    0.750 | 
     |                 | out[72] ^          |      | 0.000 |   0.893 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 251: VIOLATED Late External Delay Assertion 
Endpoint:   out[46]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[46] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.891
= Slack Time                   -0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.013 | 
     | core_instance_1 | clk ^ -> out[46] ^ | core | 0.737 |   0.891 |    0.750 | 
     |                 | out[46] ^          |      | 0.000 |   0.891 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 252: VIOLATED Late External Delay Assertion 
Endpoint:   out[55]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[55] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.891
= Slack Time                   -0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.014 | 
     | core_instance_1 | clk ^ -> out[55] ^ | core | 0.736 |   0.890 |    0.750 | 
     |                 | out[55] ^          |      | 0.000 |   0.891 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 253: VIOLATED Late External Delay Assertion 
Endpoint:   out[318]                 (v) checked with  leading edge of 'clk2'
Beginpoint: core_instance_2/out[158] (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.891
= Slack Time                   -0.141
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_2 | clk ^               |      |       |   0.259 |    0.119 | 
     | core_instance_2 | clk ^ -> out[158] v | core | 0.631 |   0.890 |    0.750 | 
     |                 | out[318] v          |      | 0.000 |   0.891 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 254: VIOLATED Late External Delay Assertion 
Endpoint:   out[34]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[34] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.890
= Slack Time                   -0.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.014 | 
     | core_instance_1 | clk ^ -> out[34] ^ | core | 0.735 |   0.890 |    0.750 | 
     |                 | out[34] ^          |      | 0.000 |   0.890 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 255: VIOLATED Late External Delay Assertion 
Endpoint:   out[108]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[108] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.889
= Slack Time                   -0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.016 | 
     | core_instance_1 | clk ^ -> out[108] v | core | 0.734 |   0.888 |    0.750 | 
     |                 | out[108] v          |      | 0.000 |   0.889 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 256: VIOLATED Late External Delay Assertion 
Endpoint:   out[132]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[132] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.888
= Slack Time                   -0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.016 | 
     | core_instance_1 | clk ^ -> out[132] ^ | core | 0.733 |   0.887 |    0.750 | 
     |                 | out[132] ^          |      | 0.000 |   0.888 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 257: VIOLATED Late External Delay Assertion 
Endpoint:   out[148]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[148] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.887
= Slack Time                   -0.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.017 | 
     | core_instance_1 | clk ^ -> out[148] ^ | core | 0.733 |   0.887 |    0.750 | 
     |                 | out[148] ^          |      | 0.000 |   0.887 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 258: VIOLATED Late External Delay Assertion 
Endpoint:   out[130]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[130] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.887
= Slack Time                   -0.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.017 | 
     | core_instance_1 | clk ^ -> out[130] ^ | core | 0.733 |   0.887 |    0.750 | 
     |                 | out[130] ^          |      | 0.000 |   0.887 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 259: VIOLATED Late External Delay Assertion 
Endpoint:   out[12]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[12] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.886
= Slack Time                   -0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.018 | 
     | core_instance_1 | clk ^ -> out[12] v | core | 0.732 |   0.886 |    0.750 | 
     |                 | out[12] v          |      | 0.000 |   0.886 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 260: VIOLATED Late External Delay Assertion 
Endpoint:   out[111]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[111] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.886
= Slack Time                   -0.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.019 | 
     | core_instance_1 | clk ^ -> out[111] v | core | 0.731 |   0.885 |    0.750 | 
     |                 | out[111] v          |      | 0.000 |   0.886 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 261: VIOLATED Late External Delay Assertion 
Endpoint:   out[49]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[49] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.885
= Slack Time                   -0.135
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.019 | 
     | core_instance_1 | clk ^ -> out[49] ^ | core | 0.730 |   0.885 |    0.750 | 
     |                 | out[49] ^          |      | 0.000 |   0.885 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 262: VIOLATED Late External Delay Assertion 
Endpoint:   out[19]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[19] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.882
= Slack Time                   -0.132
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.022 | 
     | core_instance_1 | clk ^ -> out[19] v | core | 0.728 |   0.882 |    0.750 | 
     |                 | out[19] v          |      | 0.000 |   0.882 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 263: VIOLATED Late External Delay Assertion 
Endpoint:   out[16]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[16] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.881
= Slack Time                   -0.131
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.023 | 
     | core_instance_1 | clk ^ -> out[16] v | core | 0.726 |   0.881 |    0.750 | 
     |                 | out[16] v          |      | 0.000 |   0.881 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 264: VIOLATED Late External Delay Assertion 
Endpoint:   out[131]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[131] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.880
= Slack Time                   -0.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.025 | 
     | core_instance_1 | clk ^ -> out[131] ^ | core | 0.725 |   0.879 |    0.750 | 
     |                 | out[131] ^          |      | 0.000 |   0.880 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 265: VIOLATED Late External Delay Assertion 
Endpoint:   out[114]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[114] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.879
= Slack Time                   -0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.025 | 
     | core_instance_1 | clk ^ -> out[114] v | core | 0.724 |   0.879 |    0.750 | 
     |                 | out[114] v          |      | 0.000 |   0.879 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 266: VIOLATED Late External Delay Assertion 
Endpoint:   out[50]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[50] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.879
= Slack Time                   -0.129
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.025 | 
     | core_instance_1 | clk ^ -> out[50] ^ | core | 0.724 |   0.878 |    0.750 | 
     |                 | out[50] ^          |      | 0.000 |   0.879 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 267: VIOLATED Late External Delay Assertion 
Endpoint:   out[40]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[40] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.878
= Slack Time                   -0.128
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.026 | 
     | core_instance_1 | clk ^ -> out[40] ^ | core | 0.724 |   0.878 |    0.750 | 
     |                 | out[40] ^          |      | 0.000 |   0.878 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 268: VIOLATED Late External Delay Assertion 
Endpoint:   out[22]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[22] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.878
= Slack Time                   -0.128
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.027 | 
     | core_instance_1 | clk ^ -> out[22] v | core | 0.723 |   0.877 |    0.750 | 
     |                 | out[22] v          |      | 0.000 |   0.878 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 269: VIOLATED Late External Delay Assertion 
Endpoint:   out[119]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[119] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.876
= Slack Time                   -0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.028 | 
     | core_instance_1 | clk ^ -> out[119] v | core | 0.722 |   0.876 |    0.750 | 
     |                 | out[119] v          |      | 0.000 |   0.876 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 270: VIOLATED Late External Delay Assertion 
Endpoint:   out[152]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[152] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.876
= Slack Time                   -0.126
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.029 | 
     | core_instance_1 | clk ^ -> out[152] ^ | core | 0.721 |   0.875 |    0.750 | 
     |                 | out[152] ^          |      | 0.000 |   0.876 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 271: VIOLATED Late External Delay Assertion 
Endpoint:   out[155]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[155] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.875
= Slack Time                   -0.125
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.029 | 
     | core_instance_1 | clk ^ -> out[155] ^ | core | 0.721 |   0.875 |    0.750 | 
     |                 | out[155] ^          |      | 0.000 |   0.875 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 272: VIOLATED Late External Delay Assertion 
Endpoint:   out[112]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[112] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.874
= Slack Time                   -0.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.030 | 
     | core_instance_1 | clk ^ -> out[112] v | core | 0.720 |   0.874 |    0.750 | 
     |                 | out[112] v          |      | 0.000 |   0.874 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 273: VIOLATED Late External Delay Assertion 
Endpoint:   out[20]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[20] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.871
= Slack Time                   -0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.033 | 
     | core_instance_1 | clk ^ -> out[20] v | core | 0.717 |   0.871 |    0.750 | 
     |                 | out[20] v          |      | 0.000 |   0.871 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 274: VIOLATED Late External Delay Assertion 
Endpoint:   out[69]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[69] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.871
= Slack Time                   -0.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.034 | 
     | core_instance_1 | clk ^ -> out[69] ^ | core | 0.716 |   0.870 |    0.750 | 
     |                 | out[69] ^          |      | 0.000 |   0.871 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 275: VIOLATED Late External Delay Assertion 
Endpoint:   out[113]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[113] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.869
= Slack Time                   -0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.035 | 
     | core_instance_1 | clk ^ -> out[113] v | core | 0.715 |   0.869 |    0.750 | 
     |                 | out[113] v          |      | 0.000 |   0.869 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 276: VIOLATED Late External Delay Assertion 
Endpoint:   out[66]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[66] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.869
= Slack Time                   -0.119
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.035 | 
     | core_instance_1 | clk ^ -> out[66] ^ | core | 0.715 |   0.869 |    0.750 | 
     |                 | out[66] ^          |      | 0.000 |   0.869 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 277: VIOLATED Late External Delay Assertion 
Endpoint:   out[153]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[153] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.868
= Slack Time                   -0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.036 | 
     | core_instance_1 | clk ^ -> out[153] ^ | core | 0.714 |   0.868 |    0.750 | 
     |                 | out[153] ^          |      | 0.000 |   0.868 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 278: VIOLATED Late External Delay Assertion 
Endpoint:   out[56]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[56] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.868
= Slack Time                   -0.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.036 | 
     | core_instance_1 | clk ^ -> out[56] ^ | core | 0.714 |   0.868 |    0.750 | 
     |                 | out[56] ^          |      | 0.000 |   0.868 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 279: VIOLATED Late External Delay Assertion 
Endpoint:   out[89]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[89] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.866
= Slack Time                   -0.116
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.039 | 
     | core_instance_1 | clk ^ -> out[89] v | core | 0.711 |   0.865 |    0.750 | 
     |                 | out[89] v          |      | 0.000 |   0.866 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 280: VIOLATED Late External Delay Assertion 
Endpoint:   out[136]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[136] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.864
= Slack Time                   -0.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.040 | 
     | core_instance_1 | clk ^ -> out[136] ^ | core | 0.709 |   0.863 |    0.750 | 
     |                 | out[136] ^          |      | 0.000 |   0.864 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 281: VIOLATED Late External Delay Assertion 
Endpoint:   out[133]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[133] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.863
= Slack Time                   -0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.041 | 
     | core_instance_1 | clk ^ -> out[133] ^ | core | 0.709 |   0.863 |    0.750 | 
     |                 | out[133] ^          |      | 0.000 |   0.863 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 282: VIOLATED Late External Delay Assertion 
Endpoint:   out[137]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[137] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.858
= Slack Time                   -0.108
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.046 | 
     | core_instance_1 | clk ^ -> out[137] ^ | core | 0.703 |   0.858 |    0.750 | 
     |                 | out[137] ^          |      | 0.000 |   0.858 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 283: VIOLATED Late External Delay Assertion 
Endpoint:   out[76]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[76] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.857
= Slack Time                   -0.107
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.047 | 
     | core_instance_1 | clk ^ -> out[76] ^ | core | 0.702 |   0.857 |    0.750 | 
     |                 | out[76] ^          |      | 0.000 |   0.857 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 284: VIOLATED Late External Delay Assertion 
Endpoint:   out[135]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[135] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.856
= Slack Time                   -0.106
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.048 | 
     | core_instance_1 | clk ^ -> out[135] ^ | core | 0.701 |   0.856 |    0.750 | 
     |                 | out[135] ^          |      | 0.000 |   0.856 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 285: VIOLATED Late External Delay Assertion 
Endpoint:   out[48]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[48] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.853
= Slack Time                   -0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.051 | 
     | core_instance_1 | clk ^ -> out[48] ^ | core | 0.699 |   0.853 |    0.750 | 
     |                 | out[48] ^          |      | 0.000 |   0.853 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 286: VIOLATED Late External Delay Assertion 
Endpoint:   out[139]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[139] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.853
= Slack Time                   -0.103
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.052 | 
     | core_instance_1 | clk ^ -> out[139] ^ | core | 0.698 |   0.852 |    0.750 | 
     |                 | out[139] ^          |      | 0.000 |   0.853 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 287: VIOLATED Late External Delay Assertion 
Endpoint:   out[73]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[73] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.852
= Slack Time                   -0.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.052 | 
     | core_instance_1 | clk ^ -> out[73] ^ | core | 0.698 |   0.852 |    0.750 | 
     |                 | out[73] ^          |      | 0.000 |   0.852 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 288: VIOLATED Late External Delay Assertion 
Endpoint:   out[33]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[33] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.850
= Slack Time                   -0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.054 | 
     | core_instance_1 | clk ^ -> out[33] v | core | 0.696 |   0.850 |    0.750 | 
     |                 | out[33] v          |      | 0.000 |   0.850 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 289: VIOLATED Late External Delay Assertion 
Endpoint:   out[138]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[138] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.849
= Slack Time                   -0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.056 | 
     | core_instance_1 | clk ^ -> out[138] ^ | core | 0.694 |   0.848 |    0.750 | 
     |                 | out[138] ^          |      | 0.000 |   0.849 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 290: VIOLATED Late External Delay Assertion 
Endpoint:   out[71]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[71] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.845
= Slack Time                   -0.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.060 | 
     | core_instance_1 | clk ^ -> out[71] ^ | core | 0.690 |   0.844 |    0.750 | 
     |                 | out[71] ^          |      | 0.000 |   0.845 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 291: VIOLATED Late External Delay Assertion 
Endpoint:   out[52]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[52] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.841
= Slack Time                   -0.091
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.063 | 
     | core_instance_1 | clk ^ -> out[52] ^ | core | 0.686 |   0.841 |    0.750 | 
     |                 | out[52] ^          |      | 0.000 |   0.841 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 292: VIOLATED Late External Delay Assertion 
Endpoint:   out[143]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[143] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.836
= Slack Time                   -0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.068 | 
     | core_instance_1 | clk ^ -> out[143] ^ | core | 0.682 |   0.836 |    0.750 | 
     |                 | out[143] ^          |      | 0.000 |   0.836 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 293: VIOLATED Late External Delay Assertion 
Endpoint:   out[61]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[61] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.836
= Slack Time                   -0.086
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.069 | 
     | core_instance_1 | clk ^ -> out[61] ^ | core | 0.681 |   0.835 |    0.750 | 
     |                 | out[61] ^          |      | 0.000 |   0.836 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 294: VIOLATED Late External Delay Assertion 
Endpoint:   out[144]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[144] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.835
= Slack Time                   -0.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.069 | 
     | core_instance_1 | clk ^ -> out[144] ^ | core | 0.680 |   0.835 |    0.750 | 
     |                 | out[144] ^          |      | 0.000 |   0.835 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 295: VIOLATED Late External Delay Assertion 
Endpoint:   out[156]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[156] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.834
= Slack Time                   -0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.070 | 
     | core_instance_1 | clk ^ -> out[156] ^ | core | 0.680 |   0.834 |    0.750 | 
     |                 | out[156] ^          |      | 0.000 |   0.834 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 296: VIOLATED Late External Delay Assertion 
Endpoint:   out[62]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[62] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.834
= Slack Time                   -0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.070 | 
     | core_instance_1 | clk ^ -> out[62] ^ | core | 0.679 |   0.834 |    0.750 | 
     |                 | out[62] ^          |      | 0.000 |   0.834 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 297: VIOLATED Late External Delay Assertion 
Endpoint:   out[146]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[146] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.834
= Slack Time                   -0.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.071 | 
     | core_instance_1 | clk ^ -> out[146] ^ | core | 0.679 |   0.833 |    0.750 | 
     |                 | out[146] ^          |      | 0.000 |   0.834 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 298: VIOLATED Late External Delay Assertion 
Endpoint:   out[145]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[145] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.830
= Slack Time                   -0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.074 | 
     | core_instance_1 | clk ^ -> out[145] ^ | core | 0.676 |   0.830 |    0.750 | 
     |                 | out[145] ^          |      | 0.000 |   0.830 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 299: VIOLATED Late External Delay Assertion 
Endpoint:   out[54]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[54] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.826
= Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.078 | 
     | core_instance_1 | clk ^ -> out[54] ^ | core | 0.672 |   0.826 |    0.750 | 
     |                 | out[54] ^          |      | 0.000 |   0.826 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 300: VIOLATED Late External Delay Assertion 
Endpoint:   out[78]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[78] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.826
= Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.078 | 
     | core_instance_1 | clk ^ -> out[78] ^ | core | 0.671 |   0.826 |    0.750 | 
     |                 | out[78] ^          |      | 0.000 |   0.826 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 301: VIOLATED Late External Delay Assertion 
Endpoint:   out[53]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[53] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.824
= Slack Time                   -0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.080 | 
     | core_instance_1 | clk ^ -> out[53] ^ | core | 0.670 |   0.824 |    0.750 | 
     |                 | out[53] ^          |      | 0.000 |   0.824 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 302: VIOLATED Late External Delay Assertion 
Endpoint:   out[63]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[63] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.824
= Slack Time                   -0.074
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.080 | 
     | core_instance_1 | clk ^ -> out[63] ^ | core | 0.669 |   0.824 |    0.750 | 
     |                 | out[63] ^          |      | 0.000 |   0.824 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 303: VIOLATED Late External Delay Assertion 
Endpoint:   out[159]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[159] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.823
= Slack Time                   -0.073
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.082 | 
     | core_instance_1 | clk ^ -> out[159] ^ | core | 0.668 |   0.822 |    0.750 | 
     |                 | out[159] ^          |      | 0.000 |   0.823 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 304: VIOLATED Late External Delay Assertion 
Endpoint:   out[77]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[77] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.820
= Slack Time                   -0.070
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.085 | 
     | core_instance_1 | clk ^ -> out[77] ^ | core | 0.665 |   0.819 |    0.750 | 
     |                 | out[77] ^          |      | 0.000 |   0.820 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 305: VIOLATED Late External Delay Assertion 
Endpoint:   out[147]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[147] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.819
= Slack Time                   -0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.085 | 
     | core_instance_1 | clk ^ -> out[147] ^ | core | 0.665 |   0.819 |    0.750 | 
     |                 | out[147] ^          |      | 0.000 |   0.819 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 306: VIOLATED Late External Delay Assertion 
Endpoint:   out[151]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[151] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.815
= Slack Time                   -0.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.089 | 
     | core_instance_1 | clk ^ -> out[151] ^ | core | 0.661 |   0.815 |    0.750 | 
     |                 | out[151] ^          |      | 0.000 |   0.815 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 307: VIOLATED Late External Delay Assertion 
Endpoint:   out[149]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[149] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.813
= Slack Time                   -0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.091 | 
     | core_instance_1 | clk ^ -> out[149] ^ | core | 0.659 |   0.813 |    0.750 | 
     |                 | out[149] ^          |      | 0.000 |   0.813 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 308: VIOLATED Late External Delay Assertion 
Endpoint:   out[74]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[74] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.812
= Slack Time                   -0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.092 | 
     | core_instance_1 | clk ^ -> out[74] ^ | core | 0.657 |   0.812 |    0.750 | 
     |                 | out[74] ^          |      | 0.000 |   0.812 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 309: VIOLATED Late External Delay Assertion 
Endpoint:   out[150]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[150] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.811
= Slack Time                   -0.061
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.093 | 
     | core_instance_1 | clk ^ -> out[150] ^ | core | 0.657 |   0.811 |    0.750 | 
     |                 | out[150] ^          |      | 0.000 |   0.811 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 310: VIOLATED Late External Delay Assertion 
Endpoint:   out[60]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[60] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.809
= Slack Time                   -0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.095 | 
     | core_instance_1 | clk ^ -> out[60] ^ | core | 0.654 |   0.808 |    0.750 | 
     |                 | out[60] ^          |      | 0.000 |   0.809 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 311: VIOLATED Late External Delay Assertion 
Endpoint:   out[154]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[154] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.808
= Slack Time                   -0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.097 | 
     | core_instance_1 | clk ^ -> out[154] ^ | core | 0.653 |   0.807 |    0.750 | 
     |                 | out[154] ^          |      | 0.000 |   0.808 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 312: VIOLATED Late External Delay Assertion 
Endpoint:   out[70]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[70] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.807
= Slack Time                   -0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.098 | 
     | core_instance_1 | clk ^ -> out[70] ^ | core | 0.652 |   0.806 |    0.750 | 
     |                 | out[70] ^          |      | 0.000 |   0.807 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 313: VIOLATED Late External Delay Assertion 
Endpoint:   out[59]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[59] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.806
= Slack Time                   -0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.098 | 
     | core_instance_1 | clk ^ -> out[59] ^ | core | 0.652 |   0.806 |    0.750 | 
     |                 | out[59] ^          |      | 0.000 |   0.806 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 314: VIOLATED Late External Delay Assertion 
Endpoint:   out[58]                 (^) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[58] (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.804
= Slack Time                   -0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.100 | 
     | core_instance_1 | clk ^ -> out[58] ^ | core | 0.650 |   0.804 |    0.750 | 
     |                 | out[58] ^          |      | 0.000 |   0.804 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 315: VIOLATED Late External Delay Assertion 
Endpoint:   out[64]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[64] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.796
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.108 | 
     | core_instance_1 | clk ^ -> out[64] v | core | 0.641 |   0.796 |    0.750 | 
     |                 | out[64] v          |      | 0.000 |   0.796 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 316: VIOLATED Late External Delay Assertion 
Endpoint:   out[65]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[65] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.795
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.109 | 
     | core_instance_1 | clk ^ -> out[65] v | core | 0.641 |   0.795 |    0.750 | 
     |                 | out[65] v          |      | 0.000 |   0.795 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 317: VIOLATED Late External Delay Assertion 
Endpoint:   out[67]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[67] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.795
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.110 | 
     | core_instance_1 | clk ^ -> out[67] v | core | 0.640 |   0.794 |    0.750 | 
     |                 | out[67] v          |      | 0.000 |   0.795 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 318: VIOLATED Late External Delay Assertion 
Endpoint:   out[68]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[68] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.794
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +--------------------------------------------------------------------------+ 
     |    Instance     |        Arc         | Cell | Delay | Arrival | Required | 
     |                 |                    |      |       |  Time   |   Time   | 
     |-----------------+--------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^              |      |       |   0.154 |    0.111 | 
     | core_instance_1 | clk ^ -> out[68] v | core | 0.639 |   0.793 |    0.750 | 
     |                 | out[68] v          |      | 0.000 |   0.794 |    0.750 | 
     +--------------------------------------------------------------------------+ 
Path 319: VIOLATED Late External Delay Assertion 
Endpoint:   out[157]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[157] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.793
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.111 | 
     | core_instance_1 | clk ^ -> out[157] v | core | 0.639 |   0.793 |    0.750 | 
     |                 | out[157] v          |      | 0.000 |   0.793 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 320: VIOLATED Late External Delay Assertion 
Endpoint:   out[158]                 (v) checked with  leading edge of 'clk1'
Beginpoint: core_instance_1/out[158] (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.750
- Arrival Time                  0.790
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.154
     = Beginpoint Arrival Time       0.154
     +---------------------------------------------------------------------------+ 
     |    Instance     |         Arc         | Cell | Delay | Arrival | Required | 
     |                 |                     |      |       |  Time   |   Time   | 
     |-----------------+---------------------+------+-------+---------+----------| 
     | core_instance_1 | clk ^               |      |       |   0.154 |    0.114 | 
     | core_instance_1 | clk ^ -> out[158] v | core | 0.635 |   0.790 |    0.750 | 
     |                 | out[158] v          |      | 0.000 |   0.790 |    0.750 | 
     +---------------------------------------------------------------------------+ 
Path 321: MET Setup Check with Pin fifo_core_1_2/rd_data_reg_20_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_20_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.247
- Setup                        -0.004
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.201
- Arrival Time                  1.195
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^         |         |       |   0.250 |    0.256 | 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1  | 0.182 |   0.431 |    0.438 | 
     | fifo_core_1_2/FE_RC_58_0      | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.498 |    0.504 | 
     | fifo_core_1_2/FE_RC_57_0      | A1 ^ -> ZN ^ | IND2D2  | 0.067 |   0.565 |    0.571 | 
     | fifo_core_1_2/FE_RC_50_0      | A1 ^ -> ZN v | AOI22D2 | 0.035 |   0.600 |    0.606 | 
     | fifo_core_1_2/FE_RC_24_0      | A1 v -> ZN ^ | OAI21D2 | 0.057 |   0.657 |    0.663 | 
     | fifo_core_1_2/FE_RC_29_0      | A2 ^ -> ZN v | AOI31D4 | 0.063 |   0.721 |    0.727 | 
     | fifo_core_1_2/FE_OFC163_n229  | I v -> ZN ^  | INVD2   | 0.033 |   0.753 |    0.759 | 
     | fifo_core_1_2/U63             | A1 ^ -> ZN v | NR2D2   | 0.026 |   0.780 |    0.786 | 
     | fifo_core_1_2/U25             | I v -> ZN ^  | CKND3   | 0.038 |   0.817 |    0.823 | 
     | fifo_core_1_2/U5              | A1 ^ -> ZN v | NR2D2   | 0.025 |   0.843 |    0.849 | 
     | fifo_core_1_2/FE_OFC71_n9     | I v -> Z v   | CKBD8   | 0.068 |   0.911 |    0.917 | 
     | fifo_core_1_2/U136            | A1 v -> ZN ^ | AOI22D0 | 0.190 |   1.101 |    1.107 | 
     | fifo_core_1_2/U213            | A3 ^ -> ZN v | ND4D1   | 0.094 |   1.195 |    1.201 | 
     | fifo_core_1_2/rd_data_reg_20_ | D v          | DFCNQD1 | 0.000 |   1.195 |    1.201 | 
     +-------------------------------------------------------------------------------------+ 
Path 322: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__13_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__13_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.027
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.122
- Arrival Time                  1.113
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.209 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.379 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.432 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.457 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.538 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.641 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.742 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.780 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.837 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.944 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.022 | 
     | fifo_core_1_2/FE_RC_39_0           | A1 ^ -> ZN v | NR2D0    | 0.037 |   1.050 |    1.059 | 
     | fifo_core_1_2/FE_RC_37_0           | A2 v -> ZN ^ | NR2D0    | 0.063 |   1.113 |    1.122 | 
     | fifo_core_1_2/mem_reg_5__13_       | D ^          | DFQD1    | 0.000 |   1.113 |    1.122 | 
     +-------------------------------------------------------------------------------------------+ 
Path 323: MET Setup Check with Pin fifo_core_2_1/mem_reg_5__18_/CP 
Endpoint:   fifo_core_2_1/mem_reg_5__18_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[18]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.009
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.190
- Arrival Time                  1.179
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.270 | 
     | core_instance_2              | clk ^ -> sum_out[18] ^ | core   | 0.682 |   0.941 |    0.952 | 
     | FE_OFC57_core_2_sum_out_18_  | I ^ -> Z ^             | CKBD2  | 0.152 |   1.093 |    1.104 | 
     | fifo_core_2_1/U195           | A2 ^ -> Z ^            | OA22D1 | 0.087 |   1.179 |    1.190 | 
     | fifo_core_2_1/mem_reg_5__18_ | D ^                    | DFQD1  | 0.000 |   1.179 |    1.190 | 
     +---------------------------------------------------------------------------------------------+ 
Path 324: MET Setup Check with Pin fifo_core_2_1/mem_reg_0__18_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__18_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[18]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.093
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.095
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.270 | 
     | core_instance_2              | clk ^ -> sum_out[18] ^ | core   | 0.682 |   0.941 |    0.952 | 
     | FE_OFC57_core_2_sum_out_18_  | I ^ -> Z ^             | CKBD2  | 0.152 |   1.093 |    1.104 | 
     | fifo_core_2_1/mem_reg_0__18_ | D ^                    | EDFQD1 | 0.002 |   1.095 |    1.106 | 
     +---------------------------------------------------------------------------------------------+ 
Path 325: MET Setup Check with Pin fifo_core_2_1/mem_reg_1__18_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__18_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[18]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.093
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.095
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.270 | 
     | core_instance_2              | clk ^ -> sum_out[18] ^ | core   | 0.682 |   0.941 |    0.952 | 
     | FE_OFC57_core_2_sum_out_18_  | I ^ -> Z ^             | CKBD2  | 0.152 |   1.093 |    1.104 | 
     | fifo_core_2_1/mem_reg_1__18_ | D ^                    | EDFQD1 | 0.002 |   1.095 |    1.106 | 
     +---------------------------------------------------------------------------------------------+ 
Path 326: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__10_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__10_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.202
- Setup                         0.027
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.124
- Arrival Time                  1.113
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.211 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.380 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.433 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.459 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.539 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.642 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.744 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.782 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.838 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.945 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.023 | 
     | fifo_core_1_2/FE_RC_42_0           | A1 ^ -> ZN v | NR2D0    | 0.036 |   1.048 |    1.059 | 
     | fifo_core_1_2/FE_RC_40_0           | A2 v -> ZN ^ | NR2D0    | 0.065 |   1.113 |    1.124 | 
     | fifo_core_1_2/mem_reg_5__10_       | D ^          | DFQD1    | 0.000 |   1.113 |    1.124 | 
     +-------------------------------------------------------------------------------------------+ 
Path 327: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__18_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__18_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[18]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.093
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.095
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.270 | 
     | core_instance_2              | clk ^ -> sum_out[18] ^ | core   | 0.682 |   0.941 |    0.952 | 
     | FE_OFC57_core_2_sum_out_18_  | I ^ -> Z ^             | CKBD2  | 0.152 |   1.093 |    1.104 | 
     | fifo_core_2_1/mem_reg_7__18_ | D ^                    | EDFQD1 | 0.003 |   1.095 |    1.106 | 
     +---------------------------------------------------------------------------------------------+ 
Path 328: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__18_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__18_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[18]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.093
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.095
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.270 | 
     | core_instance_2              | clk ^ -> sum_out[18] ^ | core   | 0.682 |   0.941 |    0.952 | 
     | FE_OFC57_core_2_sum_out_18_  | I ^ -> Z ^             | CKBD2  | 0.152 |   1.093 |    1.104 | 
     | fifo_core_2_1/mem_reg_3__18_ | D ^                    | EDFQD1 | 0.003 |   1.095 |    1.106 | 
     +---------------------------------------------------------------------------------------------+ 
Path 329: MET Setup Check with Pin fifo_core_2_1/mem_reg_6__18_/CP 
Endpoint:   fifo_core_2_1/mem_reg_6__18_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[18]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.250
- Setup                         0.093
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.095
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.270 | 
     | core_instance_2              | clk ^ -> sum_out[18] ^ | core   | 0.682 |   0.941 |    0.952 | 
     | FE_OFC57_core_2_sum_out_18_  | I ^ -> Z ^             | CKBD2  | 0.152 |   1.093 |    1.104 | 
     | fifo_core_2_1/mem_reg_6__18_ | D ^                    | EDFQD1 | 0.003 |   1.095 |    1.106 | 
     +---------------------------------------------------------------------------------------------+ 
Path 330: MET Setup Check with Pin fifo_core_2_1/mem_reg_4__23_/CP 
Endpoint:   fifo_core_2_1/mem_reg_4__23_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[23]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.013
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.186
- Arrival Time                  1.175
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                               |                        |        |       |  Time   |   Time   | 
     |-------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2               | clk ^                  |        |       |   0.259 |    0.271 | 
     | core_instance_2               | clk ^ -> sum_out[23] ^ | core   | 0.668 |   0.927 |    0.939 | 
     | FE_OCPC190_core_2_sum_out_23_ | I ^ -> Z ^             | BUFFD2 | 0.139 |   1.066 |    1.078 | 
     | fifo_core_2_1/U220            | A2 ^ -> Z ^            | OA22D0 | 0.109 |   1.175 |    1.186 | 
     | fifo_core_2_1/mem_reg_4__23_  | D ^                    | DFQD1  | 0.000 |   1.175 |    1.186 | 
     +----------------------------------------------------------------------------------------------+ 
Path 331: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__20_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__20_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.202
- Setup                         0.021
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.131
- Arrival Time                  1.119
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.211 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.381 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.433 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.459 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.540 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.643 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.744 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.782 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.839 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.945 | 
     | fifo_core_1_2/FE_OFC178_n142       | I v -> ZN ^  | CKND3    | 0.082 |   1.016 |    1.027 | 
     | fifo_core_1_2/U250                 | B1 ^ -> Z ^  | OA22D0   | 0.103 |   1.119 |    1.131 | 
     | fifo_core_1_2/mem_reg_5__20_       | D ^          | DFQD1    | 0.000 |   1.119 |    1.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 332: MET Setup Check with Pin fifo_core_2_1/mem_reg_4__18_/CP 
Endpoint:   fifo_core_2_1/mem_reg_4__18_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[18]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.248
- Setup                         0.008
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.189
- Arrival Time                  1.178
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.271 | 
     | core_instance_2              | clk ^ -> sum_out[18] ^ | core   | 0.682 |   0.941 |    0.953 | 
     | FE_OFC57_core_2_sum_out_18_  | I ^ -> Z ^             | CKBD2  | 0.152 |   1.093 |    1.105 | 
     | fifo_core_2_1/U215           | A2 ^ -> Z ^            | OA22D1 | 0.085 |   1.178 |    1.189 | 
     | fifo_core_2_1/mem_reg_4__18_ | D ^                    | DFQD1  | 0.000 |   1.178 |    1.189 | 
     +---------------------------------------------------------------------------------------------+ 
Path 333: MET Setup Check with Pin fifo_core_2_1/mem_reg_5__23_/CP 
Endpoint:   fifo_core_2_1/mem_reg_5__23_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[23]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.013
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.187
- Arrival Time                  1.175
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                               |                        |        |       |  Time   |   Time   | 
     |-------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2               | clk ^                  |        |       |   0.259 |    0.271 | 
     | core_instance_2               | clk ^ -> sum_out[23] ^ | core   | 0.668 |   0.927 |    0.939 | 
     | FE_OCPC190_core_2_sum_out_23_ | I ^ -> Z ^             | BUFFD2 | 0.139 |   1.066 |    1.078 | 
     | fifo_core_2_1/U200            | A2 ^ -> Z ^            | OA22D0 | 0.108 |   1.175 |    1.187 | 
     | fifo_core_2_1/mem_reg_5__23_  | D ^                    | DFQD1  | 0.000 |   1.175 |    1.187 | 
     +----------------------------------------------------------------------------------------------+ 
Path 334: MET Setup Check with Pin fifo_core_1_2/rd_data_reg_22_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_22_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.247
- Setup                         0.002
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.195
- Arrival Time                  1.182
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^         |         |       |   0.250 |    0.263 | 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1  | 0.182 |   0.431 |    0.445 | 
     | fifo_core_1_2/FE_RC_58_0      | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.498 |    0.511 | 
     | fifo_core_1_2/FE_RC_57_0      | A1 ^ -> ZN ^ | IND2D2  | 0.067 |   0.565 |    0.578 | 
     | fifo_core_1_2/FE_RC_50_0      | A1 ^ -> ZN v | AOI22D2 | 0.035 |   0.600 |    0.613 | 
     | fifo_core_1_2/FE_RC_24_0      | A1 v -> ZN ^ | OAI21D2 | 0.057 |   0.657 |    0.670 | 
     | fifo_core_1_2/FE_RC_29_0      | A2 ^ -> ZN v | AOI31D4 | 0.063 |   0.721 |    0.734 | 
     | fifo_core_1_2/U26             | A1 v -> ZN ^ | ND2D3   | 0.040 |   0.761 |    0.774 | 
     | fifo_core_1_2/U267            | A1 ^ -> ZN v | NR2D2   | 0.023 |   0.783 |    0.797 | 
     | fifo_core_1_2/FE_OFC126_n212  | I v -> Z v   | BUFFD8  | 0.075 |   0.858 |    0.871 | 
     | fifo_core_1_2/U271            | A1 v -> Z v  | AO22D0  | 0.109 |   0.967 |    0.980 | 
     | fifo_core_1_2/U145            | B v -> ZN ^  | AOI21D1 | 0.101 |   1.068 |    1.081 | 
     | fifo_core_1_2/U143            | A1 ^ -> ZN v | ND4D1   | 0.114 |   1.182 |    1.195 | 
     | fifo_core_1_2/rd_data_reg_22_ | D v          | DFCNQD1 | 0.000 |   1.182 |    1.195 | 
     +-------------------------------------------------------------------------------------+ 
Path 335: MET Setup Check with Pin fifo_core_1_2/rd_data_reg_21_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_21_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.247
- Setup                        -0.002
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.199
- Arrival Time                  1.186
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^         |         |       |   0.250 |    0.263 | 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1  | 0.182 |   0.431 |    0.445 | 
     | fifo_core_1_2/FE_RC_58_0      | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.498 |    0.511 | 
     | fifo_core_1_2/FE_RC_57_0      | A1 ^ -> ZN ^ | IND2D2  | 0.067 |   0.565 |    0.578 | 
     | fifo_core_1_2/FE_RC_50_0      | A1 ^ -> ZN v | AOI22D2 | 0.035 |   0.600 |    0.613 | 
     | fifo_core_1_2/FE_RC_24_0      | A1 v -> ZN ^ | OAI21D2 | 0.057 |   0.657 |    0.671 | 
     | fifo_core_1_2/FE_RC_29_0      | A2 ^ -> ZN v | AOI31D4 | 0.063 |   0.721 |    0.734 | 
     | fifo_core_1_2/U26             | A1 v -> ZN ^ | ND2D3   | 0.040 |   0.761 |    0.774 | 
     | fifo_core_1_2/U267            | A1 ^ -> ZN v | NR2D2   | 0.023 |   0.783 |    0.797 | 
     | fifo_core_1_2/FE_OFC126_n212  | I v -> Z v   | BUFFD8  | 0.075 |   0.858 |    0.871 | 
     | fifo_core_1_2/U272            | A1 v -> Z v  | AO22D0  | 0.105 |   0.963 |    0.976 | 
     | fifo_core_1_2/U142            | B v -> ZN ^  | AOI21D0 | 0.133 |   1.095 |    1.109 | 
     | fifo_core_1_2/U139            | A1 ^ -> ZN v | ND4D1   | 0.090 |   1.186 |    1.199 | 
     | fifo_core_1_2/rd_data_reg_21_ | D v          | DFCNQD1 | 0.000 |   1.186 |    1.199 | 
     +-------------------------------------------------------------------------------------+ 
Path 336: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__19_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__19_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.021
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.128
- Arrival Time                  1.115
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.213 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.383 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.435 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.461 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.541 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.645 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.746 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.784 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.841 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.947 | 
     | fifo_core_1_2/FE_OFC178_n142       | I v -> ZN ^  | CKND3    | 0.082 |   1.016 |    1.029 | 
     | fifo_core_1_2/U244                 | B1 ^ -> Z ^  | OA22D0   | 0.099 |   1.115 |    1.128 | 
     | fifo_core_1_2/mem_reg_5__19_       | D ^          | DFQD1    | 0.000 |   1.115 |    1.128 | 
     +-------------------------------------------------------------------------------------------+ 
Path 337: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__16_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__16_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.201
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.132
- Arrival Time                  1.118
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.214 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.383 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.436 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.462 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.542 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.646 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.747 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.785 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.842 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.948 | 
     | fifo_core_1_2/FE_OFC178_n142       | I v -> ZN ^  | CKND3    | 0.082 |   1.016 |    1.030 | 
     | fifo_core_1_2/U245                 | B1 ^ -> Z ^  | OA22D0   | 0.102 |   1.118 |    1.132 | 
     | fifo_core_1_2/mem_reg_5__16_       | D ^          | DFQD1    | 0.000 |   1.118 |    1.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 338: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__21_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__21_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.019
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.130
- Arrival Time                  1.115
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.216 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.385 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.438 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.464 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.544 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.647 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.748 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.786 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.843 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.950 | 
     | fifo_core_1_2/FE_OFC178_n142       | I v -> ZN ^  | CKND3    | 0.082 |   1.016 |    1.032 | 
     | fifo_core_1_2/U251                 | B1 ^ -> Z ^  | OA22D0   | 0.099 |   1.115 |    1.130 | 
     | fifo_core_1_2/mem_reg_5__21_       | D ^          | DFQD1    | 0.000 |   1.115 |    1.130 | 
     +-------------------------------------------------------------------------------------------+ 
Path 339: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__0_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__0_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.198
- Setup                         0.020
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.128
- Arrival Time                  1.112
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.216 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.385 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.438 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.464 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.544 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.647 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.749 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.787 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.843 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.950 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.028 | 
     | fifo_core_1_2/U183                 | B2 ^ -> Z ^  | OA22D0   | 0.100 |   1.112 |    1.128 | 
     | fifo_core_1_2/mem_reg_5__0_        | D ^          | DFQD1    | 0.000 |   1.112 |    1.128 | 
     +-------------------------------------------------------------------------------------------+ 
Path 340: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__22_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__22_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.130
- Arrival Time                  1.114
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.216 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.386 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.438 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.464 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.544 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.648 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.749 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.787 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.844 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.950 | 
     | fifo_core_1_2/FE_OFC178_n142       | I v -> ZN ^  | CKND3    | 0.082 |   1.016 |    1.032 | 
     | fifo_core_1_2/U247                 | B1 ^ -> Z ^  | OA22D0   | 0.098 |   1.114 |    1.130 | 
     | fifo_core_1_2/mem_reg_5__22_       | D ^          | DFQD1    | 0.000 |   1.114 |    1.130 | 
     +-------------------------------------------------------------------------------------------+ 
Path 341: MET Setup Check with Pin fifo_core_2_1/mem_reg_5__14_/CP 
Endpoint:   fifo_core_2_1/mem_reg_5__14_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[14]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.250
- Setup                         0.012
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.188
- Arrival Time                  1.171
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.276 | 
     | core_instance_2              | clk ^ -> sum_out[14] ^ | core   | 0.665 |   0.924 |    0.941 | 
     | FE_OFC59_core_2_sum_out_14_  | I ^ -> Z ^             | CKBD3  | 0.147 |   1.071 |    1.088 | 
     | fifo_core_2_1/U191           | A2 ^ -> Z ^            | OA22D0 | 0.100 |   1.171 |    1.188 | 
     | fifo_core_2_1/mem_reg_5__14_ | D ^                    | DFQD1  | 0.000 |   1.171 |    1.188 | 
     +---------------------------------------------------------------------------------------------+ 
Path 342: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__3_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__3_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.197
- Setup                         0.020
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.127
- Arrival Time                  1.110
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.217 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.386 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.439 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.465 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.545 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.648 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.750 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.788 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.844 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.951 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.029 | 
     | fifo_core_1_2/U186                 | B1 ^ -> Z ^  | OA22D0   | 0.097 |   1.110 |    1.127 | 
     | fifo_core_1_2/mem_reg_5__3_        | D ^          | DFQD1    | 0.000 |   1.110 |    1.127 | 
     +-------------------------------------------------------------------------------------------+ 
Path 343: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_14_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_14_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.005
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.144
- Arrival Time                  1.126
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^         |          |       |   0.202 |    0.219 | 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1   | 0.177 |   0.379 |    0.397 | 
     | fifo_core_2_1/FE_RC_33_0      | B2 v -> ZN v | MOAI22D1 | 0.087 |   0.466 |    0.484 | 
     | fifo_core_2_1/U255            | I1 v -> ZN ^ | MUX2ND0  | 0.076 |   0.542 |    0.560 | 
     | fifo_core_2_1/U54             | A1 ^ -> ZN v | OAI21D1  | 0.066 |   0.608 |    0.625 | 
     | fifo_core_2_1/U52             | A1 v -> ZN ^ | AOI31D4  | 0.058 |   0.666 |    0.683 | 
     | fifo_core_2_1/FE_OCPC188_n253 | I ^ -> Z ^   | CKBD2    | 0.068 |   0.734 |    0.751 | 
     | fifo_core_2_1/FE_OFC175_n253  | I ^ -> ZN v  | INVD3    | 0.060 |   0.794 |    0.811 | 
     | fifo_core_2_1/U287            | B2 v -> Z v  | AO22D0   | 0.137 |   0.931 |    0.949 | 
     | fifo_core_2_1/U44             | B v -> ZN ^  | AOI21D0  | 0.109 |   1.040 |    1.058 | 
     | fifo_core_2_1/U106            | A1 ^ -> ZN v | ND4D1    | 0.086 |   1.126 |    1.144 | 
     | fifo_core_2_1/rd_data_reg_14_ | D v          | DFCNQD1  | 0.000 |   1.126 |    1.144 | 
     +--------------------------------------------------------------------------------------+ 
Path 344: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__23_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__23_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.131
- Arrival Time                  1.113
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.218 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.387 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.440 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.466 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.546 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.649 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.751 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.789 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.845 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.952 | 
     | fifo_core_1_2/FE_OFC178_n142       | I v -> ZN ^  | CKND3    | 0.082 |   1.016 |    1.034 | 
     | fifo_core_1_2/U248                 | B1 ^ -> Z ^  | OA22D0   | 0.097 |   1.113 |    1.131 | 
     | fifo_core_1_2/mem_reg_5__23_       | D ^          | DFQD1    | 0.000 |   1.113 |    1.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 345: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__9_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__9_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.100
- Arrival Time                  1.082
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.272 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.443 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.494 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.525 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.615 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.639 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.720 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.810 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.841 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.921 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    0.992 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.093 | 
     | fifo_core_2_1/mem_reg_3__9_        | E ^          | EDFQD1   | 0.007 |   1.082 |    1.100 | 
     +-------------------------------------------------------------------------------------------+ 
Path 346: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__8_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__8_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.100
- Arrival Time                  1.082
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.272 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.443 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.494 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.525 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.615 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.639 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.720 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.810 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.841 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.921 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    0.992 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.093 | 
     | fifo_core_2_1/mem_reg_3__8_        | E ^          | EDFQD1   | 0.007 |   1.082 |    1.100 | 
     +-------------------------------------------------------------------------------------------+ 
Path 347: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__5_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__5_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.197
- Setup                         0.019
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.127
- Arrival Time                  1.109
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.218 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.387 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.440 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.466 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.546 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.650 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.751 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.789 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.846 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.952 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.030 | 
     | fifo_core_1_2/U188                 | B1 ^ -> Z ^  | OA22D0   | 0.097 |   1.109 |    1.127 | 
     | fifo_core_1_2/mem_reg_5__5_        | D ^          | DFQD1    | 0.000 |   1.109 |    1.127 | 
     +-------------------------------------------------------------------------------------------+ 
Path 348: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__7_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__7_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.099
- Arrival Time                  1.081
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.272 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.443 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.495 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.525 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.615 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.639 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.720 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.810 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.841 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.921 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    0.993 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.094 | 
     | fifo_core_2_1/mem_reg_3__7_        | E ^          | EDFQD1   | 0.006 |   1.081 |    1.099 | 
     +-------------------------------------------------------------------------------------------+ 
Path 349: MET Setup Check with Pin core_instance_2/clk 
Endpoint:   core_instance_2/sum_in[10]      (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_data_reg_10_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.556
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.643
- Arrival Time                  0.625
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.249
     = Beginpoint Arrival Time       0.249
     +------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                          |              |         |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_data_reg_10_            | CP ^         |         |       |   0.249 |    0.267 | 
     | fifo_core_1_2/rd_data_reg_10_            | CP ^ -> Q ^  | DFCNQD1 | 0.162 |   0.411 |    0.429 | 
     | fifo_core_1_2/FE_OFC50_core_2_sum_in_10_ | I ^ -> Z ^   | CKBD2   | 0.198 |   0.609 |    0.627 | 
     | core_instance_2                          | sum_in[10] ^ | core    | 0.016 |   0.625 |    0.643 | 
     +------------------------------------------------------------------------------------------------+ 
Path 350: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__12_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__12_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.090
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.103
- Arrival Time                  1.084
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.272 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.444 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.495 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.526 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.615 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.639 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.721 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.810 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.841 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.921 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    0.993 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.094 | 
     | fifo_core_2_1/mem_reg_3__12_       | E ^          | EDFQD1   | 0.009 |   1.084 |    1.103 | 
     +-------------------------------------------------------------------------------------------+ 
Path 351: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__11_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__11_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.090
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.103
- Arrival Time                  1.084
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.272 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.444 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.495 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.526 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.615 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.639 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.721 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.810 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.841 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.921 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    0.993 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.094 | 
     | fifo_core_2_1/mem_reg_3__11_       | E ^          | EDFQD1   | 0.009 |   1.084 |    1.103 | 
     +-------------------------------------------------------------------------------------------+ 
Path 352: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__10_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__10_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.090
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.103
- Arrival Time                  1.084
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.272 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.444 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.495 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.526 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.615 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.639 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.721 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.810 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.841 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.921 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    0.993 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.094 | 
     | fifo_core_2_1/mem_reg_3__10_       | E ^          | EDFQD1   | 0.009 |   1.084 |    1.103 | 
     +-------------------------------------------------------------------------------------------+ 
Path 353: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__1_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__1_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.197
- Setup                         0.019
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.127
- Arrival Time                  1.109
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.218 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.388 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.441 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.466 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.547 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.650 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.751 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.789 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.846 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.953 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.031 | 
     | fifo_core_1_2/U184                 | B1 ^ -> Z ^  | OA22D0   | 0.097 |   1.109 |    1.127 | 
     | fifo_core_1_2/mem_reg_5__1_        | D ^          | DFQD1    | 0.000 |   1.109 |    1.127 | 
     +-------------------------------------------------------------------------------------------+ 
Path 354: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_16_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_16_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_3_/Q   (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.011
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.138
- Arrival Time                  1.119
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_3_   | CP ^         |         |       |   0.202 |    0.221 | 
     | fifo_core_2_1/rd_ptr_reg_3_   | CP ^ -> Q ^  | DFCNQD1 | 0.208 |   0.409 |    0.428 | 
     | fifo_core_2_1/U15             | A1 ^ -> Z v  | XOR2D0  | 0.116 |   0.525 |    0.544 | 
     | fifo_core_2_1/U53             | B v -> ZN ^  | AOI21D1 | 0.095 |   0.620 |    0.639 | 
     | fifo_core_2_1/U52             | A3 ^ -> ZN v | AOI31D4 | 0.072 |   0.693 |    0.712 | 
     | fifo_core_2_1/U13             | A1 v -> ZN ^ | CKND2D3 | 0.054 |   0.747 |    0.766 | 
     | fifo_core_2_1/U29             | A1 ^ -> ZN v | NR3D0   | 0.060 |   0.807 |    0.826 | 
     | fifo_core_2_1/FE_OFC77_n98    | I v -> Z v   | BUFFD6  | 0.084 |   0.891 |    0.911 | 
     | fifo_core_2_1/U116            | A1 v -> ZN ^ | AOI22D0 | 0.098 |   0.989 |    1.008 | 
     | fifo_core_2_1/U114            | A4 ^ -> ZN v | ND4D0   | 0.130 |   1.119 |    1.138 | 
     | fifo_core_2_1/rd_data_reg_16_ | D v          | DFCNQD1 | 0.000 |   1.119 |    1.138 | 
     +-------------------------------------------------------------------------------------+ 
Path 355: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__6_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__6_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.100
- Arrival Time                  1.081
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.273 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.444 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.495 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.526 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.616 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.640 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.721 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.811 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.842 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.922 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    0.994 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.095 | 
     | fifo_core_2_1/mem_reg_3__6_        | E ^          | EDFQD1   | 0.005 |   1.081 |    1.100 | 
     +-------------------------------------------------------------------------------------------+ 
Path 356: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__5_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__5_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.100
- Arrival Time                  1.080
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.273 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.445 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.496 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.527 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.617 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.640 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.722 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.811 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.843 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.923 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    0.994 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.095 | 
     | fifo_core_2_1/mem_reg_3__5_        | E ^          | EDFQD1   | 0.005 |   1.080 |    1.100 | 
     +-------------------------------------------------------------------------------------------+ 
Path 357: MET Setup Check with Pin fifo_core_2_1/mem_reg_2__18_/CP 
Endpoint:   fifo_core_2_1/mem_reg_2__18_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[18]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.248
- Setup                         0.009
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.189
- Arrival Time                  1.169
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |   Cell   | Delay | Arrival | Required | 
     |                              |                        |          |       |  Time   |   Time   | 
     |------------------------------+------------------------+----------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |          |       |   0.259 |    0.279 | 
     | core_instance_2              | clk ^ -> sum_out[18] ^ | core     | 0.682 |   0.941 |    0.961 | 
     | FE_OFC57_core_2_sum_out_18_  | I ^ -> Z ^             | CKBD2    | 0.152 |   1.093 |    1.113 | 
     | fifo_core_2_1/U150           | I1 ^ -> Z ^            | CKMUX2D1 | 0.076 |   1.169 |    1.189 | 
     | fifo_core_2_1/mem_reg_2__18_ | D ^                    | DFQD1    | 0.000 |   1.169 |    1.189 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 358: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__4_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__4_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.197
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.129
- Arrival Time                  1.109
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.220 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.389 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.442 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.468 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.548 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.652 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.753 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.791 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.848 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.954 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.032 | 
     | fifo_core_1_2/U187                 | B1 ^ -> Z ^  | OA22D0   | 0.096 |   1.109 |    1.129 | 
     | fifo_core_1_2/mem_reg_5__4_        | D ^          | DFQD1    | 0.000 |   1.109 |    1.129 | 
     +-------------------------------------------------------------------------------------------+ 
Path 359: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__2_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__2_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.019
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.129
- Arrival Time                  1.109
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.220 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.390 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.443 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.468 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.549 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.652 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.753 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.791 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.848 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.955 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.033 | 
     | fifo_core_1_2/U185                 | B1 ^ -> Z ^  | OA22D0   | 0.096 |   1.109 |    1.129 | 
     | fifo_core_1_2/mem_reg_5__2_        | D ^          | DFQD1    | 0.000 |   1.109 |    1.129 | 
     +-------------------------------------------------------------------------------------------+ 
Path 360: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__9_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__9_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.201
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.133
- Arrival Time                  1.111
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.221 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.390 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.443 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.469 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.549 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.653 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.754 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.792 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.849 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.955 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.033 | 
     | fifo_core_1_2/U231                 | B1 ^ -> Z ^  | OA22D0   | 0.099 |   1.111 |    1.133 | 
     | fifo_core_1_2/mem_reg_5__9_        | D ^          | DFQD1    | 0.000 |   1.111 |    1.133 | 
     +-------------------------------------------------------------------------------------------+ 
Path 361: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__15_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__15_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.133
- Arrival Time                  1.111
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.221 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.390 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.443 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.469 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.549 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.653 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.754 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.792 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.849 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.955 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.034 | 
     | fifo_core_1_2/U242                 | B1 ^ -> Z ^  | OA22D0   | 0.099 |   1.111 |    1.133 | 
     | fifo_core_1_2/mem_reg_5__15_       | D ^          | DFQD1    | 0.000 |   1.111 |    1.133 | 
     +-------------------------------------------------------------------------------------------+ 
Path 362: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__6_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__6_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.198
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.130
- Arrival Time                  1.109
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.221 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.391 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.443 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.469 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.549 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.653 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.754 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.792 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.849 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.955 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.034 | 
     | fifo_core_1_2/U189                 | B1 ^ -> Z ^  | OA22D0   | 0.096 |   1.109 |    1.130 | 
     | fifo_core_1_2/mem_reg_5__6_        | D ^          | DFQD1    | 0.000 |   1.109 |    1.130 | 
     +-------------------------------------------------------------------------------------------+ 
Path 363: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__7_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__7_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.197
- Setup                         0.017
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.129
- Arrival Time                  1.108
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.221 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.391 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.443 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.469 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.550 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.653 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.754 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.792 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.849 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.955 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.034 | 
     | fifo_core_1_2/U190                 | B1 ^ -> Z ^  | OA22D0   | 0.096 |   1.108 |    1.129 | 
     | fifo_core_1_2/mem_reg_5__7_        | D ^          | DFQD1    | 0.000 |   1.108 |    1.129 | 
     +-------------------------------------------------------------------------------------------+ 
Path 364: MET Setup Check with Pin fifo_core_1_2/rd_data_reg_18_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_18_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.246
- Setup                         0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.195
- Arrival Time                  1.173
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^         |         |       |   0.250 |    0.271 | 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1  | 0.182 |   0.431 |    0.453 | 
     | fifo_core_1_2/FE_RC_58_0      | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.498 |    0.519 | 
     | fifo_core_1_2/FE_RC_57_0      | A1 ^ -> ZN ^ | IND2D2  | 0.067 |   0.565 |    0.587 | 
     | fifo_core_1_2/FE_RC_50_0      | A1 ^ -> ZN v | AOI22D2 | 0.035 |   0.600 |    0.622 | 
     | fifo_core_1_2/FE_RC_24_0      | A1 v -> ZN ^ | OAI21D2 | 0.057 |   0.657 |    0.679 | 
     | fifo_core_1_2/FE_RC_29_0      | A2 ^ -> ZN v | AOI31D4 | 0.063 |   0.721 |    0.742 | 
     | fifo_core_1_2/FE_OFC163_n229  | I v -> ZN ^  | INVD2   | 0.033 |   0.753 |    0.775 | 
     | fifo_core_1_2/U63             | A1 ^ -> ZN v | NR2D2   | 0.026 |   0.780 |    0.801 | 
     | fifo_core_1_2/U25             | I v -> ZN ^  | CKND3   | 0.038 |   0.817 |    0.839 | 
     | fifo_core_1_2/U5              | A1 ^ -> ZN v | NR2D2   | 0.025 |   0.843 |    0.864 | 
     | fifo_core_1_2/FE_OFC71_n9     | I v -> Z v   | CKBD8   | 0.068 |   0.911 |    0.933 | 
     | fifo_core_1_2/U129            | A1 v -> ZN ^ | AOI22D0 | 0.150 |   1.061 |    1.082 | 
     | fifo_core_1_2/U128            | A3 ^ -> ZN v | ND4D1   | 0.112 |   1.173 |    1.195 | 
     | fifo_core_1_2/rd_data_reg_18_ | D v          | DFCNQD2 | 0.000 |   1.173 |    1.195 | 
     +-------------------------------------------------------------------------------------+ 
Path 365: MET Setup Check with Pin fifo_core_2_1/mem_reg_5__9_/CP 
Endpoint:   fifo_core_2_1/mem_reg_5__9_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[9]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.247
- Setup                         0.013
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.184
- Arrival Time                  1.162
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |          Arc          |  Cell  | Delay | Arrival | Required | 
     |                             |                       |        |       |  Time   |   Time   | 
     |-----------------------------+-----------------------+--------+-------+---------+----------| 
     | core_instance_2             | clk ^                 |        |       |   0.259 |    0.281 | 
     | core_instance_2             | clk ^ -> sum_out[9] ^ | core   | 0.623 |   0.883 |    0.905 | 
     | FE_OFC64_core_2_sum_out_9_  | I ^ -> Z ^            | BUFFD2 | 0.158 |   1.040 |    1.062 | 
     | fifo_core_2_1/U186          | A2 ^ -> Z ^           | OA22D0 | 0.122 |   1.162 |    1.184 | 
     | fifo_core_2_1/mem_reg_5__9_ | D ^                   | DFQD1  | 0.000 |   1.162 |    1.184 | 
     +-------------------------------------------------------------------------------------------+ 
Path 366: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__12_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__12_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.017
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.133
- Arrival Time                  1.111
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.222 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.392 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.444 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.470 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.551 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.654 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.755 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.793 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.850 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.956 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.035 | 
     | fifo_core_1_2/U230                 | B1 ^ -> Z ^  | OA22D0   | 0.098 |   1.111 |    1.133 | 
     | fifo_core_1_2/mem_reg_5__12_       | D ^          | DFQD1    | 0.000 |   1.111 |    1.133 | 
     +-------------------------------------------------------------------------------------------+ 
Path 367: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_23_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_23_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.025
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.125
- Arrival Time                  1.103
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^         |          |       |   0.202 |    0.224 | 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1   | 0.177 |   0.379 |    0.402 | 
     | fifo_core_2_1/FE_RC_33_0      | B2 v -> ZN v | MOAI22D1 | 0.087 |   0.466 |    0.489 | 
     | fifo_core_2_1/U255            | I1 v -> ZN ^ | MUX2ND0  | 0.076 |   0.542 |    0.565 | 
     | fifo_core_2_1/U54             | A1 ^ -> ZN v | OAI21D1  | 0.066 |   0.608 |    0.630 | 
     | fifo_core_2_1/U52             | A1 v -> ZN ^ | AOI31D4  | 0.058 |   0.666 |    0.688 | 
     | fifo_core_2_1/U13             | A1 ^ -> ZN v | CKND2D3  | 0.056 |   0.722 |    0.744 | 
     | fifo_core_2_1/U262            | A1 v -> ZN ^ | NR3D0    | 0.103 |   0.824 |    0.847 | 
     | fifo_core_2_1/FE_OFC131_n235  | I ^ -> ZN v  | CKND1    | 0.065 |   0.889 |    0.911 | 
     | fifo_core_2_1/FE_OFC132_n235  | I v -> ZN ^  | INVD4    | 0.079 |   0.968 |    0.990 | 
     | fifo_core_2_1/U50             | A1 ^ -> ZN v | AOI21D0  | 0.088 |   1.056 |    1.079 | 
     | fifo_core_2_1/U139            | A1 v -> ZN ^ | ND4D1    | 0.046 |   1.103 |    1.125 | 
     | fifo_core_2_1/rd_data_reg_23_ | D ^          | DFCNQD1  | 0.000 |   1.103 |    1.125 | 
     +--------------------------------------------------------------------------------------+ 
Path 368: MET Setup Check with Pin fifo_core_2_1/mem_reg_4__0_/CP 
Endpoint:   fifo_core_2_1/mem_reg_4__0_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.246
- Setup                         0.014
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.181
- Arrival Time                  1.158
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.276 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.448 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.499 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.530 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.620 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.643 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.725 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.815 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.863 | 
     | fifo_core_2_1/U10                  | A2 v -> ZN ^ | NR2XD2   | 0.072 |   0.911 |    0.934 | 
     | fifo_core_2_1/U18                  | A1 ^ -> Z ^  | AN2D8    | 0.102 |   1.013 |    1.036 | 
     | fifo_core_2_1/FE_OFC161_n74        | I ^ -> ZN v  | INVD12   | 0.049 |   1.063 |    1.086 | 
     | fifo_core_2_1/U57                  | S v -> Z ^   | CKMUX2D0 | 0.096 |   1.158 |    1.181 | 
     | fifo_core_2_1/mem_reg_4__0_        | D ^          | DFQD1    | 0.000 |   1.158 |    1.181 | 
     +-------------------------------------------------------------------------------------------+ 
Path 369: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__17_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__17_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.201
- Setup                         0.016
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.135
- Arrival Time                  1.112
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.223 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.392 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.445 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.471 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.551 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.654 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.756 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.794 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.850 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.957 | 
     | fifo_core_1_2/FE_OFC178_n142       | I v -> ZN ^  | CKND3    | 0.082 |   1.016 |    1.039 | 
     | fifo_core_1_2/U246                 | B1 ^ -> Z ^  | OA22D0   | 0.096 |   1.112 |    1.135 | 
     | fifo_core_1_2/mem_reg_5__17_       | D ^          | DFQD1    | 0.000 |   1.112 |    1.135 | 
     +-------------------------------------------------------------------------------------------+ 
Path 370: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__5_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__5_/E (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_2_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.240
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.108
- Arrival Time                  1.085
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^         |           |       |   0.254 |    0.277 | 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.275 |   0.529 |    0.552 | 
     | fifo_core_2_1/U241           | I ^ -> ZN v  | INVD2     | 0.076 |   0.605 |    0.628 | 
     | fifo_core_2_1/FE_RC_11_0     | C v -> ZN ^  | AOI211XD1 | 0.079 |   0.684 |    0.707 | 
     | fifo_core_2_1/U244           | I1 ^ -> ZN v | MUX2ND0   | 0.052 |   0.735 |    0.758 | 
     | fifo_core_2_1/U56            | A2 v -> Z v  | OA21D4    | 0.095 |   0.830 |    0.853 | 
     | fifo_core_2_1/U12            | A1 v -> ZN ^ | CKND2D2   | 0.032 |   0.862 |    0.885 | 
     | fifo_core_2_1/U259           | I ^ -> ZN v  | CKND1     | 0.033 |   0.896 |    0.919 | 
     | fifo_core_2_1/U294           | A2 v -> ZN ^ | CKND2D2   | 0.044 |   0.939 |    0.962 | 
     | fifo_core_2_1/U295           | A2 ^ -> ZN v | NR2XD1    | 0.038 |   0.977 |    1.000 | 
     | fifo_core_2_1/FE_OFC136_n350 | I v -> ZN ^  | CKND2     | 0.036 |   1.014 |    1.037 | 
     | fifo_core_2_1/FE_OFC137_n350 | I ^ -> ZN v  | CKND6     | 0.060 |   1.074 |    1.097 | 
     | fifo_core_2_1/mem_reg_7__5_  | E v          | EDFQD1    | 0.011 |   1.085 |    1.108 | 
     +--------------------------------------------------------------------------------------+ 
Path 371: MET Setup Check with Pin fifo_core_2_1/mem_reg_4__10_/CP 
Endpoint:   fifo_core_2_1/mem_reg_4__10_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[10]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.240
- Setup                         0.015
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.175
- Arrival Time                  1.151
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.283 | 
     | core_instance_2              | clk ^ -> sum_out[10] ^ | core   | 0.631 |   0.890 |    0.914 | 
     | FE_OFC63_core_2_sum_out_10_  | I ^ -> Z ^             | CKBD2  | 0.147 |   1.037 |    1.061 | 
     | fifo_core_2_1/U248           | A2 ^ -> Z ^            | OA22D0 | 0.114 |   1.151 |    1.175 | 
     | fifo_core_2_1/mem_reg_4__10_ | D ^                    | DFQD1  | 0.000 |   1.151 |    1.175 | 
     +---------------------------------------------------------------------------------------------+ 
Path 372: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__7_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__7_/E (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_2_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.108
- Arrival Time                  1.085
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^         |           |       |   0.254 |    0.277 | 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.275 |   0.529 |    0.553 | 
     | fifo_core_2_1/U241           | I ^ -> ZN v  | INVD2     | 0.076 |   0.605 |    0.629 | 
     | fifo_core_2_1/FE_RC_11_0     | C v -> ZN ^  | AOI211XD1 | 0.079 |   0.684 |    0.707 | 
     | fifo_core_2_1/U244           | I1 ^ -> ZN v | MUX2ND0   | 0.052 |   0.735 |    0.759 | 
     | fifo_core_2_1/U56            | A2 v -> Z v  | OA21D4    | 0.095 |   0.830 |    0.854 | 
     | fifo_core_2_1/U12            | A1 v -> ZN ^ | CKND2D2   | 0.032 |   0.862 |    0.886 | 
     | fifo_core_2_1/U259           | I ^ -> ZN v  | CKND1     | 0.033 |   0.896 |    0.919 | 
     | fifo_core_2_1/U294           | A2 v -> ZN ^ | CKND2D2   | 0.044 |   0.939 |    0.963 | 
     | fifo_core_2_1/U295           | A2 ^ -> ZN v | NR2XD1    | 0.038 |   0.977 |    1.001 | 
     | fifo_core_2_1/FE_OFC136_n350 | I v -> ZN ^  | CKND2     | 0.036 |   1.014 |    1.037 | 
     | fifo_core_2_1/FE_OFC137_n350 | I ^ -> ZN v  | CKND6     | 0.060 |   1.074 |    1.097 | 
     | fifo_core_2_1/mem_reg_7__7_  | E v          | EDFQD1    | 0.011 |   1.085 |    1.108 | 
     +--------------------------------------------------------------------------------------+ 
Path 373: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_5_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_5_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.006
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.145
- Arrival Time                  1.121
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^         |          |       |   0.202 |    0.226 | 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1   | 0.177 |   0.379 |    0.403 | 
     | fifo_core_2_1/FE_RC_33_0      | B2 v -> ZN v | MOAI22D1 | 0.087 |   0.466 |    0.490 | 
     | fifo_core_2_1/U255            | I1 v -> ZN ^ | MUX2ND0  | 0.076 |   0.542 |    0.566 | 
     | fifo_core_2_1/U54             | A1 ^ -> ZN v | OAI21D1  | 0.066 |   0.608 |    0.632 | 
     | fifo_core_2_1/U52             | A1 v -> ZN ^ | AOI31D4  | 0.058 |   0.666 |    0.689 | 
     | fifo_core_2_1/FE_OCPC188_n253 | I ^ -> Z ^   | CKBD2    | 0.068 |   0.734 |    0.757 | 
     | fifo_core_2_1/FE_OFC175_n253  | I ^ -> ZN v  | INVD3    | 0.060 |   0.794 |    0.818 | 
     | fifo_core_2_1/U278            | B2 v -> Z v  | AO22D0   | 0.135 |   0.929 |    0.953 | 
     | fifo_core_2_1/U24             | B v -> ZN ^  | AOI21D0  | 0.102 |   1.031 |    1.055 | 
     | fifo_core_2_1/U72             | A1 ^ -> ZN v | ND4D1    | 0.090 |   1.121 |    1.144 | 
     | fifo_core_2_1/rd_data_reg_5_  | D v          | DFCNQD1  | 0.000 |   1.121 |    1.145 | 
     +--------------------------------------------------------------------------------------+ 
Path 374: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_4_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_4_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.201
- Setup                         0.006
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.145
- Arrival Time                  1.121
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^         |          |       |   0.202 |    0.226 | 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1   | 0.177 |   0.379 |    0.403 | 
     | fifo_core_2_1/FE_RC_33_0      | B2 v -> ZN v | MOAI22D1 | 0.087 |   0.466 |    0.490 | 
     | fifo_core_2_1/U255            | I1 v -> ZN ^ | MUX2ND0  | 0.076 |   0.542 |    0.566 | 
     | fifo_core_2_1/U54             | A1 ^ -> ZN v | OAI21D1  | 0.066 |   0.608 |    0.632 | 
     | fifo_core_2_1/U52             | A1 v -> ZN ^ | AOI31D4  | 0.058 |   0.666 |    0.690 | 
     | fifo_core_2_1/FE_OCPC188_n253 | I ^ -> Z ^   | CKBD2    | 0.068 |   0.734 |    0.757 | 
     | fifo_core_2_1/FE_OFC175_n253  | I ^ -> ZN v  | INVD3    | 0.060 |   0.794 |    0.818 | 
     | fifo_core_2_1/U270            | B2 v -> Z v  | AO22D0   | 0.131 |   0.925 |    0.949 | 
     | fifo_core_2_1/U23             | B v -> ZN ^  | AOI21D1  | 0.104 |   1.028 |    1.052 | 
     | fifo_core_2_1/U232            | A1 ^ -> ZN v | ND4D2    | 0.092 |   1.121 |    1.145 | 
     | fifo_core_2_1/rd_data_reg_4_  | D v          | DFCNQD1  | 0.000 |   1.121 |    1.145 | 
     +--------------------------------------------------------------------------------------+ 
Path 375: MET Setup Check with Pin fifo_core_1_2/mem_reg_4__19_/CP 
Endpoint:   fifo_core_1_2/mem_reg_4__19_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_2_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.201
- Setup                         0.021
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.130
- Arrival Time                  1.107
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_2_  | CP ^         |           |       |   0.200 |    0.224 | 
     | fifo_core_1_2/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.284 |   0.484 |    0.508 | 
     | fifo_core_1_2/U220           | I ^ -> ZN v  | INVD4     | 0.065 |   0.549 |    0.573 | 
     | fifo_core_1_2/FE_RC_0_0      | C v -> ZN ^  | AOI211XD1 | 0.081 |   0.630 |    0.654 | 
     | fifo_core_1_2/FE_RC_3_0      | B1 ^ -> ZN v | AOI22D2   | 0.051 |   0.681 |    0.705 | 
     | fifo_core_1_2/U224           | A2 v -> Z v  | OA21D4    | 0.096 |   0.777 |    0.801 | 
     | fifo_core_1_2/U57            | A1 v -> ZN ^ | ND3D8     | 0.026 |   0.803 |    0.827 | 
     | fifo_core_1_2/U22            | A2 ^ -> ZN v | NR2XD3    | 0.051 |   0.854 |    0.878 | 
     | fifo_core_1_2/U16            | A1 v -> Z v  | AN2D8     | 0.089 |   0.943 |    0.967 | 
     | fifo_core_1_2/FE_OFC182_n225 | I v -> ZN ^  | INVD1     | 0.070 |   1.013 |    1.037 | 
     | fifo_core_1_2/U199           | A1 ^ -> Z ^  | OA22D0    | 0.093 |   1.107 |    1.130 | 
     | fifo_core_1_2/mem_reg_4__19_ | D ^          | DFQD1     | 0.000 |   1.107 |    1.130 | 
     +--------------------------------------------------------------------------------------+ 
Path 376: MET Setup Check with Pin fifo_core_1_2/rd_data_reg_0_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_0_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.242
- Setup                         0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.191
- Arrival Time                  1.167
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_ptr_reg_0_  | CP ^         |         |       |   0.250 |    0.274 | 
     | fifo_core_1_2/rd_ptr_reg_0_  | CP ^ -> Q v  | DFCND1  | 0.182 |   0.431 |    0.456 | 
     | fifo_core_1_2/FE_RC_58_0     | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.498 |    0.522 | 
     | fifo_core_1_2/FE_RC_57_0     | A1 ^ -> ZN ^ | IND2D2  | 0.067 |   0.565 |    0.589 | 
     | fifo_core_1_2/FE_RC_50_0     | A1 ^ -> ZN v | AOI22D2 | 0.035 |   0.600 |    0.624 | 
     | fifo_core_1_2/FE_RC_24_0     | A1 v -> ZN ^ | OAI21D2 | 0.057 |   0.657 |    0.681 | 
     | fifo_core_1_2/FE_RC_29_0     | A2 ^ -> ZN v | AOI31D4 | 0.063 |   0.721 |    0.745 | 
     | fifo_core_1_2/U26            | A1 v -> ZN ^ | ND2D3   | 0.040 |   0.761 |    0.785 | 
     | fifo_core_1_2/U267           | A1 ^ -> ZN v | NR2D2   | 0.023 |   0.783 |    0.808 | 
     | fifo_core_1_2/FE_OFC126_n212 | I v -> Z v   | BUFFD8  | 0.075 |   0.858 |    0.882 | 
     | fifo_core_1_2/U291           | A1 v -> Z v  | AO22D0  | 0.109 |   0.967 |    0.991 | 
     | fifo_core_1_2/U54            | B v -> ZN ^  | AOI21D0 | 0.102 |   1.069 |    1.093 | 
     | fifo_core_1_2/U150           | A1 ^ -> ZN v | ND4D1   | 0.098 |   1.167 |    1.191 | 
     | fifo_core_1_2/rd_data_reg_0_ | D v          | DFCNQD1 | 0.000 |   1.167 |    1.191 | 
     +------------------------------------------------------------------------------------+ 
Path 377: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__6_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__6_/E (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_2_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.109
- Arrival Time                  1.085
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^         |           |       |   0.254 |    0.278 | 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.275 |   0.529 |    0.553 | 
     | fifo_core_2_1/U241           | I ^ -> ZN v  | INVD2     | 0.076 |   0.605 |    0.629 | 
     | fifo_core_2_1/FE_RC_11_0     | C v -> ZN ^  | AOI211XD1 | 0.079 |   0.684 |    0.708 | 
     | fifo_core_2_1/U244           | I1 ^ -> ZN v | MUX2ND0   | 0.052 |   0.735 |    0.759 | 
     | fifo_core_2_1/U56            | A2 v -> Z v  | OA21D4    | 0.095 |   0.830 |    0.854 | 
     | fifo_core_2_1/U12            | A1 v -> ZN ^ | CKND2D2   | 0.032 |   0.862 |    0.886 | 
     | fifo_core_2_1/U259           | I ^ -> ZN v  | CKND1     | 0.033 |   0.896 |    0.920 | 
     | fifo_core_2_1/U294           | A2 v -> ZN ^ | CKND2D2   | 0.044 |   0.939 |    0.963 | 
     | fifo_core_2_1/U295           | A2 ^ -> ZN v | NR2XD1    | 0.038 |   0.977 |    1.001 | 
     | fifo_core_2_1/FE_OFC136_n350 | I v -> ZN ^  | CKND2     | 0.036 |   1.014 |    1.038 | 
     | fifo_core_2_1/FE_OFC137_n350 | I ^ -> ZN v  | CKND6     | 0.060 |   1.074 |    1.098 | 
     | fifo_core_2_1/mem_reg_7__6_  | E v          | EDFQD1    | 0.011 |   1.085 |    1.109 | 
     +--------------------------------------------------------------------------------------+ 
Path 378: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__8_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__8_/E (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_2_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.109
- Arrival Time                  1.085
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^         |           |       |   0.254 |    0.278 | 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.275 |   0.529 |    0.553 | 
     | fifo_core_2_1/U241           | I ^ -> ZN v  | INVD2     | 0.076 |   0.605 |    0.629 | 
     | fifo_core_2_1/FE_RC_11_0     | C v -> ZN ^  | AOI211XD1 | 0.079 |   0.684 |    0.708 | 
     | fifo_core_2_1/U244           | I1 ^ -> ZN v | MUX2ND0   | 0.052 |   0.735 |    0.760 | 
     | fifo_core_2_1/U56            | A2 v -> Z v  | OA21D4    | 0.095 |   0.830 |    0.854 | 
     | fifo_core_2_1/U12            | A1 v -> ZN ^ | CKND2D2   | 0.032 |   0.862 |    0.887 | 
     | fifo_core_2_1/U259           | I ^ -> ZN v  | CKND1     | 0.033 |   0.896 |    0.920 | 
     | fifo_core_2_1/U294           | A2 v -> ZN ^ | CKND2D2   | 0.044 |   0.939 |    0.963 | 
     | fifo_core_2_1/U295           | A2 ^ -> ZN v | NR2XD1    | 0.038 |   0.977 |    1.001 | 
     | fifo_core_2_1/FE_OFC136_n350 | I v -> ZN ^  | CKND2     | 0.036 |   1.014 |    1.038 | 
     | fifo_core_2_1/FE_OFC137_n350 | I ^ -> ZN v  | CKND6     | 0.060 |   1.074 |    1.098 | 
     | fifo_core_2_1/mem_reg_7__8_  | E v          | EDFQD1    | 0.011 |   1.085 |    1.109 | 
     +--------------------------------------------------------------------------------------+ 
Path 379: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_22_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_22_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.025
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.125
- Arrival Time                  1.101
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^         |          |       |   0.202 |    0.226 | 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1   | 0.177 |   0.379 |    0.404 | 
     | fifo_core_2_1/FE_RC_33_0      | B2 v -> ZN v | MOAI22D1 | 0.087 |   0.466 |    0.491 | 
     | fifo_core_2_1/U255            | I1 v -> ZN ^ | MUX2ND0  | 0.076 |   0.542 |    0.567 | 
     | fifo_core_2_1/U54             | A1 ^ -> ZN v | OAI21D1  | 0.066 |   0.608 |    0.632 | 
     | fifo_core_2_1/U52             | A1 v -> ZN ^ | AOI31D4  | 0.058 |   0.666 |    0.690 | 
     | fifo_core_2_1/FE_RC_73_0      | A1 ^ -> ZN ^ | INR2D2   | 0.109 |   0.775 |    0.800 | 
     | fifo_core_2_1/U231            | I ^ -> ZN v  | CKND3    | 0.059 |   0.834 |    0.859 | 
     | fifo_core_2_1/U266            | A1 v -> ZN ^ | NR2D8    | 0.091 |   0.926 |    0.950 | 
     | fifo_core_2_1/U138            | B2 ^ -> ZN v | AOI22D0  | 0.117 |   1.042 |    1.067 | 
     | fifo_core_2_1/U135            | A4 v -> ZN ^ | ND4D1    | 0.058 |   1.101 |    1.125 | 
     | fifo_core_2_1/rd_data_reg_22_ | D ^          | DFCNQD1  | 0.000 |   1.101 |    1.125 | 
     +--------------------------------------------------------------------------------------+ 
Path 380: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__4_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__4_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.090
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.103
- Arrival Time                  1.078
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.279 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.450 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.501 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.532 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.622 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.646 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.727 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.817 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.848 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.928 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    0.999 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.100 | 
     | fifo_core_2_1/mem_reg_3__4_        | E ^          | EDFQD1   | 0.003 |   1.078 |    1.103 | 
     +-------------------------------------------------------------------------------------------+ 
Path 381: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__2_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__2_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.090
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.103
- Arrival Time                  1.078
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.279 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.450 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.501 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.532 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.622 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.646 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.727 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.817 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.848 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.928 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    0.999 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.100 | 
     | fifo_core_2_1/mem_reg_3__2_        | E ^          | EDFQD1   | 0.003 |   1.078 |    1.103 | 
     +-------------------------------------------------------------------------------------------+ 
Path 382: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__14_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__14_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.248
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.109
- Arrival Time                  1.084
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.279 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.450 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.501 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.532 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.622 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.646 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.727 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.817 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.848 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.928 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    0.999 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.100 | 
     | fifo_core_2_1/mem_reg_3__14_       | E ^          | EDFQD1   | 0.008 |   1.084 |    1.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 383: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__8_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__8_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.017
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.133
- Arrival Time                  1.108
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.225 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.394 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.447 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.473 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.553 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.656 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.758 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.796 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.852 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.959 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.037 | 
     | fifo_core_1_2/U191                 | B1 ^ -> Z ^  | OA22D0   | 0.096 |   1.108 |    1.133 | 
     | fifo_core_1_2/mem_reg_5__8_        | D ^          | DFQD1    | 0.000 |   1.108 |    1.133 | 
     +-------------------------------------------------------------------------------------------+ 
Path 384: MET Setup Check with Pin fifo_core_2_1/mem_reg_4__13_/CP 
Endpoint:   fifo_core_2_1/mem_reg_4__13_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[13]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.246
- Setup                         0.013
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.183
- Arrival Time                  1.159
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.284 | 
     | core_instance_2              | clk ^ -> sum_out[13] ^ | core   | 0.657 |   0.917 |    0.942 | 
     | FE_OFC60_core_2_sum_out_13_  | I ^ -> Z ^             | CKBD3  | 0.142 |   1.058 |    1.083 | 
     | fifo_core_2_1/U210           | A2 ^ -> Z ^            | OA22D0 | 0.100 |   1.159 |    1.183 | 
     | fifo_core_2_1/mem_reg_4__13_ | D ^                    | DFQD1  | 0.000 |   1.159 |    1.183 | 
     +---------------------------------------------------------------------------------------------+ 
Path 385: MET Setup Check with Pin fifo_core_1_2/mem_reg_4__13_/CP 
Endpoint:   fifo_core_1_2/mem_reg_4__13_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_2_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.201
- Setup                         0.027
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.124
- Arrival Time                  1.099
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_2_  | CP ^         |           |       |   0.200 |    0.225 | 
     | fifo_core_1_2/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.284 |   0.484 |    0.509 | 
     | fifo_core_1_2/U220           | I ^ -> ZN v  | INVD4     | 0.065 |   0.549 |    0.574 | 
     | fifo_core_1_2/FE_RC_0_0      | C v -> ZN ^  | AOI211XD1 | 0.081 |   0.630 |    0.655 | 
     | fifo_core_1_2/FE_RC_3_0      | B1 ^ -> ZN v | AOI22D2   | 0.051 |   0.681 |    0.706 | 
     | fifo_core_1_2/U224           | A2 v -> Z v  | OA21D4    | 0.096 |   0.777 |    0.802 | 
     | fifo_core_1_2/U57            | A1 v -> ZN ^ | ND3D8     | 0.026 |   0.803 |    0.828 | 
     | fifo_core_1_2/U22            | A2 ^ -> ZN v | NR2XD3    | 0.051 |   0.854 |    0.879 | 
     | fifo_core_1_2/U16            | A1 v -> Z v  | AN2D8     | 0.089 |   0.943 |    0.968 | 
     | fifo_core_1_2/FE_OFC179_n225 | I v -> ZN ^  | CKND12    | 0.055 |   0.998 |    1.023 | 
     | fifo_core_1_2/FE_RC_35_0     | A2 ^ -> ZN v | NR2D0     | 0.034 |   1.032 |    1.057 | 
     | fifo_core_1_2/FE_RC_34_0     | A1 v -> ZN ^ | NR2D0     | 0.067 |   1.099 |    1.124 | 
     | fifo_core_1_2/mem_reg_4__13_ | D ^          | DFQD1     | 0.000 |   1.099 |    1.124 | 
     +--------------------------------------------------------------------------------------+ 
Path 386: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__15_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__15_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.248
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.109
- Arrival Time                  1.084
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.279 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.450 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.502 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.532 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.622 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.646 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.727 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.817 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.848 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.928 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.000 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.101 | 
     | fifo_core_2_1/mem_reg_3__15_       | E ^          | EDFQD1   | 0.008 |   1.084 |    1.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 387: MET Setup Check with Pin fifo_core_1_2/mem_reg_4__0_/CP 
Endpoint:   fifo_core_1_2/mem_reg_4__0_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.020
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.129
- Arrival Time                  1.104
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.225 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.394 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.447 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.473 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.553 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.657 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.758 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.796 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.853 | 
     | fifo_core_1_2/U16                  | A1 ^ -> Z ^  | AN2D8    | 0.120 |   0.948 |    0.973 | 
     | fifo_core_1_2/FE_OFC179_n225       | I ^ -> ZN v  | CKND12   | 0.058 |   1.006 |    1.031 | 
     | fifo_core_1_2/U64                  | S v -> Z ^   | CKMUX2D0 | 0.099 |   1.104 |    1.129 | 
     | fifo_core_1_2/mem_reg_4__0_        | D ^          | DFQD1    | 0.000 |   1.104 |    1.129 | 
     +-------------------------------------------------------------------------------------------+ 
Path 388: MET Setup Check with Pin fifo_core_1_2/mem_reg_4__10_/CP 
Endpoint:   fifo_core_1_2/mem_reg_4__10_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_2_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.202
- Setup                         0.027
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.124
- Arrival Time                  1.099
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_2_  | CP ^         |           |       |   0.200 |    0.225 | 
     | fifo_core_1_2/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.284 |   0.484 |    0.509 | 
     | fifo_core_1_2/U220           | I ^ -> ZN v  | INVD4     | 0.065 |   0.549 |    0.574 | 
     | fifo_core_1_2/FE_RC_0_0      | C v -> ZN ^  | AOI211XD1 | 0.081 |   0.630 |    0.655 | 
     | fifo_core_1_2/FE_RC_3_0      | B1 ^ -> ZN v | AOI22D2   | 0.051 |   0.681 |    0.706 | 
     | fifo_core_1_2/U224           | A2 v -> Z v  | OA21D4    | 0.096 |   0.777 |    0.802 | 
     | fifo_core_1_2/U57            | A1 v -> ZN ^ | ND3D8     | 0.026 |   0.803 |    0.829 | 
     | fifo_core_1_2/U22            | A2 ^ -> ZN v | NR2XD3    | 0.051 |   0.854 |    0.880 | 
     | fifo_core_1_2/U16            | A1 v -> Z v  | AN2D8     | 0.089 |   0.943 |    0.968 | 
     | fifo_core_1_2/FE_OFC179_n225 | I v -> ZN ^  | CKND12    | 0.055 |   0.998 |    1.023 | 
     | fifo_core_1_2/FE_RC_31_0     | A2 ^ -> ZN v | NR2D0     | 0.036 |   1.034 |    1.059 | 
     | fifo_core_1_2/FE_RC_30_0     | A1 v -> ZN ^ | NR2D0     | 0.065 |   1.099 |    1.124 | 
     | fifo_core_1_2/mem_reg_4__10_ | D ^          | DFQD1     | 0.000 |   1.099 |    1.124 | 
     +--------------------------------------------------------------------------------------+ 
Path 389: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_21_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_21_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_3_/Q   (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.011
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.139
- Arrival Time                  1.113
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_3_   | CP ^         |         |       |   0.202 |    0.227 | 
     | fifo_core_2_1/rd_ptr_reg_3_   | CP ^ -> Q ^  | DFCNQD1 | 0.208 |   0.409 |    0.435 | 
     | fifo_core_2_1/U15             | A1 ^ -> Z v  | XOR2D0  | 0.116 |   0.525 |    0.551 | 
     | fifo_core_2_1/U53             | B v -> ZN ^  | AOI21D1 | 0.095 |   0.620 |    0.646 | 
     | fifo_core_2_1/U52             | A3 ^ -> ZN v | AOI31D4 | 0.072 |   0.693 |    0.718 | 
     | fifo_core_2_1/U13             | A1 v -> ZN ^ | CKND2D3 | 0.054 |   0.747 |    0.773 | 
     | fifo_core_2_1/U29             | A1 ^ -> ZN v | NR3D0   | 0.060 |   0.807 |    0.833 | 
     | fifo_core_2_1/FE_OFC77_n98    | I v -> Z v   | BUFFD6  | 0.084 |   0.891 |    0.917 | 
     | fifo_core_2_1/U134            | A1 v -> ZN ^ | AOI22D1 | 0.093 |   0.985 |    1.011 | 
     | fifo_core_2_1/U131            | A4 ^ -> ZN v | ND4D0   | 0.128 |   1.113 |    1.139 | 
     | fifo_core_2_1/rd_data_reg_21_ | D v          | DFCNQD1 | 0.000 |   1.113 |    1.139 | 
     +-------------------------------------------------------------------------------------+ 
Path 390: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__13_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__13_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.110
- Arrival Time                  1.084
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.279 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.451 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.502 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.533 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.623 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.646 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.728 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.818 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.849 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.929 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.000 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.101 | 
     | fifo_core_2_1/mem_reg_3__13_       | E ^          | EDFQD1   | 0.009 |   1.084 |    1.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 391: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_0_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_0_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.201
- Setup                         0.006
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.145
- Arrival Time                  1.119
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^         |          |       |   0.202 |    0.228 | 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1   | 0.177 |   0.379 |    0.405 | 
     | fifo_core_2_1/FE_RC_33_0      | B2 v -> ZN v | MOAI22D1 | 0.087 |   0.466 |    0.492 | 
     | fifo_core_2_1/U255            | I1 v -> ZN ^ | MUX2ND0  | 0.076 |   0.542 |    0.568 | 
     | fifo_core_2_1/U54             | A1 ^ -> ZN v | OAI21D1  | 0.066 |   0.608 |    0.634 | 
     | fifo_core_2_1/U52             | A1 v -> ZN ^ | AOI31D4  | 0.058 |   0.666 |    0.692 | 
     | fifo_core_2_1/FE_OCPC188_n253 | I ^ -> Z ^   | CKBD2    | 0.068 |   0.734 |    0.760 | 
     | fifo_core_2_1/FE_OFC175_n253  | I ^ -> ZN v  | INVD3    | 0.060 |   0.794 |    0.820 | 
     | fifo_core_2_1/U286            | B2 v -> Z v  | AO22D0   | 0.122 |   0.915 |    0.942 | 
     | fifo_core_2_1/U31             | B v -> ZN ^  | AOI21D0  | 0.105 |   1.021 |    1.047 | 
     | fifo_core_2_1/FE_RC_49_0      | A2 ^ -> ZN v | ND4D1    | 0.098 |   1.119 |    1.145 | 
     | fifo_core_2_1/rd_data_reg_0_  | D v          | DFCNQD1  | 0.000 |   1.119 |    1.145 | 
     +--------------------------------------------------------------------------------------+ 
Path 392: MET Setup Check with Pin fifo_core_2_1/mem_reg_5__16_/CP 
Endpoint:   fifo_core_2_1/mem_reg_5__16_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[16]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.250
- Setup                         0.011
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.188
- Arrival Time                  1.162
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.285 | 
     | core_instance_2              | clk ^ -> sum_out[16] ^ | core   | 0.690 |   0.949 |    0.975 | 
     | FE_OFC58_core_2_sum_out_16_  | I ^ -> Z ^             | CKBD4  | 0.120 |   1.070 |    1.096 | 
     | fifo_core_2_1/U193           | A2 ^ -> Z ^            | OA22D0 | 0.093 |   1.162 |    1.188 | 
     | fifo_core_2_1/mem_reg_5__16_ | D ^                    | DFQD1  | 0.000 |   1.162 |    1.188 | 
     +---------------------------------------------------------------------------------------------+ 
Path 393: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__18_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__18_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.110
- Arrival Time                  1.084
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.451 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.533 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.623 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.728 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.818 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.849 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.929 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.001 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.102 | 
     | fifo_core_2_1/mem_reg_3__18_       | E ^          | EDFQD1   | 0.009 |   1.084 |    1.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 394: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__11_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__11_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.017
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.134
- Arrival Time                  1.108
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.226 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.395 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.448 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.474 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.554 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.658 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.759 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.797 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.854 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.960 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.038 | 
     | fifo_core_1_2/U234                 | B1 ^ -> Z ^  | OA22D0   | 0.095 |   1.108 |    1.134 | 
     | fifo_core_1_2/mem_reg_5__11_       | D ^          | DFQD1    | 0.000 |   1.108 |    1.134 | 
     +-------------------------------------------------------------------------------------------+ 
Path 395: MET Setup Check with Pin fifo_core_2_1/mem_reg_0__9_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__9_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.085
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.080
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.623 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.728 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.818 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.866 | 
     | fifo_core_2_1/U292                 | A3 v -> ZN ^ | NR3D0    | 0.090 |   0.930 |    0.956 | 
     | fifo_core_2_1/FE_OFC117_n244       | I ^ -> ZN v  | CKND1    | 0.064 |   0.993 |    1.019 | 
     | fifo_core_2_1/FE_OFC118_n244       | I v -> ZN ^  | CKND6    | 0.079 |   1.072 |    1.099 | 
     | fifo_core_2_1/mem_reg_0__9_        | E ^          | EDFQD1   | 0.007 |   1.080 |    1.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 396: MET Setup Check with Pin fifo_core_2_1/mem_reg_0__8_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__8_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.085
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.079
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.623 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.818 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.866 | 
     | fifo_core_2_1/U292                 | A3 v -> ZN ^ | NR3D0    | 0.090 |   0.929 |    0.956 | 
     | fifo_core_2_1/FE_OFC117_n244       | I ^ -> ZN v  | CKND1    | 0.064 |   0.993 |    1.019 | 
     | fifo_core_2_1/FE_OFC118_n244       | I v -> ZN ^  | CKND6    | 0.079 |   1.072 |    1.099 | 
     | fifo_core_2_1/mem_reg_0__8_        | E ^          | EDFQD1   | 0.007 |   1.079 |    1.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 397: MET Setup Check with Pin fifo_core_2_1/mem_reg_0__7_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__7_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.085
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.079
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.623 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.818 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.866 | 
     | fifo_core_2_1/U292                 | A3 v -> ZN ^ | NR3D0    | 0.090 |   0.929 |    0.956 | 
     | fifo_core_2_1/FE_OFC117_n244       | I ^ -> ZN v  | CKND1    | 0.064 |   0.993 |    1.019 | 
     | fifo_core_2_1/FE_OFC118_n244       | I v -> ZN ^  | CKND6    | 0.079 |   1.072 |    1.099 | 
     | fifo_core_2_1/mem_reg_0__7_        | E ^          | EDFQD1   | 0.007 |   1.079 |    1.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 398: MET Setup Check with Pin fifo_core_2_1/mem_reg_0__6_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__6_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.240
- Setup                         0.085
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.105
- Arrival Time                  1.078
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.623 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.818 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.866 | 
     | fifo_core_2_1/U292                 | A3 v -> ZN ^ | NR3D0    | 0.090 |   0.929 |    0.956 | 
     | fifo_core_2_1/FE_OFC117_n244       | I ^ -> ZN v  | CKND1    | 0.064 |   0.993 |    1.020 | 
     | fifo_core_2_1/FE_OFC118_n244       | I v -> ZN ^  | CKND6    | 0.079 |   1.072 |    1.099 | 
     | fifo_core_2_1/mem_reg_0__6_        | E ^          | EDFQD1   | 0.006 |   1.078 |    1.105 | 
     +-------------------------------------------------------------------------------------------+ 
Path 399: MET Setup Check with Pin fifo_core_2_1/mem_reg_0__3_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__3_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.242
- Setup                         0.085
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.080
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.623 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.818 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.866 | 
     | fifo_core_2_1/U292                 | A3 v -> ZN ^ | NR3D0    | 0.090 |   0.929 |    0.956 | 
     | fifo_core_2_1/FE_OFC117_n244       | I ^ -> ZN v  | CKND1    | 0.064 |   0.993 |    1.020 | 
     | fifo_core_2_1/FE_OFC118_n244       | I v -> ZN ^  | CKND6    | 0.079 |   1.072 |    1.099 | 
     | fifo_core_2_1/mem_reg_0__3_        | E ^          | EDFQD1   | 0.007 |   1.080 |    1.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 400: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__20_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__20_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.110
- Arrival Time                  1.084
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.818 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.849 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.930 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.001 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.102 | 
     | fifo_core_2_1/mem_reg_3__20_       | E ^          | EDFQD1   | 0.008 |   1.084 |    1.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 401: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__16_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__16_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.250
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.110
- Arrival Time                  1.084
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.818 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.849 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.930 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.001 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.102 | 
     | fifo_core_2_1/mem_reg_3__16_       | E ^          | EDFQD1   | 0.008 |   1.084 |    1.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 402: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__19_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__19_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.110
- Arrival Time                  1.083
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.818 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.849 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.930 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.001 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.102 | 
     | fifo_core_2_1/mem_reg_3__19_       | E ^          | EDFQD1   | 0.008 |   1.083 |    1.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 403: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_8_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_8_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_3_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.005
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.145
- Arrival Time                  1.119
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_3_  | CP ^         |         |       |   0.202 |    0.228 | 
     | fifo_core_2_1/rd_ptr_reg_3_  | CP ^ -> Q ^  | DFCNQD1 | 0.208 |   0.409 |    0.436 | 
     | fifo_core_2_1/U15            | A1 ^ -> Z v  | XOR2D0  | 0.116 |   0.525 |    0.552 | 
     | fifo_core_2_1/U53            | B v -> ZN ^  | AOI21D1 | 0.095 |   0.620 |    0.647 | 
     | fifo_core_2_1/U52            | A3 ^ -> ZN v | AOI31D4 | 0.072 |   0.693 |    0.719 | 
     | fifo_core_2_1/FE_RC_73_0     | A1 v -> ZN v | INR2D2  | 0.072 |   0.765 |    0.791 | 
     | fifo_core_2_1/U8             | A1 v -> ZN ^ | ND2D2   | 0.033 |   0.798 |    0.824 | 
     | fifo_core_2_1/U173           | A1 ^ -> ZN v | NR2XD1  | 0.033 |   0.831 |    0.857 | 
     | fifo_core_2_1/FE_OFC155_n92  | I v -> Z v   | CKBD8   | 0.070 |   0.901 |    0.927 | 
     | fifo_core_2_1/U85            | A1 v -> ZN ^ | AOI22D0 | 0.120 |   1.021 |    1.048 | 
     | fifo_core_2_1/U83            | A2 ^ -> ZN v | ND4D1   | 0.097 |   1.119 |    1.145 | 
     | fifo_core_2_1/rd_data_reg_8_ | D v          | DFCNQD1 | 0.000 |   1.119 |    1.145 | 
     +------------------------------------------------------------------------------------+ 
Path 404: MET Setup Check with Pin fifo_core_1_2/mem_reg_7__18_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__18_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.197
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.063
- Arrival Time                  1.036
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.226 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.396 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.449 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.474 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.555 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.658 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.759 | 
     | fifo_core_1_2/U263                 | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.782 |    0.809 | 
     | fifo_core_1_2/U264                 | I v -> ZN ^  | CKND1    | 0.048 |   0.830 |    0.856 | 
     | fifo_core_1_2/U11                  | A2 ^ -> ZN v | CKND2D2  | 0.047 |   0.877 |    0.903 | 
     | fifo_core_1_2/U8                   | A2 v -> ZN ^ | NR2XD1   | 0.062 |   0.939 |    0.966 | 
     | fifo_core_1_2/FE_OFC166_n224       | I ^ -> Z ^   | BUFFD12  | 0.078 |   1.017 |    1.044 | 
     | fifo_core_1_2/mem_reg_7__18_       | E ^          | EDFQD1   | 0.019 |   1.036 |    1.063 | 
     +-------------------------------------------------------------------------------------------+ 
Path 405: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__23_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__23_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.110
- Arrival Time                  1.083
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.818 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.850 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.930 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.001 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.102 | 
     | fifo_core_2_1/mem_reg_3__23_       | E ^          | EDFQD1   | 0.008 |   1.083 |    1.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 406: MET Setup Check with Pin fifo_core_2_1/mem_reg_2__10_/CP 
Endpoint:   fifo_core_2_1/mem_reg_2__10_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.240
- Setup                        -0.008
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.198
- Arrival Time                  1.171
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.819 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.862 | 
     | fifo_core_2_1/U261                 | A1 v -> ZN ^ | NR4D8    | 0.242 |   1.077 |    1.104 | 
     | fifo_core_2_1/U157                 | S ^ -> Z v   | CKMUX2D1 | 0.093 |   1.171 |    1.198 | 
     | fifo_core_2_1/mem_reg_2__10_       | D v          | DFQD1    | 0.000 |   1.171 |    1.198 | 
     +-------------------------------------------------------------------------------------------+ 
Path 407: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__3_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__3_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.246
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.080
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.819 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.850 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.930 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.001 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.102 | 
     | fifo_core_2_1/mem_reg_3__3_        | E ^          | EDFQD1   | 0.004 |   1.080 |    1.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 408: MET Setup Check with Pin fifo_core_2_1/mem_reg_0__5_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__5_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.240
- Setup                         0.085
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.105
- Arrival Time                  1.078
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.280 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.647 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.819 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.866 | 
     | fifo_core_2_1/U292                 | A3 v -> ZN ^ | NR3D0    | 0.090 |   0.929 |    0.956 | 
     | fifo_core_2_1/FE_OFC117_n244       | I ^ -> ZN v  | CKND1    | 0.064 |   0.993 |    1.020 | 
     | fifo_core_2_1/FE_OFC118_n244       | I v -> ZN ^  | CKND6    | 0.079 |   1.072 |    1.099 | 
     | fifo_core_2_1/mem_reg_0__5_        | E ^          | EDFQD1   | 0.006 |   1.078 |    1.105 | 
     +-------------------------------------------------------------------------------------------+ 
Path 409: MET Setup Check with Pin fifo_core_2_1/mem_reg_1__6_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__6_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.240
- Setup                         0.086
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.104
- Arrival Time                  1.077
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.281 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.648 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.819 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.867 | 
     | fifo_core_2_1/U293                 | A3 v -> ZN ^ | NR3D0    | 0.087 |   0.926 |    0.953 | 
     | fifo_core_2_1/FE_OFC115_n247       | I ^ -> ZN v  | CKND1    | 0.062 |   0.988 |    1.015 | 
     | fifo_core_2_1/FE_OFC116_n247       | I v -> ZN ^  | CKND6    | 0.077 |   1.065 |    1.092 | 
     | fifo_core_2_1/mem_reg_1__6_        | E ^          | EDFQD1   | 0.012 |   1.077 |    1.104 | 
     +-------------------------------------------------------------------------------------------+ 
Path 410: MET Setup Check with Pin fifo_core_2_1/mem_reg_1__5_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__5_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.240
- Setup                         0.086
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.104
- Arrival Time                  1.077
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.281 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.648 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.819 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.867 | 
     | fifo_core_2_1/U293                 | A3 v -> ZN ^ | NR3D0    | 0.087 |   0.926 |    0.953 | 
     | fifo_core_2_1/FE_OFC115_n247       | I ^ -> ZN v  | CKND1    | 0.062 |   0.988 |    1.015 | 
     | fifo_core_2_1/FE_OFC116_n247       | I v -> ZN ^  | CKND6    | 0.077 |   1.065 |    1.092 | 
     | fifo_core_2_1/mem_reg_1__5_        | E ^          | EDFQD1   | 0.012 |   1.077 |    1.104 | 
     +-------------------------------------------------------------------------------------------+ 
Path 411: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__17_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__17_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.110
- Arrival Time                  1.083
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.281 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.648 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.819 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.850 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.930 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.002 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.103 | 
     | fifo_core_2_1/mem_reg_3__17_       | E ^          | EDFQD1   | 0.007 |   1.083 |    1.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 412: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__22_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__22_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.110
- Arrival Time                  1.083
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.281 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.503 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.648 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.819 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.850 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.930 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.002 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.103 | 
     | fifo_core_2_1/mem_reg_3__22_       | E ^          | EDFQD1   | 0.008 |   1.083 |    1.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 413: MET Setup Check with Pin fifo_core_2_1/mem_reg_2__6_/CP 
Endpoint:   fifo_core_2_1/mem_reg_2__6_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                        -0.008
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.199
- Arrival Time                  1.172
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.281 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.452 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.504 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.534 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.648 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.819 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.863 | 
     | fifo_core_2_1/U261                 | A1 v -> ZN ^ | NR4D8    | 0.242 |   1.077 |    1.105 | 
     | fifo_core_2_1/U161                 | S ^ -> Z v   | CKMUX2D1 | 0.094 |   1.172 |    1.199 | 
     | fifo_core_2_1/mem_reg_2__6_        | D v          | DFQD1    | 0.000 |   1.172 |    1.199 | 
     +-------------------------------------------------------------------------------------------+ 
Path 414: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__21_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__21_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.110
- Arrival Time                  1.083
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.281 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.453 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.504 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.535 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.624 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.648 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.729 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.819 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.850 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.930 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.002 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.103 | 
     | fifo_core_2_1/mem_reg_3__21_       | E ^          | EDFQD1   | 0.007 |   1.083 |    1.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 415: MET Setup Check with Pin fifo_core_1_2/mem_reg_7__23_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__23_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.064
- Arrival Time                  1.037
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.227 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.397 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.449 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.475 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.555 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.659 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.760 | 
     | fifo_core_1_2/U263                 | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.782 |    0.810 | 
     | fifo_core_1_2/U264                 | I v -> ZN ^  | CKND1    | 0.048 |   0.830 |    0.857 | 
     | fifo_core_1_2/U11                  | A2 ^ -> ZN v | CKND2D2  | 0.047 |   0.877 |    0.904 | 
     | fifo_core_1_2/U8                   | A2 v -> ZN ^ | NR2XD1   | 0.062 |   0.939 |    0.966 | 
     | fifo_core_1_2/FE_OFC166_n224       | I ^ -> Z ^   | BUFFD12  | 0.078 |   1.017 |    1.045 | 
     | fifo_core_1_2/mem_reg_7__23_       | E ^          | EDFQD1   | 0.019 |   1.037 |    1.064 | 
     +-------------------------------------------------------------------------------------------+ 
Path 416: MET Setup Check with Pin fifo_core_1_2/mem_reg_7__22_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__22_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.064
- Arrival Time                  1.037
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.227 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.397 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.449 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.475 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.555 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.659 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.760 | 
     | fifo_core_1_2/U263                 | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.782 |    0.810 | 
     | fifo_core_1_2/U264                 | I v -> ZN ^  | CKND1    | 0.048 |   0.830 |    0.857 | 
     | fifo_core_1_2/U11                  | A2 ^ -> ZN v | CKND2D2  | 0.047 |   0.877 |    0.904 | 
     | fifo_core_1_2/U8                   | A2 v -> ZN ^ | NR2XD1   | 0.062 |   0.939 |    0.966 | 
     | fifo_core_1_2/FE_OFC166_n224       | I ^ -> Z ^   | BUFFD12  | 0.078 |   1.017 |    1.045 | 
     | fifo_core_1_2/mem_reg_7__22_       | E ^          | EDFQD1   | 0.019 |   1.037 |    1.064 | 
     +-------------------------------------------------------------------------------------------+ 
Path 417: MET Setup Check with Pin fifo_core_1_2/mem_reg_7__19_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__19_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.064
- Arrival Time                  1.037
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.227 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.397 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.449 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.475 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.555 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.659 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.760 | 
     | fifo_core_1_2/U263                 | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.782 |    0.810 | 
     | fifo_core_1_2/U264                 | I v -> ZN ^  | CKND1    | 0.048 |   0.830 |    0.857 | 
     | fifo_core_1_2/U11                  | A2 ^ -> ZN v | CKND2D2  | 0.047 |   0.877 |    0.904 | 
     | fifo_core_1_2/U8                   | A2 v -> ZN ^ | NR2XD1   | 0.062 |   0.939 |    0.966 | 
     | fifo_core_1_2/FE_OFC166_n224       | I ^ -> Z ^   | BUFFD12  | 0.078 |   1.017 |    1.045 | 
     | fifo_core_1_2/mem_reg_7__19_       | E ^          | EDFQD1   | 0.019 |   1.037 |    1.064 | 
     +-------------------------------------------------------------------------------------------+ 
Path 418: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_3_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_3_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_3_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.201
- Setup                         0.003
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.148
- Arrival Time                  1.121
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_3_  | CP ^         |         |       |   0.202 |    0.229 | 
     | fifo_core_2_1/rd_ptr_reg_3_  | CP ^ -> Q ^  | DFCNQD1 | 0.208 |   0.409 |    0.437 | 
     | fifo_core_2_1/U15            | A1 ^ -> Z v  | XOR2D0  | 0.116 |   0.525 |    0.553 | 
     | fifo_core_2_1/U53            | B v -> ZN ^  | AOI21D1 | 0.095 |   0.620 |    0.648 | 
     | fifo_core_2_1/U52            | A3 ^ -> ZN v | AOI31D4 | 0.072 |   0.693 |    0.720 | 
     | fifo_core_2_1/FE_RC_73_0     | A1 v -> ZN v | INR2D2  | 0.072 |   0.765 |    0.792 | 
     | fifo_core_2_1/U8             | A1 v -> ZN ^ | ND2D2   | 0.033 |   0.798 |    0.825 | 
     | fifo_core_2_1/U173           | A1 ^ -> ZN v | NR2XD1  | 0.033 |   0.831 |    0.858 | 
     | fifo_core_2_1/FE_OFC155_n92  | I v -> Z v   | CKBD8   | 0.070 |   0.901 |    0.928 | 
     | fifo_core_2_1/U67            | A1 v -> ZN ^ | AOI22D0 | 0.131 |   1.032 |    1.059 | 
     | fifo_core_2_1/U65            | A2 ^ -> ZN v | ND4D1   | 0.089 |   1.121 |    1.148 | 
     | fifo_core_2_1/rd_data_reg_3_ | D v          | DFCNQD1 | 0.000 |   1.121 |    1.148 | 
     +------------------------------------------------------------------------------------+ 
Path 419: MET Setup Check with Pin fifo_core_1_2/rd_data_reg_11_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_11_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.190
- Arrival Time                  1.163
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^         |         |       |   0.250 |    0.277 | 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1  | 0.182 |   0.431 |    0.459 | 
     | fifo_core_1_2/FE_RC_58_0      | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.498 |    0.525 | 
     | fifo_core_1_2/FE_RC_57_0      | A1 ^ -> ZN ^ | IND2D2  | 0.067 |   0.565 |    0.592 | 
     | fifo_core_1_2/FE_RC_50_0      | A1 ^ -> ZN v | AOI22D2 | 0.035 |   0.600 |    0.628 | 
     | fifo_core_1_2/FE_RC_24_0      | A1 v -> ZN ^ | OAI21D2 | 0.057 |   0.657 |    0.685 | 
     | fifo_core_1_2/FE_RC_29_0      | A2 ^ -> ZN v | AOI31D4 | 0.063 |   0.721 |    0.748 | 
     | fifo_core_1_2/U26             | A1 v -> ZN ^ | ND2D3   | 0.040 |   0.761 |    0.788 | 
     | fifo_core_1_2/U267            | A1 ^ -> ZN v | NR2D2   | 0.023 |   0.783 |    0.811 | 
     | fifo_core_1_2/FE_OFC126_n212  | I v -> Z v   | BUFFD8  | 0.075 |   0.858 |    0.885 | 
     | fifo_core_1_2/U276            | A1 v -> Z v  | AO22D0  | 0.108 |   0.966 |    0.993 | 
     | fifo_core_1_2/FE_RC_75_0      | B v -> ZN ^  | AOI21D0 | 0.105 |   1.070 |    1.098 | 
     | fifo_core_1_2/U102            | A1 ^ -> ZN v | ND4D1   | 0.092 |   1.163 |    1.190 | 
     | fifo_core_1_2/rd_data_reg_11_ | D v          | DFCNQD1 | 0.000 |   1.163 |    1.190 | 
     +-------------------------------------------------------------------------------------+ 
Path 420: MET Setup Check with Pin fifo_core_1_2/mem_reg_7__20_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__20_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.064
- Arrival Time                  1.037
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.227 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.397 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.449 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.475 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.556 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.659 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.760 | 
     | fifo_core_1_2/U263                 | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.782 |    0.810 | 
     | fifo_core_1_2/U264                 | I v -> ZN ^  | CKND1    | 0.048 |   0.830 |    0.857 | 
     | fifo_core_1_2/U11                  | A2 ^ -> ZN v | CKND2D2  | 0.047 |   0.877 |    0.904 | 
     | fifo_core_1_2/U8                   | A2 v -> ZN ^ | NR2XD1   | 0.062 |   0.939 |    0.966 | 
     | fifo_core_1_2/FE_OFC166_n224       | I ^ -> Z ^   | BUFFD12  | 0.078 |   1.017 |    1.045 | 
     | fifo_core_1_2/mem_reg_7__20_       | E ^          | EDFQD1   | 0.019 |   1.037 |    1.064 | 
     +-------------------------------------------------------------------------------------------+ 
Path 421: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_12_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_12_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_3_/Q   (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.197
- Setup                         0.013
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.134
- Arrival Time                  1.107
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_3_   | CP ^         |         |       |   0.202 |    0.229 | 
     | fifo_core_2_1/rd_ptr_reg_3_   | CP ^ -> Q ^  | DFCNQD1 | 0.208 |   0.409 |    0.437 | 
     | fifo_core_2_1/U15             | A1 ^ -> Z v  | XOR2D0  | 0.116 |   0.525 |    0.553 | 
     | fifo_core_2_1/U53             | B v -> ZN ^  | AOI21D1 | 0.095 |   0.620 |    0.648 | 
     | fifo_core_2_1/U52             | A3 ^ -> ZN v | AOI31D4 | 0.072 |   0.693 |    0.720 | 
     | fifo_core_2_1/FE_RC_73_0      | A1 v -> ZN v | INR2D2  | 0.072 |   0.765 |    0.792 | 
     | fifo_core_2_1/U8              | A1 v -> ZN ^ | ND2D2   | 0.033 |   0.798 |    0.825 | 
     | fifo_core_2_1/U173            | A1 ^ -> ZN v | NR2XD1  | 0.033 |   0.831 |    0.858 | 
     | fifo_core_2_1/FE_OFC155_n92   | I v -> Z v   | CKBD8   | 0.070 |   0.901 |    0.928 | 
     | fifo_core_2_1/U100            | A1 v -> ZN ^ | AOI22D0 | 0.081 |   0.982 |    1.010 | 
     | fifo_core_2_1/U98             | A2 ^ -> ZN v | ND4D0   | 0.125 |   1.107 |    1.134 | 
     | fifo_core_2_1/rd_data_reg_12_ | D v          | DFCNQD1 | 0.000 |   1.107 |    1.134 | 
     +-------------------------------------------------------------------------------------+ 
Path 422: MET Setup Check with Pin fifo_core_1_2/mem_reg_7__21_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__21_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.064
- Arrival Time                  1.037
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.228 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.397 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.450 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.476 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.556 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.659 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.760 | 
     | fifo_core_1_2/U263                 | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.782 |    0.810 | 
     | fifo_core_1_2/U264                 | I v -> ZN ^  | CKND1    | 0.048 |   0.830 |    0.858 | 
     | fifo_core_1_2/U11                  | A2 ^ -> ZN v | CKND2D2  | 0.047 |   0.877 |    0.904 | 
     | fifo_core_1_2/U8                   | A2 v -> ZN ^ | NR2XD1   | 0.062 |   0.939 |    0.967 | 
     | fifo_core_1_2/FE_OFC166_n224       | I ^ -> Z ^   | BUFFD12  | 0.078 |   1.017 |    1.045 | 
     | fifo_core_1_2/mem_reg_7__21_       | E ^          | EDFQD1   | 0.019 |   1.037 |    1.064 | 
     +-------------------------------------------------------------------------------------------+ 
Path 423: MET Setup Check with Pin fifo_core_1_2/rd_data_reg_15_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_15_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.246
- Setup                        -0.000
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.196
- Arrival Time                  1.169
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^         |         |       |   0.250 |    0.278 | 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1  | 0.182 |   0.431 |    0.459 | 
     | fifo_core_1_2/FE_RC_58_0      | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.498 |    0.526 | 
     | fifo_core_1_2/FE_RC_57_0      | A1 ^ -> ZN ^ | IND2D2  | 0.067 |   0.565 |    0.593 | 
     | fifo_core_1_2/FE_RC_50_0      | A1 ^ -> ZN v | AOI22D2 | 0.035 |   0.600 |    0.628 | 
     | fifo_core_1_2/FE_RC_24_0      | A1 v -> ZN ^ | OAI21D2 | 0.057 |   0.657 |    0.685 | 
     | fifo_core_1_2/FE_RC_29_0      | A2 ^ -> ZN v | AOI31D4 | 0.063 |   0.721 |    0.748 | 
     | fifo_core_1_2/U26             | A1 v -> ZN ^ | ND2D3   | 0.040 |   0.761 |    0.788 | 
     | fifo_core_1_2/U267            | A1 ^ -> ZN v | NR2D2   | 0.023 |   0.783 |    0.811 | 
     | fifo_core_1_2/FE_OFC126_n212  | I v -> Z v   | BUFFD8  | 0.075 |   0.858 |    0.886 | 
     | fifo_core_1_2/U273            | A1 v -> Z v  | AO22D0  | 0.112 |   0.970 |    0.998 | 
     | fifo_core_1_2/U119            | B v -> ZN ^  | AOI21D0 | 0.098 |   1.067 |    1.095 | 
     | fifo_core_1_2/U116            | A1 ^ -> ZN v | ND4D1   | 0.101 |   1.169 |    1.196 | 
     | fifo_core_1_2/rd_data_reg_15_ | D v          | DFCNQD1 | 0.000 |   1.169 |    1.196 | 
     +-------------------------------------------------------------------------------------+ 
Path 424: MET Setup Check with Pin fifo_core_2_1/mem_reg_1__7_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__7_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.086
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.105
- Arrival Time                  1.077
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.282 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.453 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.505 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.535 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.625 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.649 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.730 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.820 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.868 | 
     | fifo_core_2_1/U293                 | A3 v -> ZN ^ | NR3D0    | 0.087 |   0.926 |    0.955 | 
     | fifo_core_2_1/FE_OFC115_n247       | I ^ -> ZN v  | CKND1    | 0.062 |   0.988 |    1.016 | 
     | fifo_core_2_1/FE_OFC116_n247       | I v -> ZN ^  | CKND6    | 0.077 |   1.065 |    1.094 | 
     | fifo_core_2_1/mem_reg_1__7_        | E ^          | EDFQD1   | 0.012 |   1.077 |    1.105 | 
     +-------------------------------------------------------------------------------------------+ 
Path 425: MET Setup Check with Pin fifo_core_2_1/mem_reg_4__11_/CP 
Endpoint:   fifo_core_2_1/mem_reg_4__11_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[11]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.246
- Setup                         0.013
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.183
- Arrival Time                  1.155
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.287 | 
     | core_instance_2              | clk ^ -> sum_out[11] ^ | core   | 0.636 |   0.895 |    0.923 | 
     | FE_OFC62_core_2_sum_out_11_  | I ^ -> Z ^             | CKBD2  | 0.148 |   1.042 |    1.071 | 
     | fifo_core_2_1/U249           | A2 ^ -> Z ^            | OA22D0 | 0.112 |   1.155 |    1.183 | 
     | fifo_core_2_1/mem_reg_4__11_ | D ^                    | DFQD1  | 0.000 |   1.155 |    1.183 | 
     +---------------------------------------------------------------------------------------------+ 
Path 426: MET Setup Check with Pin fifo_core_2_1/mem_reg_6__3_/CP 
Endpoint:   fifo_core_2_1/mem_reg_6__3_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.240
- Setup                         0.092
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.098
- Arrival Time                  1.070
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.282 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.454 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.505 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.536 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.625 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.649 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.730 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.820 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.864 | 
     | fifo_core_2_1/FE_RC_62_0           | A1 v -> ZN ^ | NR2D0    | 0.068 |   0.904 |    0.932 | 
     | fifo_core_2_1/FE_RC_60_0           | A1 ^ -> ZN v | CKND2D1  | 0.060 |   0.963 |    0.992 | 
     | fifo_core_2_1/FE_RC_61_0           | I v -> ZN ^  | CKND4    | 0.102 |   1.065 |    1.093 | 
     | fifo_core_2_1/mem_reg_6__3_        | E ^          | EDFQD1   | 0.005 |   1.070 |    1.098 | 
     +-------------------------------------------------------------------------------------------+ 
Path 427: MET Setup Check with Pin fifo_core_2_1/mem_reg_2__12_/CP 
Endpoint:   fifo_core_2_1/mem_reg_2__12_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                        -0.008
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.201
- Arrival Time                  1.173
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.282 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.454 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.505 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.536 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.625 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.649 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.730 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.820 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.864 | 
     | fifo_core_2_1/U261                 | A1 v -> ZN ^ | NR4D8    | 0.242 |   1.077 |    1.106 | 
     | fifo_core_2_1/U155                 | S ^ -> Z v   | CKMUX2D1 | 0.095 |   1.173 |    1.201 | 
     | fifo_core_2_1/mem_reg_2__12_       | D v          | DFQD1    | 0.000 |   1.173 |    1.201 | 
     +-------------------------------------------------------------------------------------------+ 
Path 428: MET Setup Check with Pin fifo_core_2_1/mem_reg_6__6_/CP 
Endpoint:   fifo_core_2_1/mem_reg_6__6_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.092
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.099
- Arrival Time                  1.070
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.282 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.454 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.505 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.536 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.625 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.649 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.731 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.820 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.864 | 
     | fifo_core_2_1/FE_RC_62_0           | A1 v -> ZN ^ | NR2D0    | 0.068 |   0.904 |    0.932 | 
     | fifo_core_2_1/FE_RC_60_0           | A1 ^ -> ZN v | CKND2D1  | 0.060 |   0.963 |    0.992 | 
     | fifo_core_2_1/FE_RC_61_0           | I v -> ZN ^  | CKND4    | 0.102 |   1.065 |    1.093 | 
     | fifo_core_2_1/mem_reg_6__6_        | E ^          | EDFQD1   | 0.005 |   1.070 |    1.099 | 
     +-------------------------------------------------------------------------------------------+ 
Path 429: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_17_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_17_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.111
- Arrival Time                  1.082
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^         |          |       |   0.202 |    0.230 | 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1   | 0.177 |   0.379 |    0.407 | 
     | fifo_core_2_1/FE_RC_33_0      | B2 v -> ZN v | MOAI22D1 | 0.087 |   0.466 |    0.495 | 
     | fifo_core_2_1/U255            | I1 v -> ZN ^ | MUX2ND0  | 0.076 |   0.542 |    0.571 | 
     | fifo_core_2_1/U54             | A1 ^ -> ZN v | OAI21D1  | 0.066 |   0.608 |    0.636 | 
     | fifo_core_2_1/U52             | A1 v -> ZN ^ | AOI31D4  | 0.058 |   0.666 |    0.694 | 
     | fifo_core_2_1/FE_RC_73_0      | A1 ^ -> ZN ^ | INR2D2   | 0.109 |   0.775 |    0.803 | 
     | fifo_core_2_1/U231            | I ^ -> ZN v  | CKND3    | 0.059 |   0.834 |    0.863 | 
     | fifo_core_2_1/U266            | A1 v -> ZN ^ | NR2D8    | 0.091 |   0.926 |    0.954 | 
     | fifo_core_2_1/U120            | B2 ^ -> ZN v | AOI22D0  | 0.098 |   1.024 |    1.053 | 
     | fifo_core_2_1/U117            | A4 v -> ZN ^ | ND4D1    | 0.058 |   1.082 |    1.111 | 
     | fifo_core_2_1/rd_data_reg_17_ | D ^          | DFCNQD2  | 0.000 |   1.082 |    1.111 | 
     +--------------------------------------------------------------------------------------+ 
Path 430: MET Setup Check with Pin fifo_core_2_1/mem_reg_6__5_/CP 
Endpoint:   fifo_core_2_1/mem_reg_6__5_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.240
- Setup                         0.092
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.098
- Arrival Time                  1.070
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.282 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.454 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.505 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.536 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.625 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.649 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.731 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.820 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.864 | 
     | fifo_core_2_1/FE_RC_62_0           | A1 v -> ZN ^ | NR2D0    | 0.068 |   0.904 |    0.932 | 
     | fifo_core_2_1/FE_RC_60_0           | A1 ^ -> ZN v | CKND2D1  | 0.060 |   0.963 |    0.992 | 
     | fifo_core_2_1/FE_RC_61_0           | I v -> ZN ^  | CKND4    | 0.102 |   1.065 |    1.093 | 
     | fifo_core_2_1/mem_reg_6__5_        | E ^          | EDFQD1   | 0.005 |   1.070 |    1.098 | 
     +-------------------------------------------------------------------------------------------+ 
Path 431: MET Setup Check with Pin fifo_core_2_1/mem_reg_1__3_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__3_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.086
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.077
= Slack Time                    0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.282 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.454 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.505 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.536 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.625 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.649 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.731 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.820 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.868 | 
     | fifo_core_2_1/U293                 | A3 v -> ZN ^ | NR3D0    | 0.087 |   0.926 |    0.955 | 
     | fifo_core_2_1/FE_OFC115_n247       | I ^ -> ZN v  | CKND1    | 0.062 |   0.988 |    1.016 | 
     | fifo_core_2_1/FE_OFC116_n247       | I v -> ZN ^  | CKND6    | 0.077 |   1.065 |    1.094 | 
     | fifo_core_2_1/mem_reg_1__3_        | E ^          | EDFQD1   | 0.012 |   1.077 |    1.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 432: MET Setup Check with Pin fifo_core_2_1/mem_reg_1__8_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__8_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.086
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.077
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.282 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.454 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.505 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.536 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.626 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.649 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.731 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.820 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.868 | 
     | fifo_core_2_1/U293                 | A3 v -> ZN ^ | NR3D0    | 0.087 |   0.926 |    0.955 | 
     | fifo_core_2_1/FE_OFC115_n247       | I ^ -> ZN v  | CKND1    | 0.062 |   0.988 |    1.017 | 
     | fifo_core_2_1/FE_OFC116_n247       | I v -> ZN ^  | CKND6    | 0.077 |   1.065 |    1.094 | 
     | fifo_core_2_1/mem_reg_1__8_        | E ^          | EDFQD1   | 0.012 |   1.077 |    1.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 433: MET Setup Check with Pin fifo_core_2_1/mem_reg_4__14_/CP 
Endpoint:   fifo_core_2_1/mem_reg_4__14_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[14]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.246
- Setup                         0.011
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.185
- Arrival Time                  1.156
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.288 | 
     | core_instance_2              | clk ^ -> sum_out[14] ^ | core   | 0.665 |   0.924 |    0.953 | 
     | FE_OFC59_core_2_sum_out_14_  | I ^ -> Z ^             | CKBD3  | 0.147 |   1.071 |    1.100 | 
     | fifo_core_2_1/FE_RC_9_0      | A1 ^ -> ZN v           | NR2D0  | 0.048 |   1.119 |    1.148 | 
     | fifo_core_2_1/FE_RC_8_0      | A1 v -> ZN ^           | NR2XD0 | 0.037 |   1.156 |    1.185 | 
     | fifo_core_2_1/mem_reg_4__14_ | D ^                    | DFQD1  | 0.000 |   1.156 |    1.185 | 
     +---------------------------------------------------------------------------------------------+ 
Path 434: MET Setup Check with Pin fifo_core_2_1/mem_reg_2__5_/CP 
Endpoint:   fifo_core_2_1/mem_reg_2__5_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                        -0.007
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.199
- Arrival Time                  1.170
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.282 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.454 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.505 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.536 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.626 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.649 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.731 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.821 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.864 | 
     | fifo_core_2_1/U261                 | A1 v -> ZN ^ | NR4D8    | 0.242 |   1.077 |    1.106 | 
     | fifo_core_2_1/U162                 | S ^ -> Z v   | CKMUX2D1 | 0.092 |   1.170 |    1.199 | 
     | fifo_core_2_1/mem_reg_2__5_        | D v          | DFQD1    | 0.000 |   1.170 |    1.199 | 
     +-------------------------------------------------------------------------------------------+ 
Path 435: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_10_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_10_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.197
- Setup                         0.027
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.120
- Arrival Time                  1.091
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^         |          |       |   0.202 |    0.231 | 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1   | 0.177 |   0.379 |    0.408 | 
     | fifo_core_2_1/FE_RC_33_0      | B2 v -> ZN v | MOAI22D1 | 0.087 |   0.466 |    0.495 | 
     | fifo_core_2_1/U255            | I1 v -> ZN ^ | MUX2ND0  | 0.076 |   0.542 |    0.571 | 
     | fifo_core_2_1/U54             | A1 ^ -> ZN v | OAI21D1  | 0.066 |   0.608 |    0.637 | 
     | fifo_core_2_1/U52             | A1 v -> ZN ^ | AOI31D4  | 0.058 |   0.666 |    0.695 | 
     | fifo_core_2_1/U13             | A1 ^ -> ZN v | CKND2D3  | 0.056 |   0.722 |    0.750 | 
     | fifo_core_2_1/U262            | A1 v -> ZN ^ | NR3D0    | 0.103 |   0.824 |    0.853 | 
     | fifo_core_2_1/FE_OFC131_n235  | I ^ -> ZN v  | CKND1    | 0.065 |   0.889 |    0.918 | 
     | fifo_core_2_1/FE_OFC132_n235  | I v -> ZN ^  | INVD4    | 0.079 |   0.968 |    0.997 | 
     | fifo_core_2_1/U41             | A2 ^ -> ZN v | AOI21D0  | 0.074 |   1.042 |    1.071 | 
     | fifo_core_2_1/U90             | A1 v -> ZN ^ | ND4D0    | 0.049 |   1.091 |    1.120 | 
     | fifo_core_2_1/rd_data_reg_10_ | D ^          | DFCNQD1  | 0.000 |   1.091 |    1.120 | 
     +--------------------------------------------------------------------------------------+ 
Path 436: MET Setup Check with Pin fifo_core_2_1/mem_reg_1__9_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__9_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.242
- Setup                         0.086
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.077
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.283 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.454 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.505 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.536 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.626 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.650 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.731 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.821 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.869 | 
     | fifo_core_2_1/U293                 | A3 v -> ZN ^ | NR3D0    | 0.087 |   0.926 |    0.955 | 
     | fifo_core_2_1/FE_OFC115_n247       | I ^ -> ZN v  | CKND1    | 0.062 |   0.988 |    1.017 | 
     | fifo_core_2_1/FE_OFC116_n247       | I v -> ZN ^  | CKND6    | 0.077 |   1.065 |    1.094 | 
     | fifo_core_2_1/mem_reg_1__9_        | E ^          | EDFQD1   | 0.011 |   1.077 |    1.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 437: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__1_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__1_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.245
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.077
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.283 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.454 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.506 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.536 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.626 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.650 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.731 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.821 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.852 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.932 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.004 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.105 | 
     | fifo_core_2_1/mem_reg_3__1_        | E ^          | EDFQD1   | 0.001 |   1.077 |    1.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 438: MET Setup Check with Pin fifo_core_2_1/mem_reg_2__7_/CP 
Endpoint:   fifo_core_2_1/mem_reg_2__7_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                        -0.008
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.199
- Arrival Time                  1.170
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.283 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.455 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.506 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.537 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.626 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.650 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.732 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.821 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.865 | 
     | fifo_core_2_1/U261                 | A1 v -> ZN ^ | NR4D8    | 0.242 |   1.077 |    1.107 | 
     | fifo_core_2_1/U160                 | S ^ -> Z v   | CKMUX2D1 | 0.092 |   1.170 |    1.199 | 
     | fifo_core_2_1/mem_reg_2__7_        | D v          | DFQD1    | 0.000 |   1.170 |    1.199 | 
     +-------------------------------------------------------------------------------------------+ 
Path 439: MET Setup Check with Pin fifo_core_2_1/mem_reg_2__17_/CP 
Endpoint:   fifo_core_2_1/mem_reg_2__17_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.242
- Setup                        -0.008
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.200
- Arrival Time                  1.170
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.283 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.455 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.506 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.537 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.626 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.650 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.732 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.821 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.865 | 
     | fifo_core_2_1/U261                 | A1 v -> ZN ^ | NR4D8    | 0.242 |   1.077 |    1.107 | 
     | fifo_core_2_1/U151                 | S ^ -> Z v   | CKMUX2D1 | 0.093 |   1.170 |    1.200 | 
     | fifo_core_2_1/mem_reg_2__17_       | D v          | DFQD1    | 0.000 |   1.170 |    1.200 | 
     +-------------------------------------------------------------------------------------------+ 
Path 440: MET Setup Check with Pin core_instance_1/clk 
Endpoint:   core_instance_1/sum_in[7]      (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_data_reg_7_/Q (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.154
- Setup                         0.590
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.514
- Arrival Time                  0.484
= Slack Time                    0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                          |             |         |       |  Time   |   Time   | 
     |------------------------------------------+-------------+---------+-------+---------+----------| 
     | fifo_core_2_1/rd_data_reg_7_             | CP ^        |         |       |   0.200 |    0.230 | 
     | fifo_core_2_1/rd_data_reg_7_             | CP ^ -> Q ^ | DFCNQD1 | 0.158 |   0.359 |    0.388 | 
     | fifo_core_2_1/FE_OFC127_core_1_sum_in_7_ | I ^ -> ZN v | CKND1   | 0.041 |   0.400 |    0.429 | 
     | fifo_core_2_1/FE_OFC128_core_1_sum_in_7_ | I v -> ZN ^ | CKND6   | 0.062 |   0.462 |    0.492 | 
     | core_instance_1                          | sum_in[7] ^ | core    | 0.022 |   0.484 |    0.514 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 441: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__3_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__3_/E (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_2_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.246
- Setup                         0.081
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.114
- Arrival Time                  1.085
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^         |           |       |   0.254 |    0.283 | 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.275 |   0.529 |    0.559 | 
     | fifo_core_2_1/U241           | I ^ -> ZN v  | INVD2     | 0.076 |   0.605 |    0.635 | 
     | fifo_core_2_1/FE_RC_11_0     | C v -> ZN ^  | AOI211XD1 | 0.079 |   0.684 |    0.713 | 
     | fifo_core_2_1/U244           | I1 ^ -> ZN v | MUX2ND0   | 0.052 |   0.735 |    0.765 | 
     | fifo_core_2_1/U56            | A2 v -> Z v  | OA21D4    | 0.095 |   0.830 |    0.859 | 
     | fifo_core_2_1/U12            | A1 v -> ZN ^ | CKND2D2   | 0.032 |   0.862 |    0.892 | 
     | fifo_core_2_1/U259           | I ^ -> ZN v  | CKND1     | 0.033 |   0.896 |    0.925 | 
     | fifo_core_2_1/U294           | A2 v -> ZN ^ | CKND2D2   | 0.044 |   0.939 |    0.969 | 
     | fifo_core_2_1/U295           | A2 ^ -> ZN v | NR2XD1    | 0.038 |   0.977 |    1.007 | 
     | fifo_core_2_1/FE_OFC136_n350 | I v -> ZN ^  | CKND2     | 0.036 |   1.014 |    1.043 | 
     | fifo_core_2_1/FE_OFC137_n350 | I ^ -> ZN v  | CKND6     | 0.060 |   1.074 |    1.103 | 
     | fifo_core_2_1/mem_reg_7__3_  | E v          | EDFQD1    | 0.011 |   1.085 |    1.114 | 
     +--------------------------------------------------------------------------------------+ 
Path 442: MET Setup Check with Pin fifo_core_2_1/mem_reg_2__4_/CP 
Endpoint:   fifo_core_2_1/mem_reg_2__4_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                        -0.008
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.199
- Arrival Time                  1.170
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.283 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.455 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.506 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.537 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.627 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.650 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.732 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.821 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.865 | 
     | fifo_core_2_1/U261                 | A1 v -> ZN ^ | NR4D8    | 0.242 |   1.077 |    1.107 | 
     | fifo_core_2_1/U163                 | S ^ -> Z v   | CKMUX2D1 | 0.092 |   1.170 |    1.199 | 
     | fifo_core_2_1/mem_reg_2__4_        | D v          | DFQD1    | 0.000 |   1.170 |    1.199 | 
     +-------------------------------------------------------------------------------------------+ 
Path 443: MET Setup Check with Pin fifo_core_2_1/mem_reg_2__9_/CP 
Endpoint:   fifo_core_2_1/mem_reg_2__9_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.242
- Setup                        -0.008
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.200
- Arrival Time                  1.170
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.283 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.455 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.506 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.537 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.627 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.650 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.732 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.821 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.865 | 
     | fifo_core_2_1/U261                 | A1 v -> ZN ^ | NR4D8    | 0.242 |   1.077 |    1.107 | 
     | fifo_core_2_1/U158                 | S ^ -> Z v   | CKMUX2D1 | 0.092 |   1.170 |    1.200 | 
     | fifo_core_2_1/mem_reg_2__9_        | D v          | DFQD1    | 0.000 |   1.170 |    1.200 | 
     +-------------------------------------------------------------------------------------------+ 
Path 444: MET Setup Check with Pin fifo_core_2_1/mem_reg_2__8_/CP 
Endpoint:   fifo_core_2_1/mem_reg_2__8_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.242
- Setup                        -0.008
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.200
- Arrival Time                  1.170
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.283 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.455 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.506 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.537 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.627 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.650 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.732 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.822 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.865 | 
     | fifo_core_2_1/U261                 | A1 v -> ZN ^ | NR4D8    | 0.242 |   1.077 |    1.107 | 
     | fifo_core_2_1/U159                 | S ^ -> Z v   | CKMUX2D1 | 0.092 |   1.170 |    1.200 | 
     | fifo_core_2_1/mem_reg_2__8_        | D v          | DFQD1    | 0.000 |   1.170 |    1.200 | 
     +-------------------------------------------------------------------------------------------+ 
Path 445: MET Setup Check with Pin fifo_core_1_2/mem_reg_4__20_/CP 
Endpoint:   fifo_core_1_2/mem_reg_4__20_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_2_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.201
- Setup                         0.019
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.132
- Arrival Time                  1.102
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_2_  | CP ^         |           |       |   0.200 |    0.230 | 
     | fifo_core_1_2/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.284 |   0.484 |    0.514 | 
     | fifo_core_1_2/U220           | I ^ -> ZN v  | INVD4     | 0.065 |   0.549 |    0.579 | 
     | fifo_core_1_2/FE_RC_0_0      | C v -> ZN ^  | AOI211XD1 | 0.081 |   0.630 |    0.660 | 
     | fifo_core_1_2/FE_RC_3_0      | B1 ^ -> ZN v | AOI22D2   | 0.051 |   0.681 |    0.711 | 
     | fifo_core_1_2/U224           | A2 v -> Z v  | OA21D4    | 0.096 |   0.777 |    0.807 | 
     | fifo_core_1_2/U57            | A1 v -> ZN ^ | ND3D8     | 0.026 |   0.803 |    0.833 | 
     | fifo_core_1_2/U22            | A2 ^ -> ZN v | NR2XD3    | 0.051 |   0.854 |    0.884 | 
     | fifo_core_1_2/U16            | A1 v -> Z v  | AN2D8     | 0.089 |   0.943 |    0.973 | 
     | fifo_core_1_2/FE_OFC182_n225 | I v -> ZN ^  | INVD1     | 0.070 |   1.013 |    1.043 | 
     | fifo_core_1_2/U200           | A1 ^ -> Z ^  | OA22D0    | 0.089 |   1.102 |    1.132 | 
     | fifo_core_1_2/mem_reg_4__20_ | D ^          | DFQD1     | 0.000 |   1.102 |    1.132 | 
     +--------------------------------------------------------------------------------------+ 
Path 446: MET Setup Check with Pin fifo_core_1_2/mem_reg_7__17_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__17_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.066
- Arrival Time                  1.036
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.230 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.399 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.452 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.478 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.558 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.661 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.763 | 
     | fifo_core_1_2/U263                 | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.782 |    0.812 | 
     | fifo_core_1_2/U264                 | I v -> ZN ^  | CKND1    | 0.048 |   0.830 |    0.860 | 
     | fifo_core_1_2/U11                  | A2 ^ -> ZN v | CKND2D2  | 0.047 |   0.877 |    0.907 | 
     | fifo_core_1_2/U8                   | A2 v -> ZN ^ | NR2XD1   | 0.062 |   0.939 |    0.969 | 
     | fifo_core_1_2/FE_OFC166_n224       | I ^ -> Z ^   | BUFFD12  | 0.078 |   1.017 |    1.047 | 
     | fifo_core_1_2/mem_reg_7__17_       | E ^          | EDFQD1   | 0.019 |   1.036 |    1.066 | 
     +-------------------------------------------------------------------------------------------+ 
Path 447: MET Setup Check with Pin fifo_core_1_2/mem_reg_7__16_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__16_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.066
- Arrival Time                  1.036
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.230 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.399 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.452 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.478 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.558 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.661 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.763 | 
     | fifo_core_1_2/U263                 | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.782 |    0.812 | 
     | fifo_core_1_2/U264                 | I v -> ZN ^  | CKND1    | 0.048 |   0.830 |    0.860 | 
     | fifo_core_1_2/U11                  | A2 ^ -> ZN v | CKND2D2  | 0.047 |   0.877 |    0.907 | 
     | fifo_core_1_2/U8                   | A2 v -> ZN ^ | NR2XD1   | 0.062 |   0.939 |    0.969 | 
     | fifo_core_1_2/FE_OFC166_n224       | I ^ -> Z ^   | BUFFD12  | 0.078 |   1.017 |    1.047 | 
     | fifo_core_1_2/mem_reg_7__16_       | E ^          | EDFQD1   | 0.019 |   1.036 |    1.066 | 
     +-------------------------------------------------------------------------------------------+ 
Path 448: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_11_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_11_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.197
- Setup                         0.011
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.135
- Arrival Time                  1.105
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^         |          |       |   0.202 |    0.232 | 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1   | 0.177 |   0.379 |    0.409 | 
     | fifo_core_2_1/FE_RC_33_0      | B2 v -> ZN v | MOAI22D1 | 0.087 |   0.466 |    0.496 | 
     | fifo_core_2_1/U255            | I1 v -> ZN ^ | MUX2ND0  | 0.076 |   0.542 |    0.572 | 
     | fifo_core_2_1/U54             | A1 ^ -> ZN v | OAI21D1  | 0.066 |   0.608 |    0.638 | 
     | fifo_core_2_1/U52             | A1 v -> ZN ^ | AOI31D4  | 0.058 |   0.666 |    0.696 | 
     | fifo_core_2_1/FE_OCPC188_n253 | I ^ -> Z ^   | CKBD2    | 0.068 |   0.734 |    0.763 | 
     | fifo_core_2_1/FE_OFC175_n253  | I ^ -> ZN v  | INVD3    | 0.060 |   0.794 |    0.824 | 
     | fifo_core_2_1/U280            | B2 v -> Z v  | AO22D0   | 0.130 |   0.924 |    0.953 | 
     | fifo_core_2_1/U42             | B v -> ZN ^  | AOI21D1  | 0.074 |   0.998 |    1.027 | 
     | fifo_core_2_1/U94             | A1 ^ -> ZN v | ND4D0    | 0.108 |   1.105 |    1.135 | 
     | fifo_core_2_1/rd_data_reg_11_ | D v          | DFCNQD1  | 0.000 |   1.105 |    1.135 | 
     +--------------------------------------------------------------------------------------+ 
Path 449: MET Setup Check with Pin fifo_core_1_2/rd_data_reg_7_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_7_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.242
- Setup                         0.009
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.183
- Arrival Time                  1.153
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_ptr_reg_0_  | CP ^         |         |       |   0.250 |    0.280 | 
     | fifo_core_1_2/rd_ptr_reg_0_  | CP ^ -> Q v  | DFCND1  | 0.182 |   0.431 |    0.462 | 
     | fifo_core_1_2/FE_RC_58_0     | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.498 |    0.528 | 
     | fifo_core_1_2/FE_RC_57_0     | A1 ^ -> ZN ^ | IND2D2  | 0.067 |   0.565 |    0.595 | 
     | fifo_core_1_2/FE_RC_50_0     | A1 ^ -> ZN v | AOI22D2 | 0.035 |   0.600 |    0.630 | 
     | fifo_core_1_2/FE_RC_24_0     | A1 v -> ZN ^ | OAI21D2 | 0.057 |   0.657 |    0.687 | 
     | fifo_core_1_2/FE_RC_29_0     | A2 ^ -> ZN v | AOI31D4 | 0.063 |   0.721 |    0.751 | 
     | fifo_core_1_2/U26            | A1 v -> ZN ^ | ND2D3   | 0.040 |   0.761 |    0.791 | 
     | fifo_core_1_2/U267           | A1 ^ -> ZN v | NR2D2   | 0.023 |   0.783 |    0.813 | 
     | fifo_core_1_2/FE_OFC126_n212 | I v -> Z v   | BUFFD8  | 0.075 |   0.858 |    0.888 | 
     | fifo_core_1_2/U288           | A1 v -> Z v  | AO22D0  | 0.110 |   0.968 |    0.998 | 
     | fifo_core_1_2/U89            | B v -> ZN ^  | AOI21D1 | 0.066 |   1.034 |    1.064 | 
     | fifo_core_1_2/U87            | A1 ^ -> ZN v | ND4D0   | 0.118 |   1.153 |    1.183 | 
     | fifo_core_1_2/rd_data_reg_7_ | D v          | DFCNQD1 | 0.000 |   1.153 |    1.183 | 
     +------------------------------------------------------------------------------------+ 
Path 450: MET Setup Check with Pin fifo_core_1_2/mem_reg_6__18_/CP 
Endpoint:   fifo_core_1_2/mem_reg_6__18_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.197
- Setup                         0.086
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.061
- Arrival Time                  1.031
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.230 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.399 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.452 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.478 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.558 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.662 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.763 | 
     | fifo_core_1_2/U56                  | A1 ^ -> ZN v | ND2D0    | 0.069 |   0.802 |    0.832 | 
     | fifo_core_1_2/U225                 | A4 v -> Z v  | OR4D2    | 0.149 |   0.951 |    0.982 | 
     | fifo_core_1_2/FE_OFC90_n40         | I v -> ZN ^  | CKND8    | 0.067 |   1.018 |    1.048 | 
     | fifo_core_1_2/mem_reg_6__18_       | E ^          | EDFQD1   | 0.013 |   1.031 |    1.061 | 
     +-------------------------------------------------------------------------------------------+ 
Path 451: MET Setup Check with Pin fifo_core_1_2/mem_reg_7__11_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__11_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.065
- Arrival Time                  1.035
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.230 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.399 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.452 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.478 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.558 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.662 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.763 | 
     | fifo_core_1_2/U263                 | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.782 |    0.812 | 
     | fifo_core_1_2/U264                 | I v -> ZN ^  | CKND1    | 0.048 |   0.830 |    0.860 | 
     | fifo_core_1_2/U11                  | A2 ^ -> ZN v | CKND2D2  | 0.047 |   0.877 |    0.907 | 
     | fifo_core_1_2/U8                   | A2 v -> ZN ^ | NR2XD1   | 0.062 |   0.939 |    0.969 | 
     | fifo_core_1_2/FE_OFC166_n224       | I ^ -> Z ^   | BUFFD12  | 0.078 |   1.017 |    1.048 | 
     | fifo_core_1_2/mem_reg_7__11_       | E ^          | EDFQD1   | 0.017 |   1.035 |    1.065 | 
     +-------------------------------------------------------------------------------------------+ 
Path 452: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__0_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__0_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.246
- Setup                         0.089
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.106
- Arrival Time                  1.076
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.284 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.456 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.507 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.538 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.627 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.651 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.732 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.822 | 
     | fifo_core_2_1/U12                  | A1 ^ -> ZN v | CKND2D2  | 0.031 |   0.823 |    0.853 | 
     | fifo_core_2_1/U296                 | A1 v -> ZN ^ | NR3D0    | 0.080 |   0.903 |    0.933 | 
     | fifo_core_2_1/FE_OFC112_n292       | I ^ -> ZN v  | INVD0    | 0.071 |   0.975 |    1.005 | 
     | fifo_core_2_1/FE_OFC113_n292       | I v -> ZN ^  | CKND4    | 0.101 |   1.076 |    1.106 | 
     | fifo_core_2_1/mem_reg_3__0_        | E ^          | EDFQD1   | 0.001 |   1.076 |    1.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 453: MET Setup Check with Pin fifo_core_2_1/mem_reg_4__12_/CP 
Endpoint:   fifo_core_2_1/mem_reg_4__12_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[12]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.246
- Setup                         0.014
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.182
- Arrival Time                  1.151
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.290 | 
     | core_instance_2              | clk ^ -> sum_out[12] ^ | core   | 0.629 |   0.888 |    0.918 | 
     | FE_OFC61_core_2_sum_out_12_  | I ^ -> Z ^             | CKBD2  | 0.148 |   1.036 |    1.066 | 
     | fifo_core_2_1/U209           | A2 ^ -> Z ^            | OA22D0 | 0.116 |   1.151 |    1.182 | 
     | fifo_core_2_1/mem_reg_4__12_ | D ^                    | DFQD1  | 0.000 |   1.151 |    1.182 | 
     +---------------------------------------------------------------------------------------------+ 
Path 454: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__12_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__12_/E (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_2_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.111
- Arrival Time                  1.081
= Slack Time                    0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^         |           |       |   0.254 |    0.284 | 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.275 |   0.529 |    0.560 | 
     | fifo_core_2_1/U241           | I ^ -> ZN v  | INVD2     | 0.076 |   0.605 |    0.635 | 
     | fifo_core_2_1/FE_RC_11_0     | C v -> ZN ^  | AOI211XD1 | 0.079 |   0.684 |    0.714 | 
     | fifo_core_2_1/U244           | I1 ^ -> ZN v | MUX2ND0   | 0.052 |   0.735 |    0.766 | 
     | fifo_core_2_1/U56            | A2 v -> Z v  | OA21D4    | 0.095 |   0.830 |    0.860 | 
     | fifo_core_2_1/U12            | A1 v -> ZN ^ | CKND2D2   | 0.032 |   0.862 |    0.893 | 
     | fifo_core_2_1/U259           | I ^ -> ZN v  | CKND1     | 0.033 |   0.896 |    0.926 | 
     | fifo_core_2_1/U294           | A2 v -> ZN ^ | CKND2D2   | 0.044 |   0.939 |    0.970 | 
     | fifo_core_2_1/U295           | A2 ^ -> ZN v | NR2XD1    | 0.038 |   0.977 |    1.008 | 
     | fifo_core_2_1/FE_OFC136_n350 | I v -> ZN ^  | CKND2     | 0.036 |   1.014 |    1.044 | 
     | fifo_core_2_1/FE_OFC137_n350 | I ^ -> ZN v  | CKND6     | 0.060 |   1.074 |    1.104 | 
     | fifo_core_2_1/mem_reg_7__12_ | E v          | EDFQD1    | 0.007 |   1.081 |    1.111 | 
     +--------------------------------------------------------------------------------------+ 
Path 455: MET Setup Check with Pin fifo_core_2_1/mem_reg_5__13_/CP 
Endpoint:   fifo_core_2_1/mem_reg_5__13_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[13]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.012
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.187
- Arrival Time                  1.156
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.290 | 
     | core_instance_2              | clk ^ -> sum_out[13] ^ | core   | 0.657 |   0.917 |    0.947 | 
     | FE_OFC60_core_2_sum_out_13_  | I ^ -> Z ^             | CKBD3  | 0.142 |   1.058 |    1.089 | 
     | fifo_core_2_1/U190           | A2 ^ -> Z ^            | OA22D0 | 0.098 |   1.156 |    1.187 | 
     | fifo_core_2_1/mem_reg_5__13_ | D ^                    | DFQD1  | 0.000 |   1.156 |    1.187 | 
     +---------------------------------------------------------------------------------------------+ 
Path 456: MET Setup Check with Pin fifo_core_2_1/mem_reg_1__10_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__10_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.108
- Arrival Time                  1.077
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.285 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.456 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.507 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.538 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.628 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.652 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.733 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.823 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.871 | 
     | fifo_core_2_1/U293                 | A3 v -> ZN ^ | NR3D0    | 0.087 |   0.926 |    0.957 | 
     | fifo_core_2_1/FE_OFC115_n247       | I ^ -> ZN v  | CKND1    | 0.062 |   0.988 |    1.019 | 
     | fifo_core_2_1/FE_OFC116_n247       | I v -> ZN ^  | CKND6    | 0.077 |   1.065 |    1.096 | 
     | fifo_core_2_1/mem_reg_1__10_       | E ^          | EDFQD1   | 0.012 |   1.077 |    1.108 | 
     +-------------------------------------------------------------------------------------------+ 
Path 457: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__11_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__11_/E (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_2_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.111
- Arrival Time                  1.080
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^         |           |       |   0.254 |    0.285 | 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.275 |   0.529 |    0.560 | 
     | fifo_core_2_1/U241           | I ^ -> ZN v  | INVD2     | 0.076 |   0.605 |    0.636 | 
     | fifo_core_2_1/FE_RC_11_0     | C v -> ZN ^  | AOI211XD1 | 0.079 |   0.684 |    0.715 | 
     | fifo_core_2_1/U244           | I1 ^ -> ZN v | MUX2ND0   | 0.052 |   0.735 |    0.766 | 
     | fifo_core_2_1/U56            | A2 v -> Z v  | OA21D4    | 0.095 |   0.830 |    0.861 | 
     | fifo_core_2_1/U12            | A1 v -> ZN ^ | CKND2D2   | 0.032 |   0.862 |    0.893 | 
     | fifo_core_2_1/U259           | I ^ -> ZN v  | CKND1     | 0.033 |   0.896 |    0.927 | 
     | fifo_core_2_1/U294           | A2 v -> ZN ^ | CKND2D2   | 0.044 |   0.939 |    0.970 | 
     | fifo_core_2_1/U295           | A2 ^ -> ZN v | NR2XD1    | 0.038 |   0.977 |    1.008 | 
     | fifo_core_2_1/FE_OFC136_n350 | I v -> ZN ^  | CKND2     | 0.036 |   1.014 |    1.045 | 
     | fifo_core_2_1/FE_OFC137_n350 | I ^ -> ZN v  | CKND6     | 0.060 |   1.074 |    1.105 | 
     | fifo_core_2_1/mem_reg_7__11_ | E v          | EDFQD1    | 0.006 |   1.080 |    1.111 | 
     +--------------------------------------------------------------------------------------+ 
Path 458: MET Setup Check with Pin fifo_core_2_1/mem_reg_4__17_/CP 
Endpoint:   fifo_core_2_1/mem_reg_4__17_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.242
- Setup                        -0.004
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.195
- Arrival Time                  1.164
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.285 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.456 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.508 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.538 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.628 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.652 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.733 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.823 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.871 | 
     | fifo_core_2_1/U10                  | A2 v -> ZN ^ | NR2XD2   | 0.072 |   0.911 |    0.942 | 
     | fifo_core_2_1/U18                  | A1 ^ -> Z ^  | AN2D8    | 0.102 |   1.013 |    1.045 | 
     | fifo_core_2_1/FE_OFC161_n74        | I ^ -> ZN v  | INVD12   | 0.049 |   1.063 |    1.094 | 
     | fifo_core_2_1/U214                 | A1 v -> Z v  | OA22D0   | 0.101 |   1.164 |    1.195 | 
     | fifo_core_2_1/mem_reg_4__17_       | D v          | DFQD1    | 0.000 |   1.164 |    1.195 | 
     +-------------------------------------------------------------------------------------------+ 
Path 459: MET Setup Check with Pin fifo_core_1_2/mem_reg_7__15_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__15_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.067
- Arrival Time                  1.036
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.231 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.400 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.453 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.479 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.559 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.663 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.764 | 
     | fifo_core_1_2/U263                 | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.782 |    0.813 | 
     | fifo_core_1_2/U264                 | I v -> ZN ^  | CKND1    | 0.048 |   0.830 |    0.861 | 
     | fifo_core_1_2/U11                  | A2 ^ -> ZN v | CKND2D2  | 0.047 |   0.877 |    0.908 | 
     | fifo_core_1_2/U8                   | A2 v -> ZN ^ | NR2XD1   | 0.062 |   0.939 |    0.970 | 
     | fifo_core_1_2/FE_OFC166_n224       | I ^ -> Z ^   | BUFFD12  | 0.078 |   1.017 |    1.049 | 
     | fifo_core_1_2/mem_reg_7__15_       | E ^          | EDFQD1   | 0.018 |   1.036 |    1.067 | 
     +-------------------------------------------------------------------------------------------+ 
Path 460: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__10_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__10_/E (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_2_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.111
- Arrival Time                  1.080
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^         |           |       |   0.254 |    0.285 | 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.275 |   0.529 |    0.560 | 
     | fifo_core_2_1/U241           | I ^ -> ZN v  | INVD2     | 0.076 |   0.605 |    0.636 | 
     | fifo_core_2_1/FE_RC_11_0     | C v -> ZN ^  | AOI211XD1 | 0.079 |   0.684 |    0.715 | 
     | fifo_core_2_1/U244           | I1 ^ -> ZN v | MUX2ND0   | 0.052 |   0.735 |    0.767 | 
     | fifo_core_2_1/U56            | A2 v -> Z v  | OA21D4    | 0.095 |   0.830 |    0.861 | 
     | fifo_core_2_1/U12            | A1 v -> ZN ^ | CKND2D2   | 0.032 |   0.862 |    0.894 | 
     | fifo_core_2_1/U259           | I ^ -> ZN v  | CKND1     | 0.033 |   0.896 |    0.927 | 
     | fifo_core_2_1/U294           | A2 v -> ZN ^ | CKND2D2   | 0.044 |   0.939 |    0.970 | 
     | fifo_core_2_1/U295           | A2 ^ -> ZN v | NR2XD1    | 0.038 |   0.977 |    1.008 | 
     | fifo_core_2_1/FE_OFC136_n350 | I v -> ZN ^  | CKND2     | 0.036 |   1.014 |    1.045 | 
     | fifo_core_2_1/FE_OFC137_n350 | I ^ -> ZN v  | CKND6     | 0.060 |   1.074 |    1.105 | 
     | fifo_core_2_1/mem_reg_7__10_ | E v          | EDFQD1    | 0.006 |   1.080 |    1.111 | 
     +--------------------------------------------------------------------------------------+ 
Path 461: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_2_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_2_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_3_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.201
- Setup                         0.007
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.144
- Arrival Time                  1.112
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_3_  | CP ^         |         |       |   0.202 |    0.233 | 
     | fifo_core_2_1/rd_ptr_reg_3_  | CP ^ -> Q ^  | DFCNQD1 | 0.208 |   0.409 |    0.441 | 
     | fifo_core_2_1/U15            | A1 ^ -> Z v  | XOR2D0  | 0.116 |   0.525 |    0.557 | 
     | fifo_core_2_1/U53            | B v -> ZN ^  | AOI21D1 | 0.095 |   0.620 |    0.652 | 
     | fifo_core_2_1/U52            | A3 ^ -> ZN v | AOI31D4 | 0.072 |   0.693 |    0.724 | 
     | fifo_core_2_1/U13            | A1 v -> ZN ^ | CKND2D3 | 0.054 |   0.747 |    0.778 | 
     | fifo_core_2_1/U29            | A1 ^ -> ZN v | NR3D0   | 0.060 |   0.807 |    0.839 | 
     | fifo_core_2_1/FE_OFC77_n98   | I v -> Z v   | BUFFD6  | 0.084 |   0.891 |    0.923 | 
     | fifo_core_2_1/U64            | A1 v -> ZN ^ | AOI22D0 | 0.109 |   1.000 |    1.032 | 
     | fifo_core_2_1/U61            | A4 ^ -> ZN v | ND4D1   | 0.112 |   1.112 |    1.144 | 
     | fifo_core_2_1/rd_data_reg_2_ | D v          | DFCNQD1 | 0.000 |   1.112 |    1.144 | 
     +------------------------------------------------------------------------------------+ 
Path 462: MET Setup Check with Pin fifo_core_1_2/mem_reg_6__22_/CP 
Endpoint:   fifo_core_1_2/mem_reg_6__22_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.086
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.063
- Arrival Time                  1.031
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.231 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.401 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.453 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.479 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.560 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.663 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.764 | 
     | fifo_core_1_2/U56                  | A1 ^ -> ZN v | ND2D0    | 0.069 |   0.802 |    0.834 | 
     | fifo_core_1_2/U225                 | A4 v -> Z v  | OR4D2    | 0.149 |   0.951 |    0.983 | 
     | fifo_core_1_2/FE_OFC90_n40         | I v -> ZN ^  | CKND8    | 0.067 |   1.018 |    1.050 | 
     | fifo_core_1_2/mem_reg_6__22_       | E ^          | EDFQD1   | 0.013 |   1.031 |    1.063 | 
     +-------------------------------------------------------------------------------------------+ 
Path 463: MET Setup Check with Pin fifo_core_1_2/mem_reg_6__19_/CP 
Endpoint:   fifo_core_1_2/mem_reg_6__19_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.086
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.063
- Arrival Time                  1.031
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.231 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.401 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.453 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.479 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.560 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.663 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.764 | 
     | fifo_core_1_2/U56                  | A1 ^ -> ZN v | ND2D0    | 0.069 |   0.802 |    0.834 | 
     | fifo_core_1_2/U225                 | A4 v -> Z v  | OR4D2    | 0.149 |   0.951 |    0.983 | 
     | fifo_core_1_2/FE_OFC90_n40         | I v -> ZN ^  | CKND8    | 0.067 |   1.018 |    1.050 | 
     | fifo_core_1_2/mem_reg_6__19_       | E ^          | EDFQD1   | 0.013 |   1.031 |    1.063 | 
     +-------------------------------------------------------------------------------------------+ 
Path 464: MET Setup Check with Pin fifo_core_1_2/mem_reg_6__23_/CP 
Endpoint:   fifo_core_1_2/mem_reg_6__23_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.086
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.063
- Arrival Time                  1.031
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.231 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.401 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.453 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.479 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.560 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.663 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.764 | 
     | fifo_core_1_2/U56                  | A1 ^ -> ZN v | ND2D0    | 0.069 |   0.802 |    0.834 | 
     | fifo_core_1_2/U225                 | A4 v -> Z v  | OR4D2    | 0.149 |   0.951 |    0.983 | 
     | fifo_core_1_2/FE_OFC90_n40         | I v -> ZN ^  | CKND8    | 0.067 |   1.018 |    1.050 | 
     | fifo_core_1_2/mem_reg_6__23_       | E ^          | EDFQD1   | 0.013 |   1.031 |    1.063 | 
     +-------------------------------------------------------------------------------------------+ 
Path 465: MET Setup Check with Pin fifo_core_1_2/mem_reg_6__21_/CP 
Endpoint:   fifo_core_1_2/mem_reg_6__21_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.086
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.063
- Arrival Time                  1.031
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.231 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.401 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.453 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.479 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.560 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.663 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.764 | 
     | fifo_core_1_2/U56                  | A1 ^ -> ZN v | ND2D0    | 0.069 |   0.802 |    0.834 | 
     | fifo_core_1_2/U225                 | A4 v -> Z v  | OR4D2    | 0.149 |   0.951 |    0.983 | 
     | fifo_core_1_2/FE_OFC90_n40         | I v -> ZN ^  | CKND8    | 0.067 |   1.018 |    1.050 | 
     | fifo_core_1_2/mem_reg_6__21_       | E ^          | EDFQD1   | 0.013 |   1.031 |    1.063 | 
     +-------------------------------------------------------------------------------------------+ 
Path 466: MET Setup Check with Pin fifo_core_2_1/mem_reg_0__10_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__10_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.109
- Arrival Time                  1.077
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.285 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.457 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.508 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.539 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.628 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.652 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.734 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.823 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.871 | 
     | fifo_core_2_1/U292                 | A3 v -> ZN ^ | NR3D0    | 0.090 |   0.929 |    0.961 | 
     | fifo_core_2_1/FE_OFC117_n244       | I ^ -> ZN v  | CKND1    | 0.064 |   0.993 |    1.025 | 
     | fifo_core_2_1/FE_OFC118_n244       | I v -> ZN ^  | CKND6    | 0.079 |   1.072 |    1.104 | 
     | fifo_core_2_1/mem_reg_0__10_       | E ^          | EDFQD1   | 0.005 |   1.077 |    1.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 467: MET Setup Check with Pin fifo_core_2_1/mem_reg_6__11_/CP 
Endpoint:   fifo_core_2_1/mem_reg_6__11_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.090
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.102
- Arrival Time                  1.071
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.285 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.457 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.508 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.539 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.629 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.652 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.734 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.823 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.867 | 
     | fifo_core_2_1/FE_RC_62_0           | A1 v -> ZN ^ | NR2D0    | 0.068 |   0.904 |    0.935 | 
     | fifo_core_2_1/FE_RC_60_0           | A1 ^ -> ZN v | CKND2D1  | 0.060 |   0.963 |    0.995 | 
     | fifo_core_2_1/FE_RC_61_0           | I v -> ZN ^  | CKND4    | 0.102 |   1.065 |    1.097 | 
     | fifo_core_2_1/mem_reg_6__11_       | E ^          | EDFQD1   | 0.005 |   1.071 |    1.102 | 
     +-------------------------------------------------------------------------------------------+ 
Path 468: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__9_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__9_/E (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_2_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.247
- Setup                         0.081
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.116
- Arrival Time                  1.084
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^         |           |       |   0.254 |    0.285 | 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.275 |   0.529 |    0.561 | 
     | fifo_core_2_1/U241           | I ^ -> ZN v  | INVD2     | 0.076 |   0.605 |    0.637 | 
     | fifo_core_2_1/FE_RC_11_0     | C v -> ZN ^  | AOI211XD1 | 0.079 |   0.684 |    0.715 | 
     | fifo_core_2_1/U244           | I1 ^ -> ZN v | MUX2ND0   | 0.052 |   0.735 |    0.767 | 
     | fifo_core_2_1/U56            | A2 v -> Z v  | OA21D4    | 0.095 |   0.830 |    0.862 | 
     | fifo_core_2_1/U12            | A1 v -> ZN ^ | CKND2D2   | 0.032 |   0.862 |    0.894 | 
     | fifo_core_2_1/U259           | I ^ -> ZN v  | CKND1     | 0.033 |   0.896 |    0.927 | 
     | fifo_core_2_1/U294           | A2 v -> ZN ^ | CKND2D2   | 0.044 |   0.939 |    0.971 | 
     | fifo_core_2_1/U295           | A2 ^ -> ZN v | NR2XD1    | 0.038 |   0.977 |    1.009 | 
     | fifo_core_2_1/FE_OFC136_n350 | I v -> ZN ^  | CKND2     | 0.036 |   1.014 |    1.045 | 
     | fifo_core_2_1/FE_OFC137_n350 | I ^ -> ZN v  | CKND6     | 0.060 |   1.074 |    1.105 | 
     | fifo_core_2_1/mem_reg_7__9_  | E v          | EDFQD1    | 0.011 |   1.084 |    1.116 | 
     +--------------------------------------------------------------------------------------+ 
Path 469: MET Setup Check with Pin fifo_core_1_2/mem_reg_5__14_/CP 
Endpoint:   fifo_core_1_2/mem_reg_5__14_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.201
- Setup                         0.020
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.131
- Arrival Time                  1.099
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.232 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.401 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.454 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.480 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.560 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.663 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.764 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.803 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.859 | 
     | fifo_core_1_2/U17                  | A2 ^ -> ZN v | ND2D8    | 0.107 |   0.934 |    0.966 | 
     | fifo_core_1_2/FE_OFC177_n142       | I v -> ZN ^  | CKND8    | 0.078 |   1.012 |    1.044 | 
     | fifo_core_1_2/FE_RC_16_0           | A1 ^ -> ZN v | NR2D0    | 0.039 |   1.052 |    1.083 | 
     | fifo_core_1_2/FE_RC_14_0           | A2 v -> ZN ^ | NR2XD0   | 0.048 |   1.099 |    1.131 | 
     | fifo_core_1_2/mem_reg_5__14_       | D ^          | DFQD1    | 0.000 |   1.099 |    1.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 470: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_18_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_18_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.199
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.107
- Arrival Time                  1.075
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                               |              |          |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^         |          |       |   0.202 |    0.234 | 
     | fifo_core_2_1/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1   | 0.177 |   0.379 |    0.411 | 
     | fifo_core_2_1/FE_RC_33_0      | B2 v -> ZN v | MOAI22D1 | 0.087 |   0.466 |    0.498 | 
     | fifo_core_2_1/U255            | I1 v -> ZN ^ | MUX2ND0  | 0.076 |   0.542 |    0.574 | 
     | fifo_core_2_1/U54             | A1 ^ -> ZN v | OAI21D1  | 0.066 |   0.608 |    0.640 | 
     | fifo_core_2_1/U52             | A1 v -> ZN ^ | AOI31D4  | 0.058 |   0.666 |    0.697 | 
     | fifo_core_2_1/U13             | A1 ^ -> ZN v | CKND2D3  | 0.056 |   0.722 |    0.753 | 
     | fifo_core_2_1/U262            | A1 v -> ZN ^ | NR3D0    | 0.103 |   0.824 |    0.856 | 
     | fifo_core_2_1/FE_OFC131_n235  | I ^ -> ZN v  | CKND1    | 0.065 |   0.889 |    0.921 | 
     | fifo_core_2_1/FE_OFC132_n235  | I v -> ZN ^  | INVD4    | 0.079 |   0.968 |    1.000 | 
     | fifo_core_2_1/U47             | A2 ^ -> ZN v | AOI21D1  | 0.059 |   1.027 |    1.059 | 
     | fifo_core_2_1/U121            | A1 v -> ZN ^ | ND4D0    | 0.048 |   1.075 |    1.107 | 
     | fifo_core_2_1/rd_data_reg_18_ | D ^          | DFCNQD2  | 0.000 |   1.075 |    1.107 | 
     +--------------------------------------------------------------------------------------+ 
Path 471: MET Setup Check with Pin fifo_core_1_2/mem_reg_7__12_/CP 
Endpoint:   fifo_core_1_2/mem_reg_7__12_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.200
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.067
- Arrival Time                  1.035
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.232 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.401 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.454 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.480 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.560 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.663 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.765 | 
     | fifo_core_1_2/U263                 | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.782 |    0.814 | 
     | fifo_core_1_2/U264                 | I v -> ZN ^  | CKND1    | 0.048 |   0.830 |    0.862 | 
     | fifo_core_1_2/U11                  | A2 ^ -> ZN v | CKND2D2  | 0.047 |   0.877 |    0.908 | 
     | fifo_core_1_2/U8                   | A2 v -> ZN ^ | NR2XD1   | 0.062 |   0.939 |    0.971 | 
     | fifo_core_1_2/FE_OFC166_n224       | I ^ -> Z ^   | BUFFD12  | 0.078 |   1.017 |    1.049 | 
     | fifo_core_1_2/mem_reg_7__12_       | E ^          | EDFQD1   | 0.018 |   1.035 |    1.067 | 
     +-------------------------------------------------------------------------------------------+ 
Path 472: MET Setup Check with Pin fifo_core_1_2/rd_data_reg_10_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_10_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                         0.003
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.189
- Arrival Time                  1.157
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^         |         |       |   0.250 |    0.282 | 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1  | 0.182 |   0.431 |    0.463 | 
     | fifo_core_1_2/FE_RC_58_0      | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.498 |    0.530 | 
     | fifo_core_1_2/FE_RC_57_0      | A1 ^ -> ZN ^ | IND2D2  | 0.067 |   0.565 |    0.597 | 
     | fifo_core_1_2/FE_RC_50_0      | A1 ^ -> ZN v | AOI22D2 | 0.035 |   0.600 |    0.632 | 
     | fifo_core_1_2/FE_RC_24_0      | A1 v -> ZN ^ | OAI21D2 | 0.057 |   0.657 |    0.689 | 
     | fifo_core_1_2/FE_RC_29_0      | A2 ^ -> ZN v | AOI31D4 | 0.063 |   0.721 |    0.752 | 
     | fifo_core_1_2/U26             | A1 v -> ZN ^ | ND2D3   | 0.040 |   0.761 |    0.792 | 
     | fifo_core_1_2/U267            | A1 ^ -> ZN v | NR2D2   | 0.023 |   0.783 |    0.815 | 
     | fifo_core_1_2/FE_OFC126_n212  | I v -> Z v   | BUFFD8  | 0.075 |   0.858 |    0.890 | 
     | fifo_core_1_2/U282            | A1 v -> Z v  | AO22D0  | 0.102 |   0.960 |    0.992 | 
     | fifo_core_1_2/U101            | B v -> ZN ^  | AOI21D0 | 0.102 |   1.062 |    1.094 | 
     | fifo_core_1_2/U98             | A1 ^ -> ZN v | ND4D1   | 0.094 |   1.157 |    1.189 | 
     | fifo_core_1_2/rd_data_reg_10_ | D v          | DFCNQD1 | 0.000 |   1.157 |    1.189 | 
     +-------------------------------------------------------------------------------------+ 
Path 473: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__23_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__23_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[23]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.102
- Arrival Time                  1.070
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                               |                        |        |       |  Time   |   Time   | 
     |-------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2               | clk ^                  |        |       |   0.259 |    0.291 | 
     | core_instance_2               | clk ^ -> sum_out[23] ^ | core   | 0.668 |   0.927 |    0.959 | 
     | FE_OCPC190_core_2_sum_out_23_ | I ^ -> Z ^             | BUFFD2 | 0.139 |   1.066 |    1.098 | 
     | fifo_core_2_1/mem_reg_7__23_  | D ^                    | EDFQD1 | 0.004 |   1.070 |    1.102 | 
     +----------------------------------------------------------------------------------------------+ 
Path 474: MET Setup Check with Pin fifo_core_1_2/mem_reg_4__4_/CP 
Endpoint:   fifo_core_1_2/mem_reg_4__4_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.203
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.135
- Arrival Time                  1.103
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.232 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.401 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.454 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.480 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.560 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.664 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.765 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.803 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.860 | 
     | fifo_core_1_2/U16                  | A1 ^ -> Z ^  | AN2D8    | 0.120 |   0.948 |    0.980 | 
     | fifo_core_1_2/FE_OFC183_n225       | I ^ -> Z ^   | CKBD4    | 0.068 |   1.016 |    1.048 | 
     | fifo_core_1_2/U238                 | B1 ^ -> Z ^  | OA22D0   | 0.087 |   1.103 |    1.135 | 
     | fifo_core_1_2/mem_reg_4__4_        | D ^          | DFQD1    | 0.000 |   1.103 |    1.135 | 
     +-------------------------------------------------------------------------------------------+ 
Path 475: MET Setup Check with Pin fifo_core_2_1/mem_reg_6__10_/CP 
Endpoint:   fifo_core_2_1/mem_reg_6__10_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.090
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.102
- Arrival Time                  1.070
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.286 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.457 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.509 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.539 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.629 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.653 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.734 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.824 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.868 | 
     | fifo_core_2_1/FE_RC_62_0           | A1 v -> ZN ^ | NR2D0    | 0.068 |   0.904 |    0.936 | 
     | fifo_core_2_1/FE_RC_60_0           | A1 ^ -> ZN v | CKND2D1  | 0.060 |   0.963 |    0.995 | 
     | fifo_core_2_1/FE_RC_61_0           | I v -> ZN ^  | CKND4    | 0.102 |   1.065 |    1.097 | 
     | fifo_core_2_1/mem_reg_6__10_       | E ^          | EDFQD1   | 0.005 |   1.070 |    1.102 | 
     +-------------------------------------------------------------------------------------------+ 
Path 476: MET Setup Check with Pin core_instance_2/clk 
Endpoint:   core_instance_2/sum_in[14]      (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_data_reg_14_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.555
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.645
- Arrival Time                  0.613
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.249
     = Beginpoint Arrival Time       0.249
     +-------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                           |              |         |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_data_reg_14_             | CP ^         |         |       |   0.249 |    0.281 | 
     | fifo_core_1_2/rd_data_reg_14_             | CP ^ -> Q ^  | DFCNQD1 | 0.164 |   0.412 |    0.445 | 
     | fifo_core_1_2/FE_OFC111_core_2_sum_in_14_ | I ^ -> Z ^   | CKBD2   | 0.185 |   0.597 |    0.630 | 
     | core_instance_2                           | sum_in[14] ^ | core    | 0.015 |   0.613 |    0.645 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 477: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__14_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__14_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[14]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.248
- Setup                         0.090
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.108
- Arrival Time                  1.075
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.291 | 
     | core_instance_2              | clk ^ -> sum_out[14] ^ | core   | 0.665 |   0.924 |    0.957 | 
     | FE_OFC59_core_2_sum_out_14_  | I ^ -> Z ^             | CKBD3  | 0.147 |   1.071 |    1.103 | 
     | fifo_core_2_1/mem_reg_3__14_ | D ^                    | EDFQD1 | 0.004 |   1.075 |    1.108 | 
     +---------------------------------------------------------------------------------------------+ 
Path 478: MET Setup Check with Pin fifo_core_1_2/rd_data_reg_16_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_16_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_ptr_reg_0_/Q   (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.246
- Setup                         0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.196
- Arrival Time                  1.163
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^         |         |       |   0.250 |    0.282 | 
     | fifo_core_1_2/rd_ptr_reg_0_   | CP ^ -> Q v  | DFCND1  | 0.182 |   0.431 |    0.464 | 
     | fifo_core_1_2/FE_RC_58_0      | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.498 |    0.530 | 
     | fifo_core_1_2/FE_RC_57_0      | A1 ^ -> ZN ^ | IND2D2  | 0.067 |   0.565 |    0.597 | 
     | fifo_core_1_2/FE_RC_50_0      | A1 ^ -> ZN v | AOI22D2 | 0.035 |   0.600 |    0.632 | 
     | fifo_core_1_2/FE_RC_24_0      | A1 v -> ZN ^ | OAI21D2 | 0.057 |   0.657 |    0.690 | 
     | fifo_core_1_2/FE_RC_29_0      | A2 ^ -> ZN v | AOI31D4 | 0.063 |   0.721 |    0.753 | 
     | fifo_core_1_2/U26             | A1 v -> ZN ^ | ND2D3   | 0.040 |   0.761 |    0.793 | 
     | fifo_core_1_2/U267            | A1 ^ -> ZN v | NR2D2   | 0.023 |   0.783 |    0.816 | 
     | fifo_core_1_2/FE_OFC126_n212  | I v -> Z v   | BUFFD8  | 0.075 |   0.858 |    0.890 | 
     | fifo_core_1_2/U283            | A1 v -> Z v  | AO22D0  | 0.108 |   0.965 |    0.998 | 
     | fifo_core_1_2/U49             | B v -> ZN ^  | AOI21D0 | 0.098 |   1.064 |    1.096 | 
     | fifo_core_1_2/U120            | A1 ^ -> ZN v | ND4D1   | 0.100 |   1.163 |    1.196 | 
     | fifo_core_1_2/rd_data_reg_16_ | D v          | DFCNQD1 | 0.000 |   1.163 |    1.196 | 
     +-------------------------------------------------------------------------------------+ 
Path 479: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__14_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__14_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[14]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.248
- Setup                         0.090
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.108
- Arrival Time                  1.075
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                              |                        |        |       |  Time   |   Time   | 
     |------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2              | clk ^                  |        |       |   0.259 |    0.292 | 
     | core_instance_2              | clk ^ -> sum_out[14] ^ | core   | 0.665 |   0.924 |    0.957 | 
     | FE_OFC59_core_2_sum_out_14_  | I ^ -> Z ^             | CKBD3  | 0.147 |   1.071 |    1.103 | 
     | fifo_core_2_1/mem_reg_7__14_ | D ^                    | EDFQD1 | 0.004 |   1.075 |    1.108 | 
     +---------------------------------------------------------------------------------------------+ 
Path 480: MET Setup Check with Pin fifo_core_2_1/mem_reg_6__4_/CP 
Endpoint:   fifo_core_2_1/mem_reg_6__4_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.090
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.102
- Arrival Time                  1.070
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.286 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.458 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.509 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.540 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.629 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.653 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.735 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.824 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.868 | 
     | fifo_core_2_1/FE_RC_62_0           | A1 v -> ZN ^ | NR2D0    | 0.068 |   0.904 |    0.936 | 
     | fifo_core_2_1/FE_RC_60_0           | A1 ^ -> ZN v | CKND2D1  | 0.060 |   0.963 |    0.996 | 
     | fifo_core_2_1/FE_RC_61_0           | I v -> ZN ^  | CKND4    | 0.102 |   1.065 |    1.098 | 
     | fifo_core_2_1/mem_reg_6__4_        | E ^          | EDFQD1   | 0.005 |   1.070 |    1.102 | 
     +-------------------------------------------------------------------------------------------+ 
Path 481: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__4_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__4_/E (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_2_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.112
- Arrival Time                  1.079
= Slack Time                    0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^         |           |       |   0.254 |    0.286 | 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.275 |   0.529 |    0.562 | 
     | fifo_core_2_1/U241           | I ^ -> ZN v  | INVD2     | 0.076 |   0.605 |    0.637 | 
     | fifo_core_2_1/FE_RC_11_0     | C v -> ZN ^  | AOI211XD1 | 0.079 |   0.684 |    0.716 | 
     | fifo_core_2_1/U244           | I1 ^ -> ZN v | MUX2ND0   | 0.052 |   0.735 |    0.768 | 
     | fifo_core_2_1/U56            | A2 v -> Z v  | OA21D4    | 0.095 |   0.830 |    0.862 | 
     | fifo_core_2_1/U12            | A1 v -> ZN ^ | CKND2D2   | 0.032 |   0.862 |    0.895 | 
     | fifo_core_2_1/U259           | I ^ -> ZN v  | CKND1     | 0.033 |   0.896 |    0.928 | 
     | fifo_core_2_1/U294           | A2 v -> ZN ^ | CKND2D2   | 0.044 |   0.939 |    0.972 | 
     | fifo_core_2_1/U295           | A2 ^ -> ZN v | NR2XD1    | 0.038 |   0.977 |    1.010 | 
     | fifo_core_2_1/FE_OFC136_n350 | I v -> ZN ^  | CKND2     | 0.036 |   1.014 |    1.046 | 
     | fifo_core_2_1/FE_OFC137_n350 | I ^ -> ZN v  | CKND6     | 0.060 |   1.074 |    1.106 | 
     | fifo_core_2_1/mem_reg_7__4_  | E v          | EDFQD1    | 0.005 |   1.079 |    1.112 | 
     +--------------------------------------------------------------------------------------+ 
Path 482: MET Setup Check with Pin fifo_core_2_1/mem_reg_0__4_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__4_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.109
- Arrival Time                  1.076
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.286 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.458 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.509 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.540 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.630 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.653 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.735 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.824 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.872 | 
     | fifo_core_2_1/U292                 | A3 v -> ZN ^ | NR3D0    | 0.090 |   0.929 |    0.962 | 
     | fifo_core_2_1/FE_OFC117_n244       | I ^ -> ZN v  | CKND1    | 0.064 |   0.993 |    1.026 | 
     | fifo_core_2_1/FE_OFC118_n244       | I v -> ZN ^  | CKND6    | 0.079 |   1.072 |    1.105 | 
     | fifo_core_2_1/mem_reg_0__4_        | E ^          | EDFQD1   | 0.004 |   1.076 |    1.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 483: MET Setup Check with Pin fifo_core_2_1/mem_reg_4__22_/CP 
Endpoint:   fifo_core_2_1/mem_reg_4__22_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.242
- Setup                        -0.004
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.195
- Arrival Time                  1.163
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.286 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.458 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.509 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.540 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.630 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.653 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.735 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.825 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.872 | 
     | fifo_core_2_1/U10                  | A2 v -> ZN ^ | NR2XD2   | 0.072 |   0.911 |    0.944 | 
     | fifo_core_2_1/U18                  | A1 ^ -> Z ^  | AN2D8    | 0.102 |   1.013 |    1.046 | 
     | fifo_core_2_1/FE_OFC161_n74        | I ^ -> ZN v  | INVD12   | 0.049 |   1.063 |    1.095 | 
     | fifo_core_2_1/U219                 | A1 v -> Z v  | OA22D0   | 0.100 |   1.163 |    1.195 | 
     | fifo_core_2_1/mem_reg_4__22_       | D v          | DFQD1    | 0.000 |   1.163 |    1.195 | 
     +-------------------------------------------------------------------------------------------+ 
Path 484: MET Setup Check with Pin fifo_core_2_1/rd_data_reg_1_/CP 
Endpoint:   fifo_core_2_1/rd_data_reg_1_/D (v) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_2_1/rd_ptr_reg_3_/Q  (^) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.201
- Setup                         0.007
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.144
- Arrival Time                  1.111
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.202
     = Beginpoint Arrival Time       0.202
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_2_1/rd_ptr_reg_3_  | CP ^         |         |       |   0.202 |    0.234 | 
     | fifo_core_2_1/rd_ptr_reg_3_  | CP ^ -> Q ^  | DFCNQD1 | 0.208 |   0.409 |    0.442 | 
     | fifo_core_2_1/U15            | A1 ^ -> Z v  | XOR2D0  | 0.116 |   0.525 |    0.558 | 
     | fifo_core_2_1/U53            | B v -> ZN ^  | AOI21D1 | 0.095 |   0.620 |    0.653 | 
     | fifo_core_2_1/U52            | A3 ^ -> ZN v | AOI31D4 | 0.072 |   0.693 |    0.725 | 
     | fifo_core_2_1/FE_RC_73_0     | A1 v -> ZN v | INR2D2  | 0.072 |   0.765 |    0.798 | 
     | fifo_core_2_1/U231           | I v -> ZN ^  | CKND3   | 0.047 |   0.812 |    0.845 | 
     | fifo_core_2_1/U174           | A1 ^ -> ZN v | NR2XD4  | 0.064 |   0.876 |    0.908 | 
     | fifo_core_2_1/U59            | A1 v -> ZN ^ | AOI22D0 | 0.123 |   0.999 |    1.032 | 
     | fifo_core_2_1/U58            | A3 ^ -> ZN v | ND4D1   | 0.112 |   1.111 |    1.144 | 
     | fifo_core_2_1/rd_data_reg_1_ | D v          | DFCNQD1 | 0.000 |   1.111 |    1.144 | 
     +------------------------------------------------------------------------------------+ 
Path 485: MET Setup Check with Pin fifo_core_2_1/mem_reg_3__23_/CP 
Endpoint:   fifo_core_2_1/mem_reg_3__23_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[23]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.103
- Arrival Time                  1.070
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                               |                        |        |       |  Time   |   Time   | 
     |-------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2               | clk ^                  |        |       |   0.259 |    0.292 | 
     | core_instance_2               | clk ^ -> sum_out[23] ^ | core   | 0.668 |   0.927 |    0.960 | 
     | FE_OCPC190_core_2_sum_out_23_ | I ^ -> Z ^             | BUFFD2 | 0.139 |   1.066 |    1.099 | 
     | fifo_core_2_1/mem_reg_3__23_  | D ^                    | EDFQD1 | 0.004 |   1.070 |    1.103 | 
     +----------------------------------------------------------------------------------------------+ 
Path 486: MET Setup Check with Pin fifo_core_2_1/mem_reg_2__23_/CP 
Endpoint:   fifo_core_2_1/mem_reg_2__23_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[23]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.103
- Arrival Time                  1.070
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                               |                        |        |       |  Time   |   Time   | 
     |-------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2               | clk ^                  |        |       |   0.259 |    0.292 | 
     | core_instance_2               | clk ^ -> sum_out[23] ^ | core   | 0.668 |   0.927 |    0.960 | 
     | FE_OCPC190_core_2_sum_out_23_ | I ^ -> Z ^             | BUFFD2 | 0.139 |   1.066 |    1.099 | 
     | fifo_core_2_1/mem_reg_2__23_  | D ^                    | EDFQD1 | 0.004 |   1.070 |    1.103 | 
     +----------------------------------------------------------------------------------------------+ 
Path 487: MET Setup Check with Pin fifo_core_1_2/mem_reg_4__7_/CP 
Endpoint:   fifo_core_1_2/mem_reg_4__7_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.203
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.135
- Arrival Time                  1.103
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.233 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.402 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.455 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.481 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.561 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.664 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.765 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.804 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.860 | 
     | fifo_core_1_2/U16                  | A1 ^ -> Z ^  | AN2D8    | 0.120 |   0.948 |    0.981 | 
     | fifo_core_1_2/FE_OFC183_n225       | I ^ -> Z ^   | CKBD4    | 0.068 |   1.016 |    1.048 | 
     | fifo_core_1_2/U241                 | B1 ^ -> Z ^  | OA22D0   | 0.087 |   1.103 |    1.135 | 
     | fifo_core_1_2/mem_reg_4__7_        | D ^          | DFQD1    | 0.000 |   1.103 |    1.135 | 
     +-------------------------------------------------------------------------------------------+ 
Path 488: MET Setup Check with Pin core_instance_2/clk 
Endpoint:   core_instance_2/sum_in[8]      (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_data_reg_8_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.550
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 0.649
- Arrival Time                  0.616
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +----------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                         |             |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_data_reg_8_            | CP ^        |         |       |   0.250 |    0.283 | 
     | fifo_core_1_2/rd_data_reg_8_            | CP ^ -> Q ^ | DFCNQD1 | 0.162 |   0.412 |    0.445 | 
     | fifo_core_1_2/FE_OFC52_core_2_sum_in_8_ | I ^ -> Z ^  | BUFFD2  | 0.186 |   0.598 |    0.631 | 
     | core_instance_2                         | sum_in[8] ^ | core    | 0.018 |   0.616 |    0.649 | 
     +----------------------------------------------------------------------------------------------+ 
Path 489: MET Setup Check with Pin fifo_core_1_2/mem_reg_4__5_/CP 
Endpoint:   fifo_core_1_2/mem_reg_4__5_/D (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.203
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.135
- Arrival Time                  1.102
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.233 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.402 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.455 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.481 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.561 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.664 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.766 | 
     | fifo_core_1_2/U57                  | A1 ^ -> ZN v | ND3D8    | 0.038 |   0.771 |    0.804 | 
     | fifo_core_1_2/U22                  | A2 v -> ZN ^ | NR2XD3   | 0.057 |   0.827 |    0.860 | 
     | fifo_core_1_2/U16                  | A1 ^ -> Z ^  | AN2D8    | 0.120 |   0.948 |    0.981 | 
     | fifo_core_1_2/FE_OFC183_n225       | I ^ -> Z ^   | CKBD4    | 0.068 |   1.016 |    1.049 | 
     | fifo_core_1_2/U239                 | B1 ^ -> Z ^  | OA22D0   | 0.087 |   1.102 |    1.135 | 
     | fifo_core_1_2/mem_reg_4__5_        | D ^          | DFQD1    | 0.000 |   1.102 |    1.135 | 
     +-------------------------------------------------------------------------------------------+ 
Path 490: MET Setup Check with Pin fifo_core_2_1/mem_reg_4__4_/CP 
Endpoint:   fifo_core_2_1/mem_reg_4__4_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                        -0.004
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.195
- Arrival Time                  1.162
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.287 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.458 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.509 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.540 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.630 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.654 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.735 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.825 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.873 | 
     | fifo_core_2_1/U10                  | A2 v -> ZN ^ | NR2XD2   | 0.072 |   0.911 |    0.944 | 
     | fifo_core_2_1/U18                  | A1 ^ -> Z ^  | AN2D8    | 0.102 |   1.013 |    1.047 | 
     | fifo_core_2_1/FE_OFC161_n74        | I ^ -> ZN v  | INVD12   | 0.049 |   1.063 |    1.096 | 
     | fifo_core_2_1/U204                 | A1 v -> Z v  | OA22D0   | 0.100 |   1.162 |    1.195 | 
     | fifo_core_2_1/mem_reg_4__4_        | D v          | DFQD1    | 0.000 |   1.162 |    1.195 | 
     +-------------------------------------------------------------------------------------------+ 
Path 491: MET Setup Check with Pin fifo_core_2_1/mem_reg_0__23_/CP 
Endpoint:   fifo_core_2_1/mem_reg_0__23_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[23]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.103
- Arrival Time                  1.070
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                               |                        |        |       |  Time   |   Time   | 
     |-------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2               | clk ^                  |        |       |   0.259 |    0.292 | 
     | core_instance_2               | clk ^ -> sum_out[23] ^ | core   | 0.668 |   0.927 |    0.960 | 
     | FE_OCPC190_core_2_sum_out_23_ | I ^ -> Z ^             | BUFFD2 | 0.139 |   1.066 |    1.099 | 
     | fifo_core_2_1/mem_reg_0__23_  | D ^                    | EDFQD1 | 0.004 |   1.070 |    1.103 | 
     +----------------------------------------------------------------------------------------------+ 
Path 492: MET Setup Check with Pin fifo_core_2_1/mem_reg_1__23_/CP 
Endpoint:   fifo_core_2_1/mem_reg_1__23_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[23]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.103
- Arrival Time                  1.070
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                               |                        |        |       |  Time   |   Time   | 
     |-------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2               | clk ^                  |        |       |   0.259 |    0.292 | 
     | core_instance_2               | clk ^ -> sum_out[23] ^ | core   | 0.668 |   0.927 |    0.960 | 
     | FE_OCPC190_core_2_sum_out_23_ | I ^ -> Z ^             | BUFFD2 | 0.139 |   1.066 |    1.099 | 
     | fifo_core_2_1/mem_reg_1__23_  | D ^                    | EDFQD1 | 0.004 |   1.070 |    1.103 | 
     +----------------------------------------------------------------------------------------------+ 
Path 493: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__23_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__23_/E (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_2_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.081
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.117
- Arrival Time                  1.084
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^         |           |       |   0.254 |    0.287 | 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.275 |   0.529 |    0.562 | 
     | fifo_core_2_1/U241           | I ^ -> ZN v  | INVD2     | 0.076 |   0.605 |    0.638 | 
     | fifo_core_2_1/FE_RC_11_0     | C v -> ZN ^  | AOI211XD1 | 0.079 |   0.684 |    0.717 | 
     | fifo_core_2_1/U244           | I1 ^ -> ZN v | MUX2ND0   | 0.052 |   0.735 |    0.768 | 
     | fifo_core_2_1/U56            | A2 v -> Z v  | OA21D4    | 0.095 |   0.830 |    0.863 | 
     | fifo_core_2_1/U12            | A1 v -> ZN ^ | CKND2D2   | 0.032 |   0.862 |    0.895 | 
     | fifo_core_2_1/U259           | I ^ -> ZN v  | CKND1     | 0.033 |   0.896 |    0.929 | 
     | fifo_core_2_1/U294           | A2 v -> ZN ^ | CKND2D2   | 0.044 |   0.939 |    0.972 | 
     | fifo_core_2_1/U295           | A2 ^ -> ZN v | NR2XD1    | 0.038 |   0.977 |    1.010 | 
     | fifo_core_2_1/FE_OFC136_n350 | I v -> ZN ^  | CKND2     | 0.036 |   1.014 |    1.047 | 
     | fifo_core_2_1/FE_OFC137_n350 | I ^ -> ZN v  | CKND6     | 0.060 |   1.074 |    1.107 | 
     | fifo_core_2_1/mem_reg_7__23_ | E v          | EDFQD1    | 0.010 |   1.084 |    1.117 | 
     +--------------------------------------------------------------------------------------+ 
Path 494: MET Setup Check with Pin fifo_core_2_1/mem_reg_6__2_/CP 
Endpoint:   fifo_core_2_1/mem_reg_6__2_/E (^) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.090
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.103
- Arrival Time                  1.069
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.287 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.459 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.510 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.541 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.630 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.654 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.735 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.825 | 
     | fifo_core_2_1/U33                  | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.835 |    0.869 | 
     | fifo_core_2_1/FE_RC_62_0           | A1 v -> ZN ^ | NR2D0    | 0.068 |   0.904 |    0.937 | 
     | fifo_core_2_1/FE_RC_60_0           | A1 ^ -> ZN v | CKND2D1  | 0.060 |   0.963 |    0.997 | 
     | fifo_core_2_1/FE_RC_61_0           | I v -> ZN ^  | CKND4    | 0.102 |   1.065 |    1.098 | 
     | fifo_core_2_1/mem_reg_6__2_        | E ^          | EDFQD1   | 0.004 |   1.069 |    1.103 | 
     +-------------------------------------------------------------------------------------------+ 
Path 495: MET Setup Check with Pin fifo_core_2_1/mem_reg_6__23_/CP 
Endpoint:   fifo_core_2_1/mem_reg_6__23_/D (^) checked with  leading edge of 
'clk2'
Beginpoint: core_instance_2/sum_out[23]    (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.103
- Arrival Time                  1.070
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.259
     = Beginpoint Arrival Time       0.259
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |          Arc           |  Cell  | Delay | Arrival | Required | 
     |                               |                        |        |       |  Time   |   Time   | 
     |-------------------------------+------------------------+--------+-------+---------+----------| 
     | core_instance_2               | clk ^                  |        |       |   0.259 |    0.292 | 
     | core_instance_2               | clk ^ -> sum_out[23] ^ | core   | 0.668 |   0.927 |    0.961 | 
     | FE_OCPC190_core_2_sum_out_23_ | I ^ -> Z ^             | BUFFD2 | 0.139 |   1.066 |    1.100 | 
     | fifo_core_2_1/mem_reg_6__23_  | D ^                    | EDFQD1 | 0.004 |   1.070 |    1.103 | 
     +----------------------------------------------------------------------------------------------+ 
Path 496: MET Setup Check with Pin fifo_core_2_1/mem_reg_4__6_/CP 
Endpoint:   fifo_core_2_1/mem_reg_4__6_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_0_/Q (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.241
- Setup                        -0.004
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.195
- Arrival Time                  1.162
= Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^         |          |       |   0.254 |    0.287 | 
     | fifo_core_2_1/wr_ptr_reg_0_        | CP ^ -> Q ^  | DFCNQD1  | 0.172 |   0.425 |    0.459 | 
     | fifo_core_2_1/FE_OCPC187_wr_ptr_0_ | I ^ -> Z ^   | CKBD4    | 0.051 |   0.476 |    0.510 | 
     | fifo_core_2_1/U237                 | I ^ -> ZN v  | CKND3    | 0.031 |   0.507 |    0.541 | 
     | fifo_core_2_1/U238                 | I0 v -> ZN ^ | MUX2ND4  | 0.090 |   0.597 |    0.630 | 
     | fifo_core_2_1/FE_RC_45_0           | A1 ^ -> ZN v | AOI211D2 | 0.024 |   0.621 |    0.654 | 
     | fifo_core_2_1/U244                 | I0 v -> ZN ^ | MUX2ND0  | 0.082 |   0.702 |    0.736 | 
     | fifo_core_2_1/U56                  | A2 ^ -> Z ^  | OA21D4   | 0.090 |   0.792 |    0.825 | 
     | fifo_core_2_1/FE_RC_7_0            | A1 ^ -> ZN v | ND3D3    | 0.048 |   0.840 |    0.873 | 
     | fifo_core_2_1/U10                  | A2 v -> ZN ^ | NR2XD2   | 0.072 |   0.911 |    0.945 | 
     | fifo_core_2_1/U18                  | A1 ^ -> Z ^  | AN2D8    | 0.102 |   1.013 |    1.047 | 
     | fifo_core_2_1/FE_OFC161_n74        | I ^ -> ZN v  | INVD12   | 0.049 |   1.063 |    1.096 | 
     | fifo_core_2_1/U206                 | A1 v -> Z v  | OA22D0   | 0.099 |   1.162 |    1.195 | 
     | fifo_core_2_1/mem_reg_4__6_        | D v          | DFQD1    | 0.000 |   1.162 |    1.195 | 
     +-------------------------------------------------------------------------------------------+ 
Path 497: MET Setup Check with Pin fifo_core_2_1/mem_reg_7__19_/CP 
Endpoint:   fifo_core_2_1/mem_reg_7__19_/E (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_2_1/wr_ptr_reg_2_/Q  (^) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.249
- Setup                         0.081
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.118
- Arrival Time                  1.084
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^         |           |       |   0.254 |    0.287 | 
     | fifo_core_2_1/wr_ptr_reg_2_  | CP ^ -> Q ^  | EDFCNQD1  | 0.275 |   0.529 |    0.563 | 
     | fifo_core_2_1/U241           | I ^ -> ZN v  | INVD2     | 0.076 |   0.605 |    0.639 | 
     | fifo_core_2_1/FE_RC_11_0     | C v -> ZN ^  | AOI211XD1 | 0.079 |   0.684 |    0.717 | 
     | fifo_core_2_1/U244           | I1 ^ -> ZN v | MUX2ND0   | 0.052 |   0.735 |    0.769 | 
     | fifo_core_2_1/U56            | A2 v -> Z v  | OA21D4    | 0.095 |   0.830 |    0.863 | 
     | fifo_core_2_1/U12            | A1 v -> ZN ^ | CKND2D2   | 0.032 |   0.862 |    0.896 | 
     | fifo_core_2_1/U259           | I ^ -> ZN v  | CKND1     | 0.033 |   0.896 |    0.929 | 
     | fifo_core_2_1/U294           | A2 v -> ZN ^ | CKND2D2   | 0.044 |   0.939 |    0.973 | 
     | fifo_core_2_1/U295           | A2 ^ -> ZN v | NR2XD1    | 0.038 |   0.977 |    1.011 | 
     | fifo_core_2_1/FE_OFC136_n350 | I v -> ZN ^  | CKND2     | 0.036 |   1.014 |    1.047 | 
     | fifo_core_2_1/FE_OFC137_n350 | I ^ -> ZN v  | CKND6     | 0.060 |   1.074 |    1.107 | 
     | fifo_core_2_1/mem_reg_7__19_ | E v          | EDFQD1    | 0.010 |   1.084 |    1.118 | 
     +--------------------------------------------------------------------------------------+ 
Path 498: MET Setup Check with Pin fifo_core_1_2/mem_reg_3__22_/CP 
Endpoint:   fifo_core_1_2/mem_reg_3__22_/E (^) checked with  leading edge of 
'clk1'
Beginpoint: fifo_core_1_2/wr_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.198
- Setup                         0.094
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.053
- Arrival Time                  1.020
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.200
     = Beginpoint Arrival Time       0.200
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^         |          |       |   0.200 |    0.233 | 
     | fifo_core_1_2/wr_ptr_reg_0_        | CP ^ -> Q v  | DFCNQD1  | 0.169 |   0.369 |    0.403 | 
     | fifo_core_1_2/FE_OCPC185_wr_ptr_0_ | I v -> Z v   | CKBD4    | 0.053 |   0.422 |    0.456 | 
     | fifo_core_1_2/U23                  | I v -> ZN ^  | CKND6    | 0.026 |   0.448 |    0.481 | 
     | fifo_core_1_2/U217                 | I0 ^ -> ZN v | MUX2ND4  | 0.080 |   0.528 |    0.562 | 
     | fifo_core_1_2/U218                 | C1 v -> ZN ^ | OAI222D1 | 0.103 |   0.632 |    0.665 | 
     | fifo_core_1_2/U224                 | A1 ^ -> Z ^  | OA21D4   | 0.101 |   0.733 |    0.766 | 
     | fifo_core_1_2/U263                 | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.782 |    0.816 | 
     | fifo_core_1_2/U296                 | A1 v -> ZN ^ | NR3D0    | 0.071 |   0.853 |    0.887 | 
     | fifo_core_1_2/FE_OFC107_n294       | I ^ -> ZN v  | CKND1    | 0.062 |   0.915 |    0.949 | 
     | fifo_core_1_2/FE_OFC108_n294       | I v -> ZN ^  | CKND6    | 0.082 |   0.998 |    1.031 | 
     | fifo_core_1_2/mem_reg_3__22_       | E ^          | EDFQD1   | 0.022 |   1.020 |    1.053 | 
     +-------------------------------------------------------------------------------------------+ 
Path 499: MET Setup Check with Pin fifo_core_1_2/rd_data_reg_1_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_1_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.242
- Setup                         0.001
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.191
- Arrival Time                  1.157
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_ptr_reg_0_  | CP ^         |         |       |   0.250 |    0.283 | 
     | fifo_core_1_2/rd_ptr_reg_0_  | CP ^ -> Q v  | DFCND1  | 0.182 |   0.431 |    0.465 | 
     | fifo_core_1_2/FE_RC_58_0     | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.498 |    0.531 | 
     | fifo_core_1_2/FE_RC_57_0     | A1 ^ -> ZN ^ | IND2D2  | 0.067 |   0.565 |    0.599 | 
     | fifo_core_1_2/FE_RC_50_0     | A1 ^ -> ZN v | AOI22D2 | 0.035 |   0.600 |    0.634 | 
     | fifo_core_1_2/FE_RC_24_0     | A1 v -> ZN ^ | OAI21D2 | 0.057 |   0.657 |    0.691 | 
     | fifo_core_1_2/FE_RC_29_0     | A2 ^ -> ZN v | AOI31D4 | 0.063 |   0.721 |    0.754 | 
     | fifo_core_1_2/FE_OFC163_n229 | I v -> ZN ^  | INVD2   | 0.033 |   0.753 |    0.787 | 
     | fifo_core_1_2/U63            | A1 ^ -> ZN v | NR2D2   | 0.026 |   0.780 |    0.813 | 
     | fifo_core_1_2/U25            | I v -> ZN ^  | CKND3   | 0.038 |   0.817 |    0.851 | 
     | fifo_core_1_2/U10            | A1 ^ -> ZN v | NR2XD4  | 0.049 |   0.866 |    0.900 | 
     | fifo_core_1_2/U66            | B2 v -> ZN ^ | AOI22D0 | 0.170 |   1.036 |    1.070 | 
     | fifo_core_1_2/U211           | A4 ^ -> ZN v | ND4D1   | 0.121 |   1.157 |    1.191 | 
     | fifo_core_1_2/rd_data_reg_1_ | D v          | DFCNQD1 | 0.000 |   1.157 |    1.191 | 
     +------------------------------------------------------------------------------------+ 
Path 500: MET Setup Check with Pin fifo_core_1_2/rd_data_reg_2_/CP 
Endpoint:   fifo_core_1_2/rd_data_reg_2_/D (v) checked with  leading edge of 
'clk2'
Beginpoint: fifo_core_1_2/rd_ptr_reg_0_/Q  (v) triggered by  leading edge of 
'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.240
- Setup                         0.002
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 1.188
- Arrival Time                  1.155
= Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.250
     = Beginpoint Arrival Time       0.250
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |              |         |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+---------+----------| 
     | fifo_core_1_2/rd_ptr_reg_0_  | CP ^         |         |       |   0.250 |    0.283 | 
     | fifo_core_1_2/rd_ptr_reg_0_  | CP ^ -> Q v  | DFCND1  | 0.182 |   0.431 |    0.465 | 
     | fifo_core_1_2/FE_RC_58_0     | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.498 |    0.531 | 
     | fifo_core_1_2/FE_RC_57_0     | A1 ^ -> ZN ^ | IND2D2  | 0.067 |   0.565 |    0.599 | 
     | fifo_core_1_2/FE_RC_50_0     | A1 ^ -> ZN v | AOI22D2 | 0.035 |   0.600 |    0.634 | 
     | fifo_core_1_2/FE_RC_24_0     | A1 v -> ZN ^ | OAI21D2 | 0.057 |   0.657 |    0.691 | 
     | fifo_core_1_2/FE_RC_29_0     | A2 ^ -> ZN v | AOI31D4 | 0.063 |   0.721 |    0.754 | 
     | fifo_core_1_2/U26            | A1 v -> ZN ^ | ND2D3   | 0.040 |   0.761 |    0.794 | 
     | fifo_core_1_2/U267           | A1 ^ -> ZN v | NR2D2   | 0.023 |   0.783 |    0.817 | 
     | fifo_core_1_2/FE_OFC126_n212 | I v -> Z v   | BUFFD8  | 0.075 |   0.858 |    0.891 | 
     | fifo_core_1_2/U286           | A1 v -> Z v  | AO22D0  | 0.095 |   0.953 |    0.986 | 
     | fifo_core_1_2/U71            | B v -> ZN ^  | AOI21D0 | 0.095 |   1.048 |    1.081 | 
     | fifo_core_1_2/U68            | A1 ^ -> ZN v | ND4D0   | 0.107 |   1.155 |    1.188 | 
     | fifo_core_1_2/rd_data_reg_2_ | D v          | DFCNQD1 | 0.000 |   1.155 |    1.188 | 
     +------------------------------------------------------------------------------------+ 

