{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682502394768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682502394768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 17:46:34 2023 " "Processing started: Wed Apr 26 17:46:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682502394768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502394768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502394768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682502394915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682502394915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502399533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502399533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/ws2812_arry.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/ws2812_arry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_arry_vlg_tst " "Found entity 1: ws2812_arry_vlg_tst" {  } { { "simulation/modelsim/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/simulation/modelsim/ws2812_arry.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502399534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502399534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_SEND data_send ws2812_arry.sv(27) " "Verilog HDL Declaration information at ws2812_arry.sv(27): object \"DATA_SEND\" differs only in case from object \"data_send\" in the same scope" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682502399534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ws2812_arry.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ws2812_arry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_arry " "Found entity 1: ws2812_arry" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502399535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(15) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(15): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(16) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(16): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(18) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(18): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(19) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(19): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(20) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(20): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(21) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(21): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(22) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(22): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(24) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(24): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(26) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(26): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(27) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(27): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(28) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(28): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(29) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(29): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(30) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(30): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502399535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682502399556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_arry ws2812_arry:ws2812_arry_m0 " "Elaborating entity \"ws2812_arry\" for hierarchy \"ws2812_arry:ws2812_arry_m0\"" {  } { { "src/top.sv" "ws2812_arry_m0" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682502399562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ws2812_arry.sv(56) " "Verilog HDL assignment warning at ws2812_arry.sv(56): truncated value with size 32 to match size of target (8)" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682502399563 "|top|ws2812_arry:ws2812_arry_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ws2812_arry.sv(71) " "Verilog HDL assignment warning at ws2812_arry.sv(71): truncated value with size 32 to match size of target (8)" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682502399563 "|top|ws2812_arry:ws2812_arry_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ws2812_arry.sv(103) " "Verilog HDL assignment warning at ws2812_arry.sv(103): truncated value with size 32 to match size of target (5)" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682502399564 "|top|ws2812_arry:ws2812_arry_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ws2812_arry.sv(111) " "Verilog HDL assignment warning at ws2812_arry.sv(111): truncated value with size 32 to match size of target (5)" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682502399564 "|top|ws2812_arry:ws2812_arry_m0"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd24 " "Found entity 1: altsyncram_qd24" {  } { { "db/altsyncram_qd24.tdf" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/altsyncram_qd24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502400692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502400692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502400781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502400781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502400815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502400815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhi " "Found entity 1: cntr_vhi" {  } { { "db/cntr_vhi.tdf" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/cntr_vhi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502400862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502400862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502400886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502400886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502400917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502400917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502400957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502400957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502400981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502400981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502401011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502401011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502401035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502401035 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682502401347 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682502401434 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.26.17:46:43 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2023.04.26.17:46:43 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502403182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502404736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502404793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502406658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502406736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502406820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502406915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502406918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502406919 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682502407585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502407740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502407740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502407801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502407801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502407802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502407802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502407854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502407854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502407920 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502407920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502407920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502407970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502407970 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/top.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/top.sv" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682502408874 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682502408874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682502408957 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682502409209 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/HUIP/Desktop/ws2812_arry/output_files/top.map.smsg " "Generated suppressed messages file D:/Users/HUIP/Desktop/ws2812_arry/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502409344 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 32 239 0 0 207 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 32 of its 239 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 207 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1682502409968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682502409993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682502409993 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2347 " "Implemented 2347 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682502410137 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682502410137 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2234 " "Implemented 2234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682502410137 ""} { "Info" "ICUT_CUT_TM_RAMS" "103 " "Implemented 103 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682502410137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682502410137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682502410150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 17:46:50 2023 " "Processing ended: Wed Apr 26 17:46:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682502410150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682502410150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682502410150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502410150 ""}
