
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/rv_dm/rtl/tlul_adapter_host.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// tlul_adapter (Host adapter) converts basic req/grant/rvalid into TL-UL</pre>
<pre style="margin:0; padding:0 ">// interface. It doesn't need register but combinational logics.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module tlul_adapter_host #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int unsigned AW = 32,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int unsigned DW = 32</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i   ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni  ,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                   req_i   ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic            gnt_o   ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [AW-1:0]   addr_i  ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                   we_i    ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [DW-1:0]   wdata_i ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [DW/8-1:0] be_i    ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [1:0]      size_i  , // 2**(size_i)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic            valid_o ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [DW-1:0]   rdata_o ,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_o ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_i</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_a_op_e req_op;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign req_op = (we_i) ? tlul_pkg::PutFullData : tlul_pkg::Get ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o = '{</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    a_valid:      req_i       ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    a_opcode:     req_op      ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    a_param:      '0          ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    a_size:       size_i      ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    a_source:     '0          ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    a_address:    addr_i      ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    a_mask:       be_i        ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    a_data:       wdata_i     ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    a_user:       '0          ,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    d_ready:      1'b1          // Ready to accept</pre>
<pre style="margin:0; padding:0 ">  };</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign gnt_o   = tl_i.a_ready; // Do we need to and with req_i? then registers are required</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign valid_o = tl_i.d_valid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rdata_o = tl_i.d_data;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // this assertion fails when DBG adapter cannot handle error response</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(handleErrorResponse, tl_i.d_valid |-> (tl_i.d_error == 1'b0), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
