============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  03:58:12 am
  Module:                 filter
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5463 ps) Late External Delay Assertion at pin y[0]
          Group: aclk
     Startpoint: (F) inputs[0]
          Clock: (R) aclk
       Endpoint: (R) y[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_64_1  
  output_delay             2000            chip.sdc_line_8_128_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[0]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_0_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_0_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_0_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_0_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_0_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g73__1617/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[0]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (5463 ps) Late External Delay Assertion at pin y[1]
          Group: aclk
     Startpoint: (F) inputs[1]
          Clock: (R) aclk
       Endpoint: (R) y[1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_63_1  
  output_delay             2000            chip.sdc_line_8_127_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[1]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_1_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_1_.greater_than_inst/g16__1705/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_1_.greater_than_inst/sr/g25__2802/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_1_.greater_than_inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_1_.greater_than_inst/g18__5122/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g74__2802/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[1]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (5463 ps) Late External Delay Assertion at pin y[2]
          Group: aclk
     Startpoint: (F) inputs[2]
          Clock: (R) aclk
       Endpoint: (R) y[2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_62_1  
  output_delay             2000            chip.sdc_line_8_126_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[2]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_2_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_2_.greater_than_inst/g16__4733/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_2_.greater_than_inst/sr/g25__7482/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_2_.greater_than_inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_2_.greater_than_inst/g18__6161/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g75__1705/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[2]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (5463 ps) Late External Delay Assertion at pin y[3]
          Group: aclk
     Startpoint: (F) inputs[3]
          Clock: (R) aclk
       Endpoint: (R) y[3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_61_1  
  output_delay             2000            chip.sdc_line_8_125_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[3]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_3_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_3_.greater_than_inst/g16__6417/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_3_.greater_than_inst/sr/g25__7410/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_3_.greater_than_inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_3_.greater_than_inst/g18__5477/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g76__5122/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[3]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (5463 ps) Late External Delay Assertion at pin y[4]
          Group: aclk
     Startpoint: (F) inputs[4]
          Clock: (R) aclk
       Endpoint: (R) y[4]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_60_1  
  output_delay             2000            chip.sdc_line_8_124_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[4]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_4_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_4_.greater_than_inst/g16__6783/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_4_.greater_than_inst/sr/g25__5526/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_4_.greater_than_inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_4_.greater_than_inst/g18__3680/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g77__8246/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[4]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (5463 ps) Late External Delay Assertion at pin y[5]
          Group: aclk
     Startpoint: (F) inputs[5]
          Clock: (R) aclk
       Endpoint: (R) y[5]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_59_1  
  output_delay             2000            chip.sdc_line_8_123_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[5]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_5_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_5_.greater_than_inst/g16__6131/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_5_.greater_than_inst/sr/g25__7098/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_5_.greater_than_inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_5_.greater_than_inst/g18__1881/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g78__7098/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[5]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (5463 ps) Late External Delay Assertion at pin y[6]
          Group: aclk
     Startpoint: (F) inputs[6]
          Clock: (R) aclk
       Endpoint: (R) y[6]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_58_1  
  output_delay             2000            chip.sdc_line_8_122_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[6]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_6_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_6_.greater_than_inst/g16__2883/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_6_.greater_than_inst/sr/g25__9945/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_6_.greater_than_inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_6_.greater_than_inst/g18__2346/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g79__6131/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[6]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (5463 ps) Late External Delay Assertion at pin y[7]
          Group: aclk
     Startpoint: (F) inputs[7]
          Clock: (R) aclk
       Endpoint: (R) y[7]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_57_1  
  output_delay             2000            chip.sdc_line_8_121_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[7]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_7_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_7_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_7_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_7_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_7_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g80__1881/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[7]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (5463 ps) Late External Delay Assertion at pin y[8]
          Group: aclk
     Startpoint: (F) inputs[8]
          Clock: (R) aclk
       Endpoint: (R) y[8]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_56_1  
  output_delay             2000            chip.sdc_line_8_120_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[8]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_8_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_8_.greater_than_inst/g16__1705/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_8_.greater_than_inst/sr/g25__2802/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_8_.greater_than_inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_8_.greater_than_inst/g18__5122/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g81__5115/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[8]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (5463 ps) Late External Delay Assertion at pin y[9]
          Group: aclk
     Startpoint: (F) inputs[9]
          Clock: (R) aclk
       Endpoint: (R) y[9]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_55_1  
  output_delay             2000            chip.sdc_line_8_119_1 

#-------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inputs[9]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_9_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_9_.greater_than_inst/g16__4733/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_9_.greater_than_inst/sr/g25__7482/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_9_.greater_than_inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_9_.greater_than_inst/g18__6161/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g82__7482/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[9]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 11: MET (5463 ps) Late External Delay Assertion at pin y[10]
          Group: aclk
     Startpoint: (F) inputs[10]
          Clock: (R) aclk
       Endpoint: (R) y[10]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_54_1  
  output_delay             2000            chip.sdc_line_8_118_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[10]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_10_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_10_.greater_than_inst/g16__6417/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_10_.greater_than_inst/sr/g25__7410/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_10_.greater_than_inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_10_.greater_than_inst/g18__5477/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g83__4733/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[10]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 12: MET (5463 ps) Late External Delay Assertion at pin y[11]
          Group: aclk
     Startpoint: (F) inputs[11]
          Clock: (R) aclk
       Endpoint: (R) y[11]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_53_1  
  output_delay             2000            chip.sdc_line_8_117_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[11]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_11_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_11_.greater_than_inst/g16__6783/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_11_.greater_than_inst/sr/g25__5526/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_11_.greater_than_inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_11_.greater_than_inst/g18__3680/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g84__6161/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[11]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 13: MET (5463 ps) Late External Delay Assertion at pin y[12]
          Group: aclk
     Startpoint: (F) inputs[12]
          Clock: (R) aclk
       Endpoint: (R) y[12]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_52_1  
  output_delay             2000            chip.sdc_line_8_116_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[12]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_12_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_12_.greater_than_inst/g16__6131/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_12_.greater_than_inst/sr/g25__7098/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_12_.greater_than_inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_12_.greater_than_inst/g18__1881/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g85__9315/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[12]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 14: MET (5463 ps) Late External Delay Assertion at pin y[13]
          Group: aclk
     Startpoint: (F) inputs[13]
          Clock: (R) aclk
       Endpoint: (R) y[13]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_51_1  
  output_delay             2000            chip.sdc_line_8_115_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[13]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_13_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_13_.greater_than_inst/g16__2883/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_13_.greater_than_inst/sr/g25__9945/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_13_.greater_than_inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_13_.greater_than_inst/g18__2346/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g86__9945/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[13]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 15: MET (5463 ps) Late External Delay Assertion at pin y[14]
          Group: aclk
     Startpoint: (F) inputs[14]
          Clock: (R) aclk
       Endpoint: (R) y[14]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_50_1  
  output_delay             2000            chip.sdc_line_8_114_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[14]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_14_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_14_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_14_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_14_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_14_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g87__2883/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[14]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 16: MET (5463 ps) Late External Delay Assertion at pin y[15]
          Group: aclk
     Startpoint: (F) inputs[15]
          Clock: (R) aclk
       Endpoint: (R) y[15]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_49_1  
  output_delay             2000            chip.sdc_line_8_113_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[15]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_15_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_15_.greater_than_inst/g16__1705/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_15_.greater_than_inst/sr/g25__2802/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_15_.greater_than_inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_15_.greater_than_inst/g18__5122/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g88__2346/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[15]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 17: MET (5463 ps) Late External Delay Assertion at pin y[16]
          Group: aclk
     Startpoint: (F) inputs[16]
          Clock: (R) aclk
       Endpoint: (R) y[16]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_48_1  
  output_delay             2000            chip.sdc_line_8_112_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[16]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_16_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_16_.greater_than_inst/g16__4733/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_16_.greater_than_inst/sr/g25__7482/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_16_.greater_than_inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_16_.greater_than_inst/g18__6161/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g89__1666/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[16]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 18: MET (5463 ps) Late External Delay Assertion at pin y[17]
          Group: aclk
     Startpoint: (F) inputs[17]
          Clock: (R) aclk
       Endpoint: (R) y[17]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_47_1  
  output_delay             2000            chip.sdc_line_8_111_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[17]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_17_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_17_.greater_than_inst/g16__6417/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_17_.greater_than_inst/sr/g25__7410/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_17_.greater_than_inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_17_.greater_than_inst/g18__5477/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g90__7410/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[17]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 19: MET (5463 ps) Late External Delay Assertion at pin y[18]
          Group: aclk
     Startpoint: (F) inputs[18]
          Clock: (R) aclk
       Endpoint: (R) y[18]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_46_1  
  output_delay             2000            chip.sdc_line_8_110_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[18]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_18_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_18_.greater_than_inst/g16__6783/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_18_.greater_than_inst/sr/g25__5526/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_18_.greater_than_inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_18_.greater_than_inst/g18__3680/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g91__6417/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[18]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 20: MET (5463 ps) Late External Delay Assertion at pin y[19]
          Group: aclk
     Startpoint: (F) inputs[19]
          Clock: (R) aclk
       Endpoint: (R) y[19]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_45_1  
  output_delay             2000            chip.sdc_line_8_109_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[19]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_19_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_19_.greater_than_inst/g16__6131/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_19_.greater_than_inst/sr/g25__7098/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_19_.greater_than_inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_19_.greater_than_inst/g18__1881/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g92__5477/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[19]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 21: MET (5463 ps) Late External Delay Assertion at pin y[20]
          Group: aclk
     Startpoint: (F) inputs[20]
          Clock: (R) aclk
       Endpoint: (R) y[20]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_44_1  
  output_delay             2000            chip.sdc_line_8_108_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[20]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_20_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_20_.greater_than_inst/g16__2883/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_20_.greater_than_inst/sr/g25__9945/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_20_.greater_than_inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_20_.greater_than_inst/g18__2346/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g93__2398/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[20]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 22: MET (5463 ps) Late External Delay Assertion at pin y[21]
          Group: aclk
     Startpoint: (F) inputs[21]
          Clock: (R) aclk
       Endpoint: (R) y[21]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_43_1  
  output_delay             2000            chip.sdc_line_8_107_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[21]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_21_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_21_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_21_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_21_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_21_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g94__5107/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[21]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 23: MET (5463 ps) Late External Delay Assertion at pin y[22]
          Group: aclk
     Startpoint: (F) inputs[22]
          Clock: (R) aclk
       Endpoint: (R) y[22]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_42_1  
  output_delay             2000            chip.sdc_line_8_106_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[22]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_22_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_22_.greater_than_inst/g16__1705/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_22_.greater_than_inst/sr/g25__2802/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_22_.greater_than_inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_22_.greater_than_inst/g18__5122/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g95__6260/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[22]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 24: MET (5463 ps) Late External Delay Assertion at pin y[23]
          Group: aclk
     Startpoint: (F) inputs[23]
          Clock: (R) aclk
       Endpoint: (R) y[23]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_41_1  
  output_delay             2000            chip.sdc_line_8_105_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[23]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_23_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_23_.greater_than_inst/g16__4733/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_23_.greater_than_inst/sr/g25__7482/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_23_.greater_than_inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_23_.greater_than_inst/g18__6161/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g96__4319/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[23]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 25: MET (5463 ps) Late External Delay Assertion at pin y[24]
          Group: aclk
     Startpoint: (F) inputs[24]
          Clock: (R) aclk
       Endpoint: (R) y[24]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_40_1  
  output_delay             2000            chip.sdc_line_8_104_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[24]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_24_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_24_.greater_than_inst/g16__6417/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_24_.greater_than_inst/sr/g25__7410/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_24_.greater_than_inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_24_.greater_than_inst/g18__5477/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g97__8428/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[24]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 26: MET (5463 ps) Late External Delay Assertion at pin y[25]
          Group: aclk
     Startpoint: (F) inputs[25]
          Clock: (R) aclk
       Endpoint: (R) y[25]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_39_1  
  output_delay             2000            chip.sdc_line_8_103_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[25]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_25_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_25_.greater_than_inst/g16__6783/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_25_.greater_than_inst/sr/g25__5526/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_25_.greater_than_inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_25_.greater_than_inst/g18__3680/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g98__5526/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[25]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 27: MET (5463 ps) Late External Delay Assertion at pin y[26]
          Group: aclk
     Startpoint: (F) inputs[26]
          Clock: (R) aclk
       Endpoint: (R) y[26]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_38_1  
  output_delay             2000            chip.sdc_line_8_102_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[26]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_26_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_26_.greater_than_inst/g16__6131/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_26_.greater_than_inst/sr/g25__7098/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_26_.greater_than_inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_26_.greater_than_inst/g18__1881/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g99__6783/Y                                  -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[26]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 28: MET (5463 ps) Late External Delay Assertion at pin y[27]
          Group: aclk
     Startpoint: (F) inputs[27]
          Clock: (R) aclk
       Endpoint: (R) y[27]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_37_1  
  output_delay             2000            chip.sdc_line_8_101_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[27]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_27_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_27_.greater_than_inst/g16__2883/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_27_.greater_than_inst/sr/g25__9945/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_27_.greater_than_inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_27_.greater_than_inst/g18__2346/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g100__3680/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[27]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 29: MET (5463 ps) Late External Delay Assertion at pin y[28]
          Group: aclk
     Startpoint: (F) inputs[28]
          Clock: (R) aclk
       Endpoint: (R) y[28]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_36_1  
  output_delay             2000            chip.sdc_line_8_100_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[28]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_28_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_28_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_28_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_28_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_28_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g101__1617/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[28]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 30: MET (5463 ps) Late External Delay Assertion at pin y[29]
          Group: aclk
     Startpoint: (F) inputs[29]
          Clock: (R) aclk
       Endpoint: (R) y[29]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_35_1 
  output_delay             2000            chip.sdc_line_8_99_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[29]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_29_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_29_.greater_than_inst/g16__1705/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_29_.greater_than_inst/sr/g25__2802/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_29_.greater_than_inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_29_.greater_than_inst/g18__5122/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g102__2802/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[29]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 31: MET (5463 ps) Late External Delay Assertion at pin y[30]
          Group: aclk
     Startpoint: (F) inputs[30]
          Clock: (R) aclk
       Endpoint: (R) y[30]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_34_1 
  output_delay             2000            chip.sdc_line_8_98_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[30]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_30_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_30_.greater_than_inst/g16__4733/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_30_.greater_than_inst/sr/g25__7482/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_30_.greater_than_inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_30_.greater_than_inst/g18__6161/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g103__1705/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[30]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 32: MET (5463 ps) Late External Delay Assertion at pin y[31]
          Group: aclk
     Startpoint: (F) inputs[31]
          Clock: (R) aclk
       Endpoint: (R) y[31]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_33_1 
  output_delay             2000            chip.sdc_line_8_97_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[31]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_31_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_31_.greater_than_inst/g16__6417/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_31_.greater_than_inst/sr/g25__7410/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_31_.greater_than_inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_31_.greater_than_inst/g18__5477/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g104__5122/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[31]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 33: MET (5463 ps) Late External Delay Assertion at pin y[32]
          Group: aclk
     Startpoint: (F) inputs[32]
          Clock: (R) aclk
       Endpoint: (R) y[32]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_32_1 
  output_delay             2000            chip.sdc_line_8_96_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[32]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_32_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_32_.greater_than_inst/g16__6783/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_32_.greater_than_inst/sr/g25__5526/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_32_.greater_than_inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_32_.greater_than_inst/g18__3680/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g105__8246/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[32]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 34: MET (5463 ps) Late External Delay Assertion at pin y[33]
          Group: aclk
     Startpoint: (F) inputs[33]
          Clock: (R) aclk
       Endpoint: (R) y[33]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_31_1 
  output_delay             2000            chip.sdc_line_8_95_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[33]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_33_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_33_.greater_than_inst/g16__6131/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_33_.greater_than_inst/sr/g25__7098/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_33_.greater_than_inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_33_.greater_than_inst/g18__1881/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g106__7098/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[33]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 35: MET (5463 ps) Late External Delay Assertion at pin y[34]
          Group: aclk
     Startpoint: (F) inputs[34]
          Clock: (R) aclk
       Endpoint: (R) y[34]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_30_1 
  output_delay             2000            chip.sdc_line_8_94_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[34]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_34_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_34_.greater_than_inst/g16__2883/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_34_.greater_than_inst/sr/g25__9945/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_34_.greater_than_inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_34_.greater_than_inst/g18__2346/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g107__6131/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[34]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 36: MET (5463 ps) Late External Delay Assertion at pin y[35]
          Group: aclk
     Startpoint: (F) inputs[35]
          Clock: (R) aclk
       Endpoint: (R) y[35]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_29_1 
  output_delay             2000            chip.sdc_line_8_93_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[35]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_35_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_35_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_35_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_35_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_35_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g108__1881/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[35]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 37: MET (5463 ps) Late External Delay Assertion at pin y[36]
          Group: aclk
     Startpoint: (F) inputs[36]
          Clock: (R) aclk
       Endpoint: (R) y[36]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_28_1 
  output_delay             2000            chip.sdc_line_8_92_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[36]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_36_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_36_.greater_than_inst/g16__1705/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_36_.greater_than_inst/sr/g25__2802/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_36_.greater_than_inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_36_.greater_than_inst/g18__5122/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g109__5115/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[36]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 38: MET (5463 ps) Late External Delay Assertion at pin y[37]
          Group: aclk
     Startpoint: (F) inputs[37]
          Clock: (R) aclk
       Endpoint: (R) y[37]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_27_1 
  output_delay             2000            chip.sdc_line_8_91_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[37]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_37_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_37_.greater_than_inst/g16__4733/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_37_.greater_than_inst/sr/g25__7482/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_37_.greater_than_inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_37_.greater_than_inst/g18__6161/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g110__7482/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[37]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 39: MET (5463 ps) Late External Delay Assertion at pin y[38]
          Group: aclk
     Startpoint: (F) inputs[38]
          Clock: (R) aclk
       Endpoint: (R) y[38]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_26_1 
  output_delay             2000            chip.sdc_line_8_90_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[38]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_38_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_38_.greater_than_inst/g16__6417/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_38_.greater_than_inst/sr/g25__7410/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_38_.greater_than_inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_38_.greater_than_inst/g18__5477/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g111__4733/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[38]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 40: MET (5463 ps) Late External Delay Assertion at pin y[39]
          Group: aclk
     Startpoint: (F) inputs[39]
          Clock: (R) aclk
       Endpoint: (R) y[39]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_25_1 
  output_delay             2000            chip.sdc_line_8_89_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[39]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_39_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_39_.greater_than_inst/g16__6783/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_39_.greater_than_inst/sr/g25__5526/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_39_.greater_than_inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_39_.greater_than_inst/g18__3680/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g112__6161/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[39]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 41: MET (5463 ps) Late External Delay Assertion at pin y[40]
          Group: aclk
     Startpoint: (F) inputs[40]
          Clock: (R) aclk
       Endpoint: (R) y[40]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_24_1 
  output_delay             2000            chip.sdc_line_8_88_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[40]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_40_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_40_.greater_than_inst/g16__6131/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_40_.greater_than_inst/sr/g25__7098/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_40_.greater_than_inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_40_.greater_than_inst/g18__1881/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g113__9315/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[40]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 42: MET (5463 ps) Late External Delay Assertion at pin y[41]
          Group: aclk
     Startpoint: (F) inputs[41]
          Clock: (R) aclk
       Endpoint: (R) y[41]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_23_1 
  output_delay             2000            chip.sdc_line_8_87_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[41]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_41_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_41_.greater_than_inst/g16__2883/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_41_.greater_than_inst/sr/g25__9945/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_41_.greater_than_inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_41_.greater_than_inst/g18__2346/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g114__9945/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[41]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 43: MET (5463 ps) Late External Delay Assertion at pin y[42]
          Group: aclk
     Startpoint: (F) inputs[42]
          Clock: (R) aclk
       Endpoint: (R) y[42]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_22_1 
  output_delay             2000            chip.sdc_line_8_86_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[42]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_42_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_42_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_42_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_42_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_42_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g115__2883/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[42]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 44: MET (5463 ps) Late External Delay Assertion at pin y[43]
          Group: aclk
     Startpoint: (F) inputs[43]
          Clock: (R) aclk
       Endpoint: (R) y[43]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_21_1 
  output_delay             2000            chip.sdc_line_8_85_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[43]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_43_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_43_.greater_than_inst/g16__1705/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_43_.greater_than_inst/sr/g25__2802/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_43_.greater_than_inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_43_.greater_than_inst/g18__5122/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g116__2346/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[43]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 45: MET (5463 ps) Late External Delay Assertion at pin y[44]
          Group: aclk
     Startpoint: (F) inputs[44]
          Clock: (R) aclk
       Endpoint: (R) y[44]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_20_1 
  output_delay             2000            chip.sdc_line_8_84_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[44]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_44_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_44_.greater_than_inst/g16__4733/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_44_.greater_than_inst/sr/g25__7482/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_44_.greater_than_inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_44_.greater_than_inst/g18__6161/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g117__1666/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[44]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 46: MET (5463 ps) Late External Delay Assertion at pin y[45]
          Group: aclk
     Startpoint: (F) inputs[45]
          Clock: (R) aclk
       Endpoint: (R) y[45]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_19_1 
  output_delay             2000            chip.sdc_line_8_83_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[45]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_45_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_45_.greater_than_inst/g16__6417/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_45_.greater_than_inst/sr/g25__7410/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_45_.greater_than_inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_45_.greater_than_inst/g18__5477/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g118__7410/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[45]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 47: MET (5463 ps) Late External Delay Assertion at pin y[46]
          Group: aclk
     Startpoint: (F) inputs[46]
          Clock: (R) aclk
       Endpoint: (R) y[46]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_18_1 
  output_delay             2000            chip.sdc_line_8_82_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[46]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_46_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_46_.greater_than_inst/g16__6783/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_46_.greater_than_inst/sr/g25__5526/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_46_.greater_than_inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_46_.greater_than_inst/g18__3680/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g119__6417/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[46]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 48: MET (5463 ps) Late External Delay Assertion at pin y[47]
          Group: aclk
     Startpoint: (F) inputs[47]
          Clock: (R) aclk
       Endpoint: (R) y[47]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_17_1 
  output_delay             2000            chip.sdc_line_8_81_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[47]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_47_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_47_.greater_than_inst/g16__6131/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_47_.greater_than_inst/sr/g25__7098/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_47_.greater_than_inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_47_.greater_than_inst/g18__1881/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g120__5477/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[47]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 49: MET (5463 ps) Late External Delay Assertion at pin y[48]
          Group: aclk
     Startpoint: (F) inputs[48]
          Clock: (R) aclk
       Endpoint: (R) y[48]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_16_1 
  output_delay             2000            chip.sdc_line_8_80_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[48]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_48_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_48_.greater_than_inst/g16__2883/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_48_.greater_than_inst/sr/g25__9945/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_48_.greater_than_inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_48_.greater_than_inst/g18__2346/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g121__2398/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[48]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 50: MET (5463 ps) Late External Delay Assertion at pin y[49]
          Group: aclk
     Startpoint: (F) inputs[49]
          Clock: (R) aclk
       Endpoint: (R) y[49]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     137                  
             Slack:=    5463                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_15_1 
  output_delay             2000            chip.sdc_line_8_79_1 

#--------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inputs[49]                                   -       -     F     (arrival)                 3  2.1     0     0    2000    (-,-) 
  genblk1_49_.greater_than_inst/g17/Y          -       A->Y  R     INVx1_ASAP7_75t_R         2  1.1    11     7    2007    (-,-) 
  genblk1_49_.greater_than_inst/g16__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_R      1  0.6    17    14    2020    (-,-) 
  genblk1_49_.greater_than_inst/sr/g25__5107/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    22    17    2037    (-,-) 
  genblk1_49_.greater_than_inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.1    28    22    2059    (-,-) 
  genblk1_49_.greater_than_inst/g18__4319/Y    -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.8    29    22    2082    (-,-) 
  g122__5107/Y                                 -       A->Y  R     AND2x2_ASAP7_75t_R        1 15.3    71    54    2136    (-,-) 
  y[49]                                        -       -     R     (port)                    -    -     -     1    2137    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------

