Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 02:08:23 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Voice_Scope_TOP_control_sets_placed.rpt
| Design       : Voice_Scope_TOP
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    51 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     12 |            4 |
|    16+ |           45 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             244 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             400 |           84 |
| Yes          | No                    | No                     |           25868 |         2759 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             160 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------------------+---------------------------------+------------------+----------------+
|        Clock Signal        |                 Enable Signal                |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------------------------+---------------------------------+------------------+----------------+
|  CLOCK_IBUF_BUFG           | sound_converter/led                          | sound_converter/led[10]_i_1_n_0 |                1 |              4 |
|  vga/VGA_CLK_108M/clk_out1 |                                              |                                 |                3 |              8 |
|  CLOCK_IBUF_BUFG           | mode_s/right/dff2/E[0]                       | mode_s/ctr/dff2/SR[0]           |                3 |             12 |
|  JA1_OBUF_BUFG             | mode_s/counter_reg[5][0]                     | wave/counter[5]_i_1_n_0         |                2 |             12 |
|  CLOCK_IBUF_BUFG           | mode_s/down/dff1/E[0]                        |                                 |                4 |             12 |
|  CLOCK_IBUF_BUFG           | mode_s/down/dff2/waveformstate_reg[0][0]     |                                 |                3 |             12 |
|  JA1_OBUF_BUFG             |                                              | wave_h/clear                    |                3 |             16 |
|  CLOCK_IBUF_BUFG           | sound_converter/led                          |                                 |                3 |             18 |
|  JA1_OBUF_BUFG             | mode_s/E[0]                                  |                                 |                3 |             20 |
|  JA1_OBUF_BUFG             | mode_s/maxWave_reg[9][0]                     | mode_s/SR[0]                    |                3 |             20 |
|  JA1_OBUF_BUFG             | wave_c/cur_reg[9]_i_2_n_3                    | wave_c/cur0                     |                3 |             20 |
|  JA1_OBUF_BUFG             | wave_c/cur0                                  | wave_c/i                        |                4 |             20 |
|  CLOCK_IBUF_BUFG           |                                              | my_clk/clear                    |                3 |             24 |
|  CLOCK_IBUF_BUFG           |                                              | JA1_OBUF_BUFG                   |                3 |             24 |
|  vga/VGA_CLK_108M/clk_out1 | vga/VGA_CONTROL/eqOp2_in                     | vga/VGA_CONTROL/v_cntr_reg0     |                6 |             24 |
|  JA1_OBUF_BUFG             | vc/counter_reg[11]                           | fc/counter                      |                3 |             24 |
|  CLOCK_IBUF_BUFG           | vc/E[0]                                      | sound_converter/maxVol          |                6 |             24 |
|  vga/VGA_CLK_108M/clk_out1 |                                              | vga/VGA_CONTROL/VGA_RED_reg[3]  |                8 |             24 |
| ~vc/JA4_OBUF               |                                              |                                 |                7 |             24 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_640_703_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_896_959_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_256_319_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_832_895_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_960_1023_0_2_i_1_n_0  |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_128_191_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_64_127_0_2_i_1_n_0    |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_1152_1215_0_2_i_1_n_0 |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_0_63_0_2_i_4_n_0      |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_1216_1279_0_2_i_1_n_0 |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_1024_1087_0_2_i_1_n_0 |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_1088_1151_0_2_i_1_n_0 |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_384_447_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_320_383_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_448_511_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_192_255_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_704_767_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_768_831_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_512_575_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             | wave/Sample_Memory_reg_576_639_0_2_i_1_n_0   |                                 |                4 |             28 |
|  JA1_OBUF_BUFG             |                                              | fc/clear                        |                4 |             32 |
|  JA1_OBUF_BUFG             | cs/background[6]_i_1_n_0                     |                                 |                3 |             34 |
|  CLOCK_IBUF_BUFG           |                                              | mode_s/seg_d/clear              |                6 |             38 |
|  CLOCK_IBUF_BUFG           | mode_s/word0[4]_i_1_n_0                      |                                 |               12 |             40 |
|  JA1_OBUF_BUFG             |                                              | mode_s/LOCKLED_OBUF             |                7 |             42 |
|  CLOCK_IBUF_BUFG           | sound_converter/maxVol                       |                                 |               11 |             48 |
|  CLOCK_IBUF_BUFG           |                                              | sound_converter/clear           |                7 |             50 |
|  JA1_OBUF_BUFG             |                                              |                                 |               15 |             72 |
|  JA1_OBUF_BUFG             | fc/counter                                   |                                 |               14 |             84 |
|  CLOCK_IBUF_BUFG           |                                              |                                 |               26 |            140 |
|  vga/VGA_CLK_108M/clk_out1 |                                              | vga/VGA_CONTROL/eqOp2_in        |               43 |            150 |
|  JA1_OBUF_BUFG             | wave_h/p_3_out                               |                                 |             2706 |          25600 |
+----------------------------+----------------------------------------------+---------------------------------+------------------+----------------+


