{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1454306430371 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "storm EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"storm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1454306430765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1454306430833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1454306430834 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_pll:SYSCON_CLK\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"system_pll:SYSCON_CLK\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 7875 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1454306430937 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk1 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 7876 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1454306430937 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 7875 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1454306430937 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1454306431709 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1454306431728 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1454306432445 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1454306432445 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1454306432445 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1454306432445 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 45917 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1454306432545 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 45919 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1454306432545 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 45921 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1454306432545 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 45923 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1454306432545 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 45925 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1454306432545 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1454306432545 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1454306432555 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1454306432845 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 99 " "No exact pin location assignment(s) for 41 pins of 99 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[0\] " "Pin GP_OUTPUT_O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[0] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[1\] " "Pin GP_OUTPUT_O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[1] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[2\] " "Pin GP_OUTPUT_O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[2] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[3\] " "Pin GP_OUTPUT_O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[3] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[4\] " "Pin GP_OUTPUT_O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[4] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[5\] " "Pin GP_OUTPUT_O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[5] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[6\] " "Pin GP_OUTPUT_O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[6] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[7\] " "Pin GP_OUTPUT_O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[7] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P0_CLK_O " "Pin SPI_P0_CLK_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P0_CLK_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P0_CLK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P0_MOSI_O " "Pin SPI_P0_MOSI_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P0_MOSI_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 55 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P0_MOSI_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P0_CS_O\[0\] " "Pin SPI_P0_CS_O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P0_CS_O[0] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P0_CS_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P0_CS_O\[1\] " "Pin SPI_P0_CS_O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P0_CS_O[1] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P0_CS_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P0_CS_O\[2\] " "Pin SPI_P0_CS_O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P0_CS_O[2] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P0_CS_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P1_CLK_O " "Pin SPI_P1_CLK_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P1_CLK_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P1_CLK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P1_MOSI_O " "Pin SPI_P1_MOSI_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P1_MOSI_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P1_MOSI_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P1_CS_O\[0\] " "Pin SPI_P1_CS_O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P1_CS_O[0] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P1_CS_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P1_CS_O\[1\] " "Pin SPI_P1_CS_O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P1_CS_O[1] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P1_CS_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P1_CS_O\[2\] " "Pin SPI_P1_CS_O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P1_CS_O[2] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P1_CS_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P2_CLK_O " "Pin SPI_P2_CLK_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P2_CLK_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P2_CLK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P2_MOSI_O " "Pin SPI_P2_MOSI_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P2_MOSI_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P2_MOSI_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P2_CS_O\[0\] " "Pin SPI_P2_CS_O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P2_CS_O[0] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 68 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P2_CS_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P2_CS_O\[1\] " "Pin SPI_P2_CS_O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P2_CS_O[1] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 68 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P2_CS_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[0\] " "Pin PWM0_PORT_O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[0] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[1\] " "Pin PWM0_PORT_O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[1] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[2\] " "Pin PWM0_PORT_O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[2] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[3\] " "Pin PWM0_PORT_O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[3] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[4\] " "Pin PWM0_PORT_O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[4] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[5\] " "Pin PWM0_PORT_O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[5] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[6\] " "Pin PWM0_PORT_O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[6] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[7\] " "Pin PWM0_PORT_O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[7] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P0_MISO_I " "Pin SPI_P0_MISO_I not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P0_MISO_I } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P0_MISO_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P1_MISO_I " "Pin SPI_P1_MISO_I not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P1_MISO_I } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 60 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P1_MISO_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P2_MISO_I " "Pin SPI_P2_MISO_I not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P2_MISO_I } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 66 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P2_MISO_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[0\] " "Pin GP_INPUT_I\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[0] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[1\] " "Pin GP_INPUT_I\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[1] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[2\] " "Pin GP_INPUT_I\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[2] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[3\] " "Pin GP_INPUT_I\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[3] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[4\] " "Pin GP_INPUT_I\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[4] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[5\] " "Pin GP_INPUT_I\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[5] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[6\] " "Pin GP_INPUT_I\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[6] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[7\] " "Pin GP_INPUT_I\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[7] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1454306434472 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1454306434472 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1454306439117 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1454306439117 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1454306439117 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1454306439117 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "storm.sdc " "Synopsys Design Constraints File file not found: 'storm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1454306439338 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_I " "Node: CLK_I was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1454306439445 "|STORM_SoC_basic|CLK_I"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " "Node: MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1454306439445 "|STORM_SoC_basic|MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MINI_UART:GP_UART_0\|LoadA " "Node: MINI_UART:GP_UART_0\|LoadA was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1454306439445 "|STORM_SoC_basic|MINI_UART:GP_UART_0|LoadA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " "Node: PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1454306439446 "|STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1454306439846 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1454306439846 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1454306439846 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1454306439847 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1454306439847 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1454306439847 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1454306439848 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1454306439849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1454306439849 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1454306439849 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1454306439849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1454306442743 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_pll:SYSCON_CLK|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 7875 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1454306442743 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4) " "Automatically promoted node system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1454306442743 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_pll:SYSCON_CLK|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 7875 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1454306442743 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1454306442743 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 26311 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1454306442743 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "Automatically promoted node PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1454306442744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]~13 " "Destination node PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]~13" {  } { { "storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 15394 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442744 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1454306442744 ""}  } { { "storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 2755 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1454306442744 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1454306442744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 37011 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_start_stop:\\storage_start_stop:start_stop\|stop_signal_ready " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_start_stop:\\storage_start_stop:start_stop\|stop_signal_ready" {  } { { "sld_start_stop.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_start_stop.vhd" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_start_stop:\storage_start_stop:start_stop|stop_signal_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 27895 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 27093 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442744 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1454306442744 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 32016 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1454306442744 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|a~20  " "Automatically promoted node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|a~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1454306442748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[2\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[2\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 149 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 4304 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[1\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[1\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 149 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 4303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[0\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[0\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 149 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 4302 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dqm_o\[0\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dqm_o\[0\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 149 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 4307 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dqm_o\[1\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dqm_o\[1\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 149 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 4308 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[3\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[3\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 122 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 4305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[4\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[4\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 122 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 4306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|a\[10\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|a\[10\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 149 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 4299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY:INTERNAL_SRAM_MEMORY\|WB_ACK_O_INT " "Destination node MEMORY:INTERNAL_SRAM_MEMORY\|WB_ACK_O_INT" {  } { { "storm_soc/components/sram_memory/rtl/MEMORY.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/sram_memory/rtl/MEMORY.vhd" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY:INTERNAL_SRAM_MEMORY|WB_ACK_O_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 4430 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BOOT_ROM_FILE:BOOT_MEMORY\|WB_ACK_O_INT " "Destination node BOOT_ROM_FILE:BOOT_MEMORY\|WB_ACK_O_INT" {  } { { "storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" 2017 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BOOT_ROM_FILE:BOOT_MEMORY|WB_ACK_O_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 4395 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1454306442748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1454306442748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1454306442748 ""}  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm-storm-sdram2/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 120 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 10927 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1454306442748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MINI_UART:GP_UART_0\|TxUnit:Uart_TxUnit\|synchroniser:SyncLoad\|R  " "Automatically promoted node MINI_UART:GP_UART_0\|TxUnit:Uart_TxUnit\|synchroniser:SyncLoad\|R " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1454306442751 ""}  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 60 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm-storm-sdram2/" { { 0 { 0 ""} 0 3515 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1454306442751 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1454306448656 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1454306448742 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1454306448747 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1454306448834 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1454306448951 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1454306449033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1454306454405 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "50 Embedded multiplier block " "Packed 50 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1454306454488 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Created 50 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1454306454488 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1454306454488 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 2.5V 11 30 0 " "Number of I/O pins in group: 41 (unused VREF, 2.5V VCCIO, 11 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1454306454744 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1454306454744 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1454306454744 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 17 1 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1454306454746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 15 1 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1454306454746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 25 0 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1454306454746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1454306454746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 14 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1454306454746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1454306454746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 19 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1454306454746 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1454306454746 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1454306454746 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1454306454746 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_pll:SYSCON_CLK\|altpll:altpll_component\|pll clk\[1\] SDRAM_CLK_O~output " "PLL \"system_pll:SYSCON_CLK\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"SDRAM_CLK_O~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "system_pll.vhd" "" { Text "D:/arm-storm-sdram2/system_pll.vhd" 153 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 697 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/arm-storm-sdram2/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 71 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1454306455046 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART1_RXD_I " "Node \"UART1_RXD_I\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART1_RXD_I" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454306455742 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART1_TXD_O " "Node \"UART1_TXD_O\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART1_TXD_O" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1454306455742 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1454306455742 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454306455743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1454306461517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454306479646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1454306480095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1454306500109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454306500109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1454306507047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Router estimated average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X0_Y11 X9_Y22 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X0_Y11 to location X9_Y22" {  } { { "loc" "" { Generic "D:/arm-storm-sdram2/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X0_Y11 to location X9_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X0_Y11 to location X9_Y22"} 0 11 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1454306523353 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1454306523353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454306535690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1454306535706 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1454306535706 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1454306535706 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.05 " "Total time spent on timing analysis during the Fitter is 9.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1454306537079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1454306537244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1454306541204 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1454306541353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1454306545304 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1454306552982 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1454306555261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/arm-storm-sdram2/storm.fit.smsg " "Generated suppressed messages file D:/arm-storm-sdram2/storm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1454306559634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1385 " "Peak virtual memory: 1385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454306568493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 31 22:02:48 2016 " "Processing ended: Sun Jan 31 22:02:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454306568493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:20 " "Elapsed time: 00:02:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454306568493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:20 " "Total CPU time (on all processors): 00:03:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454306568493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1454306568493 ""}
