set_max_delay 4.0 -rise -from clk2 -rise_from core_clock -fall_from adder1 -through pin* -to clk* -fall_to port*
