// Seed: 2541274448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_5(
      id_3, (id_4 + !id_2 + {id_1{id_3}} + 1 + 1 - id_4 == 1)
  );
  tri1 id_6;
  assign id_6 = id_1;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1
    , id_11,
    output uwire id_2,
    input wand id_3,
    input uwire id_4,
    input tri id_5,
    output tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    output logic id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12
  );
  always_latch @(1) begin : LABEL_0
    if (1) begin : LABEL_0
      id_9 <= id_4 - id_3 == 1;
    end
  end
endmodule
