// Double write on register in a branch and at end of parent branch

instruction set architecture RegDualBranch = {

  register REG: Bits<32>

  instruction TEST: TMP = {
    if ONE = 2 then {
      REG := 1
    }

    if TWO = 2 then {
      REG := 1
    }
  }

  encoding TEST = { ONE = 1 }
  assembly TEST = ""

  format TMP: Bits<32> =
  { ONE: Bits<16>
  , TWO: Bits<16>
  }
}