Analysis & Synthesis report for clarvi_fpga
Tue Nov 28 01:50:07 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Registers Added for RAM Pass-Through Logic
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_so72:auto_generated
 19. Source assignments for clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram|altsyncram_okj1:auto_generated
 20. Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux:cmd_demux
 21. Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:cmd_demux_001
 22. Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux
 23. Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_demux_001:rsp_demux_001
 24. Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_002
 25. Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_003
 26. Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_004
 27. Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_005
 28. Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_006
 29. Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_007
 30. Source assignments for clarvi_soc:u0|altera_reset_controller:rst_controller
 31. Source assignments for clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Source assignments for clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Source assignments for clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|altsyncram:fifoMem_rtl_0|altsyncram_e3k1:auto_generated
 34. Source assignments for clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|altsyncram:arr_rtl_0|altsyncram_c3n1:auto_generated
 35. Source assignments for clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|altsyncram:arr_rtl_0|altsyncram_23n1:auto_generated
 36. Source assignments for clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|altsyncram:arr_rtl_0|altsyncram_gvm1:auto_generated
 37. Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer
 38. Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer
 39. Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf
 40. Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf
 41. Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync
 42. Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncResetA:vidrst
 43. Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync
 44. Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync
 45. Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|FIFO2:vparams_mmap_slave_outbuf
 46. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_avalon:clarvi_0
 47. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi
 48. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0
 49. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_pll:pll|altera_pll:altera_pll_i
 51. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:clarvi_0_instr_translator
 53. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator
 54. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clarvi_0_main_translator
 55. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pixelstream_0_master_burstreads_translator
 56. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 57. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_memory_s1_translator
 58. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator
 59. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator
 60. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator
 61. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator
 62. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_pio_out_s1_translator
 63. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator
 64. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clarvi_0_main_agent
 65. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pixelstream_0_master_burstreads_agent
 66. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 67. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 68. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 69. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent
 70. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_digits_pio_out_s1_agent
 73. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_digits_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent
 76. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent
 79. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent
 82. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_pio_out_s1_agent
 85. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent
 88. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router:router|clarvi_soc_mm_interconnect_1_router_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_001:router_001|clarvi_soc_mm_interconnect_1_router_001_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_002|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_003:router_003|clarvi_soc_mm_interconnect_1_router_003_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_004|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_005|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_006|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_007|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_008|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_009|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clarvi_0_main_limiter
101. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
102. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
103. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
106. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001
107. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002
108. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003
109. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004
110. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005
111. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006
112. Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_007
113. Parameter Settings for User Entity Instance: clarvi_soc:u0|altera_reset_controller:rst_controller
114. Parameter Settings for User Entity Instance: clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
115. Parameter Settings for User Entity Instance: clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
116. Parameter Settings for Inferred Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|altsyncram:fifoMem_rtl_0
117. Parameter Settings for Inferred Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|altsyncram:arr_rtl_0
118. Parameter Settings for Inferred Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|altsyncram:arr_rtl_0
119. Parameter Settings for Inferred Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|altsyncram:arr_rtl_0
120. altsyncram Parameter Settings by Entity Instance
121. Port Connectivity Checks: "clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
122. Port Connectivity Checks: "clarvi_soc:u0|altera_reset_controller:rst_controller"
123. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_irq_mapper:irq_mapper"
124. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
125. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
126. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_003:router_003|clarvi_soc_mm_interconnect_1_router_003_default_decode:the_default_decode"
127. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_002|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode"
128. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_001:router_001|clarvi_soc_mm_interconnect_1_router_001_default_decode:the_default_decode"
129. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router:router|clarvi_soc_mm_interconnect_1_router_default_decode:the_default_decode"
130. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo"
131. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent"
132. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo"
133. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_pio_out_s1_agent"
134. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo"
135. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent"
136. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo"
137. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent"
138. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo"
139. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent"
140. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo"
141. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_digits_pio_out_s1_agent"
142. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo"
143. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent"
144. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
145. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
146. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pixelstream_0_master_burstreads_agent"
147. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clarvi_0_main_agent"
148. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator"
149. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_pio_out_s1_translator"
150. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator"
151. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator"
152. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator"
153. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator"
154. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_memory_s1_translator"
155. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
156. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pixelstream_0_master_burstreads_translator"
157. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clarvi_0_main_translator"
158. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator"
159. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:clarvi_0_instr_translator"
160. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_video_memory:video_memory"
161. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_pll:pll|altera_pll:altera_pll_i"
162. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_pll:pll"
163. Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0"
164. Port Connectivity Checks: "clarvi_soc:u0|clarvi_avalon:clarvi_0"
165. Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0|FIFO2:vparams_mmap_slave_outbuf"
166. Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf"
167. Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf"
168. Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer"
169. Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer"
170. Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"
171. Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0"
172. Port Connectivity Checks: "clarvi_soc:u0"
173. Post-Synthesis Netlist Statistics for Top Partition
174. Elapsed Time Per Partition
175. Analysis & Synthesis Messages
176. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 28 01:50:07 2017       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; clarvi_fpga                                 ;
; Top-level Entity Name           ; clarvi_fpga                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3144                                        ;
; Total pins                      ; 246                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,621,814                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; clarvi_fpga        ; clarvi_fpga        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                               ; Library    ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; clarvi_fpga.sv                                                                                    ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv                                                                                    ;            ;
; clarvi_soc/synthesis/clarvi_soc.v                                                                 ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v                                                                 ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/altera_reset_controller.v                                         ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_controller.v                                         ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v                                       ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v                                       ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv                                          ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v                                    ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v                  ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv                       ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv                           ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux_001.sv                     ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv                       ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv                           ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv                     ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv                         ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv                        ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv                        ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv                        ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv                            ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv                                     ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv                                     ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv                                ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv                                ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v                                    ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v                                         ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v                                         ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_pll.v                                                  ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v                                                  ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v                                     ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_left_dial_pio_in.v                                     ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_left_dial_pio_in.v                                     ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_leds_pio_out.v                                         ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_leds_pio_out.v                                         ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_hex_digits_pio_out.v                                   ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_hex_digits_pio_out.v                                   ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_soc_displaybuttons_pio_in.v                                ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_displaybuttons_pio_in.v                                ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi_avalon.sv                                                  ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_avalon.sv                                                  ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/clarvi.sv                                                         ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv                                                         ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv                                 ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv                                 ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/mkPixelStream.v                                                   ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v                                                   ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/mkBurstRead.v                                                     ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v                                                     ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/SizedFIFO.v                                                       ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SizedFIFO.v                                                       ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/SyncFIFO.v                                                        ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncFIFO.v                                                        ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/FIFO2.v                                                           ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/FIFO2.v                                                           ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/SyncRegister.v                                                    ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncRegister.v                                                    ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/SyncResetA.v                                                      ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncResetA.v                                                      ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/SyncHandshake.v                                                   ; yes             ; User Verilog HDL File        ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v                                                   ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/EightBitsToSevenSeg.sv                                            ; yes             ; User SystemVerilog HDL File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/EightBitsToSevenSeg.sv                                            ; clarvi_soc ;
; clarvi_soc/synthesis/submodules/riscv.svh                                                         ; yes             ; Auto-Found Unspecified File  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/riscv.svh                                                         ;            ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                 ; /opt/altera_lite/current/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                    ;            ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                 ; /opt/altera_lite/current/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                             ;            ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                 ; /opt/altera_lite/current/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                       ;            ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                 ; /opt/altera_lite/current/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                    ;            ;
; aglobal161.inc                                                                                    ; yes             ; Megafunction                 ; /opt/altera_lite/current/quartus/libraries/megafunctions/aglobal161.inc                                                                                                    ;            ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                 ; /opt/altera_lite/current/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                     ;            ;
; altrom.inc                                                                                        ; yes             ; Megafunction                 ; /opt/altera_lite/current/quartus/libraries/megafunctions/altrom.inc                                                                                                        ;            ;
; altram.inc                                                                                        ; yes             ; Megafunction                 ; /opt/altera_lite/current/quartus/libraries/megafunctions/altram.inc                                                                                                        ;            ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                 ; /opt/altera_lite/current/quartus/libraries/megafunctions/altdpram.inc                                                                                                      ;            ;
; db/altsyncram_so72.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_so72.tdf                                                                            ;            ;
; db/decode_5la.tdf                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/decode_5la.tdf                                                                                 ;            ;
; db/mux_2hb.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/mux_2hb.tdf                                                                                    ;            ;
; altera_pll.v                                                                                      ; yes             ; Megafunction                 ; /opt/altera_lite/current/quartus/libraries/megafunctions/altera_pll.v                                                                                                      ;            ;
; db/altsyncram_okj1.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_okj1.tdf                                                                            ;            ;
; db/decode_dla.tdf                                                                                 ; yes             ; Auto-Generated Megafunction  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/decode_dla.tdf                                                                                 ;            ;
; db/mux_ahb.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/mux_ahb.tdf                                                                                    ;            ;
; db/altsyncram_e3k1.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_e3k1.tdf                                                                            ;            ;
; db/altsyncram_c3n1.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_c3n1.tdf                                                                            ;            ;
; db/altsyncram_23n1.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_23n1.tdf                                                                            ;            ;
; db/altsyncram_gvm1.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_gvm1.tdf                                                                            ;            ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2822                                                                    ;
;                                             ;                                                                         ;
; Combinational ALUT usage for logic          ; 3827                                                                    ;
;     -- 7 input functions                    ; 9                                                                       ;
;     -- 6 input functions                    ; 1552                                                                    ;
;     -- 5 input functions                    ; 659                                                                     ;
;     -- 4 input functions                    ; 577                                                                     ;
;     -- <=3 input functions                  ; 1030                                                                    ;
;                                             ;                                                                         ;
; Dedicated logic registers                   ; 3144                                                                    ;
;                                             ;                                                                         ;
; I/O pins                                    ; 246                                                                     ;
; Total MLAB memory bits                      ; 0                                                                       ;
; Total block memory bits                     ; 2621814                                                                 ;
;                                             ;                                                                         ;
; Total DSP Blocks                            ; 2                                                                       ;
;                                             ;                                                                         ;
; Total PLLs                                  ; 2                                                                       ;
;     -- PLLs                                 ; 2                                                                       ;
;                                             ;                                                                         ;
; Maximum fan-out node                        ; clarvi_soc:u0|clarvi_soc_pll:pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3231                                                                    ;
; Total fan-out                               ; 36460                                                                   ;
; Average fan-out                             ; 4.59                                                                    ;
+---------------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Entity Name                                ; Library Name ;
+-------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |clarvi_fpga                                                                        ; 3827 (1)            ; 3144 (0)                  ; 2621814           ; 2          ; 246  ; 0            ; |clarvi_fpga                                                                                                                                                             ; clarvi_fpga                                ; work         ;
;    |clarvi_soc:u0|                                                                  ; 3826 (0)            ; 3144 (0)                  ; 2621814           ; 2          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0                                                                                                                                               ; clarvi_soc                                 ; clarvi_soc   ;
;       |EightBitsToSevenSeg:eightbitstosevenseg_0|                                   ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|EightBitsToSevenSeg:eightbitstosevenseg_0                                                                                                     ; EightBitsToSevenSeg                        ; clarvi_soc   ;
;       |altera_reset_controller:rst_controller|                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|altera_reset_controller:rst_controller                                                                                                        ; altera_reset_controller                    ; clarvi_soc   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                           ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                         ; altera_reset_synchronizer                  ; clarvi_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                             ; altera_reset_synchronizer                  ; clarvi_soc   ;
;       |clarvi_avalon:clarvi_0|                                                      ; 2613 (0)            ; 1829 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0                                                                                                                        ; clarvi_avalon                              ; clarvi_soc   ;
;          |clarvi:clarvi|                                                            ; 2613 (2613)         ; 1829 (1829)               ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi                                                                                                          ; clarvi                                     ; clarvi_soc   ;
;       |clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in                                                                                        ; clarvi_soc_displaybuttons_pio_in           ; clarvi_soc   ;
;       |clarvi_soc_hex_digits_pio_out:hex_digits_pio_out|                            ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_hex_digits_pio_out:hex_digits_pio_out                                                                                              ; clarvi_soc_hex_digits_pio_out              ; clarvi_soc   ;
;       |clarvi_soc_leds_pio_out:leds_pio_out|                                        ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_leds_pio_out:leds_pio_out                                                                                                          ; clarvi_soc_leds_pio_out                    ; clarvi_soc   ;
;       |clarvi_soc_left_dial_pio_in:left_dial_pio_in|                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in                                                                                                  ; clarvi_soc_left_dial_pio_in                ; clarvi_soc   ;
;       |clarvi_soc_left_dial_pio_in:right_dial_pio_in|                               ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in                                                                                                 ; clarvi_soc_left_dial_pio_in                ; clarvi_soc   ;
;       |clarvi_soc_mm_interconnect_0:mm_interconnect_0|                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0                                                                                                ; clarvi_soc_mm_interconnect_0               ; clarvi_soc   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s2_translator|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                  ; altera_merlin_slave_translator             ; clarvi_soc   ;
;       |clarvi_soc_mm_interconnect_1:mm_interconnect_1|                              ; 204 (0)             ; 141 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1                                                                                                ; clarvi_soc_mm_interconnect_1               ; clarvi_soc   ;
;          |altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo                                  ; altera_avalon_sc_fifo                      ; clarvi_soc   ;
;          |altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|               ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo                                     ; altera_avalon_sc_fifo                      ; clarvi_soc   ;
;          |altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo                                           ; altera_avalon_sc_fifo                      ; clarvi_soc   ;
;          |altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo                                       ; altera_avalon_sc_fifo                      ; clarvi_soc   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                       ; altera_avalon_sc_fifo                      ; clarvi_soc   ;
;          |altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo                            ; altera_avalon_sc_fifo                      ; clarvi_soc   ;
;          |altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo                                      ; altera_avalon_sc_fifo                      ; clarvi_soc   ;
;          |altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|                     ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo                                           ; altera_avalon_sc_fifo                      ; clarvi_soc   ;
;          |altera_merlin_master_agent:clarvi_0_main_agent|                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clarvi_0_main_agent                                                 ; altera_merlin_master_agent                 ; clarvi_soc   ;
;          |altera_merlin_master_agent:pixelstream_0_master_burstreads_agent|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pixelstream_0_master_burstreads_agent                               ; altera_merlin_master_agent                 ; clarvi_soc   ;
;          |altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent                                       ; altera_merlin_slave_agent                  ; clarvi_soc   ;
;          |altera_merlin_slave_agent:left_dial_pio_in_s1_agent|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent                                            ; altera_merlin_slave_agent                  ; clarvi_soc   ;
;          |altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent|           ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent                                 ; altera_merlin_slave_agent                  ; clarvi_soc   ;
;          |altera_merlin_slave_agent:right_dial_pio_in_s1_agent|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent                                           ; altera_merlin_slave_agent                  ; clarvi_soc   ;
;          |altera_merlin_slave_agent:video_memory_s1_agent|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent                                                ; altera_merlin_slave_agent                  ; clarvi_soc   ;
;          |altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|       ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator                             ; altera_merlin_slave_translator             ; clarvi_soc   ;
;          |altera_merlin_slave_translator:hex_digits_pio_out_s1_translator|          ; 7 (7)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator                                ; altera_merlin_slave_translator             ; clarvi_soc   ;
;          |altera_merlin_slave_translator:leds_pio_out_s1_translator|                ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_pio_out_s1_translator                                      ; altera_merlin_slave_translator             ; clarvi_soc   ;
;          |altera_merlin_slave_translator:left_dial_pio_in_s1_translator|            ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator                                  ; altera_merlin_slave_translator             ; clarvi_soc   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                  ; altera_merlin_slave_translator             ; clarvi_soc   ;
;          |altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator| ; 3 (3)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator                       ; altera_merlin_slave_translator             ; clarvi_soc   ;
;          |altera_merlin_slave_translator:right_dial_pio_in_s1_translator|           ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator                                 ; altera_merlin_slave_translator             ; clarvi_soc   ;
;          |altera_merlin_slave_translator:video_memory_s1_translator|                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_memory_s1_translator                                      ; altera_merlin_slave_translator             ; clarvi_soc   ;
;          |altera_merlin_traffic_limiter:clarvi_0_main_limiter|                      ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clarvi_0_main_limiter                                            ; altera_merlin_traffic_limiter              ; clarvi_soc   ;
;          |clarvi_soc_mm_interconnect_1_cmd_demux:cmd_demux|                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux:cmd_demux                                               ; clarvi_soc_mm_interconnect_1_cmd_demux     ; clarvi_soc   ;
;          |clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|                     ; 60 (56)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001                                           ; clarvi_soc_mm_interconnect_1_cmd_mux_001   ; clarvi_soc   ;
;             |altera_merlin_arbitrator:arb|                                          ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb              ; altera_merlin_arbitrator                   ; clarvi_soc   ;
;          |clarvi_soc_mm_interconnect_1_router:router|                               ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router:router                                                     ; clarvi_soc_mm_interconnect_1_router        ; clarvi_soc   ;
;          |clarvi_soc_mm_interconnect_1_rsp_demux_001:rsp_demux_001|                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_demux_001:rsp_demux_001                                       ; clarvi_soc_mm_interconnect_1_rsp_demux_001 ; clarvi_soc   ;
;          |clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux                                                   ; clarvi_soc_mm_interconnect_1_rsp_mux       ; clarvi_soc   ;
;       |clarvi_soc_onchip_memory2_0:onchip_memory2_0|                                ; 35 (0)              ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0                                                                                                  ; clarvi_soc_onchip_memory2_0                ; clarvi_soc   ;
;          |altsyncram:the_altsyncram|                                                ; 35 (0)              ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                        ; altsyncram                                 ; work         ;
;             |altsyncram_so72:auto_generated|                                        ; 35 (0)              ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_so72:auto_generated                                         ; altsyncram_so72                            ; work         ;
;                |decode_5la:decode2|                                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_so72:auto_generated|decode_5la:decode2                      ; decode_5la                                 ; work         ;
;                |mux_2hb:mux5|                                                       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_so72:auto_generated|mux_2hb:mux5                            ; mux_2hb                                    ; work         ;
;       |clarvi_soc_pll:pll|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_pll:pll                                                                                                                            ; clarvi_soc_pll                             ; clarvi_soc   ;
;          |altera_pll:altera_pll_i|                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_pll:pll|altera_pll:altera_pll_i                                                                                                    ; altera_pll                                 ; work         ;
;       |clarvi_soc_video_memory:video_memory|                                        ; 106 (2)             ; 3 (0)                     ; 2088960           ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_video_memory:video_memory                                                                                                          ; clarvi_soc_video_memory                    ; clarvi_soc   ;
;          |altsyncram:the_altsyncram|                                                ; 104 (0)             ; 3 (0)                     ; 2088960           ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram                                                                                ; altsyncram                                 ; work         ;
;             |altsyncram_okj1:auto_generated|                                        ; 104 (0)             ; 3 (3)                     ; 2088960           ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram|altsyncram_okj1:auto_generated                                                 ; altsyncram_okj1                            ; work         ;
;                |decode_dla:decode3|                                                 ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram|altsyncram_okj1:auto_generated|decode_dla:decode3                              ; decode_dla                                 ; work         ;
;                |mux_ahb:mux2|                                                       ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram|altsyncram_okj1:auto_generated|mux_ahb:mux2                                    ; mux_ahb                                    ; work         ;
;       |mkPixelStream:pixelstream_0|                                                 ; 802 (388)           ; 1113 (285)                ; 8566              ; 2          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0                                                                                                                   ; mkPixelStream                              ; clarvi_soc   ;
;          |FIFO2:vparams_mmap_slave_outbuf|                                          ; 42 (42)             ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|FIFO2:vparams_mmap_slave_outbuf                                                                                   ; FIFO2                                      ; clarvi_soc   ;
;          |SizedFIFO:hdmi_pixel_buf|                                                 ; 69 (69)             ; 78 (78)                   ; 1575              ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf                                                                                          ; SizedFIFO                                  ; clarvi_soc   ;
;             |altsyncram:arr_rtl_0|                                                  ; 0 (0)               ; 0 (0)                     ; 1575              ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|altsyncram:arr_rtl_0                                                                     ; altsyncram                                 ; work         ;
;                |altsyncram_c3n1:auto_generated|                                     ; 0 (0)               ; 0 (0)                     ; 1575              ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|altsyncram:arr_rtl_0|altsyncram_c3n1:auto_generated                                      ; altsyncram_c3n1                            ; work         ;
;          |SyncFIFO:pix_sync|                                                        ; 42 (42)             ; 76 (76)                   ; 6400              ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync                                                                                                 ; SyncFIFO                                   ; clarvi_soc   ;
;             |altsyncram:fifoMem_rtl_0|                                              ; 0 (0)               ; 0 (0)                     ; 6400              ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|altsyncram:fifoMem_rtl_0                                                                        ; altsyncram                                 ; work         ;
;                |altsyncram_e3k1:auto_generated|                                     ; 0 (0)               ; 0 (0)                     ; 6400              ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|altsyncram:fifoMem_rtl_0|altsyncram_e3k1:auto_generated                                         ; altsyncram_e3k1                            ; work         ;
;          |SyncRegister:vp_sync|                                                     ; 3 (0)               ; 262 (256)                 ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync                                                                                              ; SyncRegister                               ; clarvi_soc   ;
;             |SyncHandshake:sync|                                                    ; 3 (3)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync                                                                           ; SyncHandshake                              ; clarvi_soc   ;
;          |SyncResetA:vidrst|                                                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncResetA:vidrst                                                                                                 ; SyncResetA                                 ; clarvi_soc   ;
;          |mkBurstRead:burst_read|                                                   ; 258 (141)           ; 334 (168)                 ; 591               ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read                                                                                            ; mkBurstRead                                ; clarvi_soc   ;
;             |FIFO2:avalon_master_requestBuffer|                                     ; 23 (23)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer                                                          ; FIFO2                                      ; clarvi_soc   ;
;             |SizedFIFO:avalon_master_responseBuffer|                                ; 42 (42)             ; 72 (72)                   ; 64                ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer                                                     ; SizedFIFO                                  ; clarvi_soc   ;
;                |altsyncram:arr_rtl_0|                                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|altsyncram:arr_rtl_0                                ; altsyncram                                 ; work         ;
;                   |altsyncram_gvm1:auto_generated|                                  ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|altsyncram:arr_rtl_0|altsyncram_gvm1:auto_generated ; altsyncram_gvm1                            ; work         ;
;             |SizedFIFO:pixbuf|                                                      ; 52 (52)             ; 58 (58)                   ; 527               ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf                                                                           ; SizedFIFO                                  ; clarvi_soc   ;
;                |altsyncram:arr_rtl_0|                                               ; 0 (0)               ; 0 (0)                     ; 527               ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|altsyncram:arr_rtl_0                                                      ; altsyncram                                 ; work         ;
;                   |altsyncram_23n1:auto_generated|                                  ; 0 (0)               ; 0 (0)                     ; 527               ; 0          ; 0    ; 0            ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|altsyncram:arr_rtl_0|altsyncram_23n1:auto_generated                       ; altsyncram_23n1                            ; work         ;
+-------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_so72:auto_generated|ALTSYNCRAM                                         ; AUTO ; True Dual Port   ; 16384        ; 32           ; 16384        ; 32           ; 524288  ; None ;
; clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram|altsyncram_okj1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; 65280        ; 32           ; --           ; --           ; 2088960 ; None ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|altsyncram:arr_rtl_0|altsyncram_c3n1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 63           ; 25           ; 63           ; 25           ; 1575    ; None ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|altsyncram:fifoMem_rtl_0|altsyncram_e3k1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 256          ; 25           ; 256          ; 25           ; 6400    ; None ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|altsyncram:arr_rtl_0|altsyncram_gvm1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64      ; None ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|altsyncram:arr_rtl_0|altsyncram_23n1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 31           ; 17           ; 31           ; 17           ; 527     ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                               ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0                                                                                                                                                                                                    ; clarvi_soc.qsys ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in                                                                                                                                             ; clarvi_soc.qsys ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_hex_digits_pio_out:hex_digits_pio_out                                                                                                                                                   ; clarvi_soc.qsys ;
; Altera ; altera_irq_mapper               ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_irq_mapper:irq_mapper                                                                                                                                                                   ; clarvi_soc.qsys ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_leds_pio_out:leds_pio_out                                                                                                                                                               ; clarvi_soc.qsys ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in                                                                                                                                                       ; clarvi_soc.qsys ;
; Altera ; altera_mm_interconnect          ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                     ; clarvi_soc.qsys ;
; Altera ; altera_merlin_master_translator ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:clarvi_0_instr_translator                                                                                           ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                       ; clarvi_soc.qsys ;
; Altera ; altera_mm_interconnect          ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1                                                                                                                                                     ; clarvi_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                    ; clarvi_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0     ; clarvi_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                                                ; clarvi_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; clarvi_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002                                                                                ; clarvi_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; clarvi_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003                                                                                ; clarvi_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; clarvi_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004                                                                                ; clarvi_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; clarvi_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005                                                                                ; clarvi_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; clarvi_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006                                                                                ; clarvi_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; clarvi_soc.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_007                                                                                ; clarvi_soc.qsys ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_007|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; clarvi_soc.qsys ;
; Altera ; altera_merlin_master_agent      ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clarvi_0_main_agent                                                                                                      ; clarvi_soc.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clarvi_0_main_limiter                                                                                                 ; clarvi_soc.qsys ;
; Altera ; altera_merlin_master_translator ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clarvi_0_main_translator                                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                    ; clarvi_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                        ; clarvi_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001                                                                                                ; clarvi_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                    ; clarvi_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                    ; clarvi_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                    ; clarvi_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                    ; clarvi_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                    ; clarvi_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux:cmd_mux_007                                                                                                    ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent                                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo                                                                                       ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator                                                                                  ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_digits_pio_out_s1_agent                                                                                               ; clarvi_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo                                                                                          ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator                                                                                     ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_pio_out_s1_agent                                                                                                     ; clarvi_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo                                                                                                ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_pio_out_s1_translator                                                                                           ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent                                                                                                 ; clarvi_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo                                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator                                                                                       ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                 ; clarvi_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                       ; clarvi_soc.qsys ;
; Altera ; altera_merlin_master_agent      ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pixelstream_0_master_burstreads_agent                                                                                    ; clarvi_soc.qsys ;
; Altera ; altera_merlin_master_translator ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pixelstream_0_master_burstreads_translator                                                                          ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent                                                                                      ; clarvi_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo                                                                                 ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent                                                                                                ; clarvi_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo                                                                                           ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator                                                                                      ; clarvi_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router:router                                                                                                          ; clarvi_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_001:router_001                                                                                                  ; clarvi_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_002                                                                                                  ; clarvi_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_003:router_003                                                                                                  ; clarvi_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_004                                                                                                  ; clarvi_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_005                                                                                                  ; clarvi_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_006                                                                                                  ; clarvi_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_007                                                                                                  ; clarvi_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_008                                                                                                  ; clarvi_soc.qsys ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_009                                                                                                  ; clarvi_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux                                                                                                ; clarvi_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_demux_001:rsp_demux_001                                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_002                                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_003                                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_004                                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_005                                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_006                                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_007                                                                                            ; clarvi_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                        ; clarvi_soc.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent                                                                                                     ; clarvi_soc.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo                                                                                                ; clarvi_soc.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_memory_s1_translator                                                                                           ; clarvi_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                       ; clarvi_soc.qsys ;
; Altera ; altera_pll                      ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_pll:pll                                                                                                                                                                                 ; clarvi_soc.qsys ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in                                                                                                                                                      ; clarvi_soc.qsys ;
; Altera ; altera_reset_controller         ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                             ; clarvi_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 16.1    ; N/A          ; N/A          ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_video_memory:video_memory                                                                                                                                                               ; clarvi_soc.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 9                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_pio_out_s1_translator|av_readdata_pre[10..31]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_pio_out_s1_translator|av_chipselect_pre                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator|av_readdata_pre[24..31]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator|av_chipselect_pre                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_memory_s1_translator|av_chipselect_pre                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|av_chipselect_pre                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[2..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[2..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[1..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|FIFO2:vparams_mmap_slave_outbuf|data1_reg[37]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer|data1_reg[0..31,64]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][88]                                                                   ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][90]                                                                   ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][89]                                                                   ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][88]                                                                                  ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][90]                                                                                  ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][89]                                                                                  ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][88]                                                                         ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][90]                                                                         ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][89]                                                                         ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][88]                                                                             ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][90]                                                                             ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][89]                                                                             ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][88]                                                                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][90]                                                                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][89]                                                                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][88]                                                                            ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][90]                                                                            ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][89]                                                                            ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]                                                                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[1..31]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[2..31]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[2..31]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][90]                                                                   ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][89]                                                                   ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][88]                                                                   ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][90]                                                                                  ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][89]                                                                                  ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][88]                                                                                  ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][90]                                                                         ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][89]                                                                         ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][88]                                                                         ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][90]                                                                             ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][89]                                                                             ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][88]                                                                             ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][90]                                                                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][89]                                                                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][88]                                                                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][90]                                                                            ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][89]                                                                            ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][88]                                                                            ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90]                                                                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][77]                                                                   ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][108]                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][75]                                                                   ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][76]                                                                ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][69]                                                                   ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][76]                                                                ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][77]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][108]                                                                              ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][75]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][76]                                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][69]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][76]                                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][77]                                                                         ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][108]                                                                     ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][69]                                                                         ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][76]                                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][75]                                                                         ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][76]                                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][77]                                                                             ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][108]                                                                         ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][69]                                                                             ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][76]                                                                          ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][75]                                                                             ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][76]                                                                          ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][77]                                                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][108]                                                                          ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][69]                                                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][76]                                                                           ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][75]                                                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][76]                                                                           ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][77]                                                                            ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][108]                                                                        ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][69]                                                                            ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][76]                                                                         ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][75]                                                                            ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][76]                                                                         ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][77]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][108]                                                                              ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][76]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][90]                                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][69]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][90]                                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][89]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][90]                                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][75]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][90]                                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                          ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                           ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                           ;
; clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|de_ex_instr.immediate[31]                                                                                                                                  ; Merged with clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|de_ex_instr.funct12[11]                                                                                                                                 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|sGEnqPtr1[0]                                                                                                                                      ; Merged with clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|sGEnqPtr[0]                                                                                                                                    ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|dGDeqPtr1[0]                                                                                                                                      ; Merged with clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|dGDeqPtr[0]                                                                                                                                    ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer|data0_reg[1..31]                                                                                           ; Merged with clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer|data0_reg[0]                                                                                            ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_writedata_r[2,4,6,8,10,12,14,16..18,20,22,24,26,30]                                                                            ; Merged with clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_writedata_r[0]                                                                                                              ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_writedata_r[3,5,7,9,11,13,15,19,21,23,25,27,29,31]                                                                             ; Merged with clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_writedata_r[1]                                                                                                              ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_writedata_r[1,28]                                                                                                              ; Merged with clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_writedata_r[0]                                                                                                              ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][75]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][69]                                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][76]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][69]                                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][89]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][69]                                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][90]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][69]                                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clarvi_0_main_agent|hold_waitrequest                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pixelstream_0_master_burstreads_agent|hold_waitrequest                                                                ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|waitrequest_reset_override                                                    ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator|waitrequest_reset_override                                                       ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_pio_out_s1_translator|waitrequest_reset_override                                                             ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|waitrequest_reset_override                                                         ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                         ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator|waitrequest_reset_override                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|waitrequest_reset_override                                                        ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_memory_s1_translator|waitrequest_reset_override                                                             ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                          ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                           ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                           ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][77]                                                                            ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][108]                                                                        ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][75]                                                                            ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][69]                                                                         ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][76]                                                                            ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][69]                                                                         ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][77]                                                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][108]                                                                          ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][75]                                                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][69]                                                                           ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][76]                                                                              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][69]                                                                           ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][77]                                                                             ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][108]                                                                         ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][75]                                                                             ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][69]                                                                          ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][76]                                                                             ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][69]                                                                          ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][77]                                                                         ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][108]                                                                     ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][75]                                                                         ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][69]                                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][76]                                                                         ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][69]                                                                      ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][77]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][108]                                                                              ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][75]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][69]                                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][76]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][69]                                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][77]                                                                   ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][108]                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][69]                                                                ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][76]                                                                   ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][69]                                                                ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][77]                                                                                  ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][108]                                                                              ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer|data0_reg[64]                                                                                              ; Merged with clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer|data0_reg[0]                                                                                            ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|D_OUT[1..3,9,17..19]                                                                                                        ; Merged with clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|D_OUT[10]                                                                                                                ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]          ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]       ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]           ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_digits_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]             ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_digits_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]          ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Merged with clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][76]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][76]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][76]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][76]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][76]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][76]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][90]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|FIFO2:vparams_mmap_slave_outbuf|data0_reg[37]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|D_OUT[10]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer|data0_reg[0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][69]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][69]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][69]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]       ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                     ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][69]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]           ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                         ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][69]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]            ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][69]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_digits_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]          ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_digits_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                        ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][69]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]            ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_writedata_r[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_write_r                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_outstandingWrites_value[0,1]                                                                                                   ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][107]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][107]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][107]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][107]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][107]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][107]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][107]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][107]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][107]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][107]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][107]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][107]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][107]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][107]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|share_count[0]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[16..30]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                            ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[16..30]                                                                                                                            ; Lost fanout                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 541                                                                                                                                                                       ;                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[30]                                                                    ; Lost Fanouts              ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[29],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[28],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[27],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[26],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[25],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[24],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[23],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[22],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[21],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[20],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[19],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[18],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[17],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[16],                                                                                                                      ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[30],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[29],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[28],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[27],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[26],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[25],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[24],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[23],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[22],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[21],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[20],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[19],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[18],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[17],                                                                                                                 ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|base_addr[16]                                                                                                                  ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_write_r                                                       ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][107],                                                                  ;
;                                                                                                                                              ; due to stuck port data_in ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][107],                                                                  ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|share_count_zero_flag,                                                        ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|share_count[0]                                                                ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer|data1_reg[0]                              ; Stuck at GND              ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer|data0_reg[0],                                                                                ;
;                                                                                                                                              ; due to stuck port data_in ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_writedata_r[0],                                                                                                  ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_outstandingWrites_value[0]                                                                                       ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][88]  ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][88],                                                    ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]             ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88],                                                               ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][88]           ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][88],                                                             ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_digits_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy          ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][88]             ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][88],                                                               ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][88]            ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][88],                                                              ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy           ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[1][90]                 ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo|mem[0][69],                                                                   ;
;                                                                                                                                              ; due to stuck port data_in ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][88]        ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][88],                                                          ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy       ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][88]                 ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][88],                                                                   ;
;                                                                                                                                              ;                           ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[2]                                                             ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[2]                                              ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[1]                                                             ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[1]                                              ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[3]                                                             ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[3]                                              ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|FIFO2:vparams_mmap_slave_outbuf|data1_reg[37]                                                      ; Stuck at GND              ; clarvi_soc:u0|mkPixelStream:pixelstream_0|FIFO2:vparams_mmap_slave_outbuf|data0_reg[37]                                                                                                         ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[4]                                                             ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[4]                                              ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[5]                                                             ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[5]                                              ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[6]                                                             ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[6]                                              ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[7]                                                             ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[7]                                              ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[26]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[26]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[24]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[24]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[8]                                                             ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[8]                                              ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[9]                                                             ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[9]                                              ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[10]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[10]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[11]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[11]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[12]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[12]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[13]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[13]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[14]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[14]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[15]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[15]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[16]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[16]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[17]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[17]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[18]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[18]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[25]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[25]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[19]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[19]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[20]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[20]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[21]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[21]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[22]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[22]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[23]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[23]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][76]  ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][69]                                                     ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][107] ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][107]                                                    ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][107]                ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][107]                                                                   ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][107]       ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][107]                                                          ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][107]           ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][107]                                                              ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][107]            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][107]                                                               ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][107]          ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][107]                                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                               ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]             ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][76]           ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][69]                                                              ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][76]             ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][69]                                                                ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][76]            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][69]                                                               ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][76]        ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][69]                                                           ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][76]                 ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][69]                                                                    ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][90]  ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][90]                                                     ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]             ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]             ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90]                                                                ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][89]           ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][89]                                                              ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[0][90]           ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo|mem[1][90]                                                              ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][89]             ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][89]                                                                ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[0][90]             ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo|mem[1][90]                                                                ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][89]            ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][89]                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[0][90]            ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo|mem[1][90]                                                               ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][89]        ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][89]                                                           ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[0][90]        ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo|mem[1][90]                                                           ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][89]                 ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][89]                                                                    ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[0][90]                 ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo|mem[1][90]                                                                    ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[0][89]  ; Lost Fanouts              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo|mem[1][89]                                                     ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[6]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[6]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[14]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[14]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[13]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[13]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[12]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[12]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[11]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[11]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[10]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[10]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[9]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[9]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[8]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[8]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[7]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[7]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[15]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[15]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[5]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[5]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[4]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[4]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[3]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[3]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[2]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[2]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[31]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[31]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[30]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[30]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[29]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[29]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[28]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[28]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[16]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[16]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[17]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[17]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[18]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[18]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[19]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[19]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[20]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[20]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[21]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[21]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[22]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[22]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[23]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[23]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[24]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[24]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[25]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[25]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[26]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[26]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[27]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[27]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[28]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[28]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[29]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[29]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[30]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[30]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[12]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[12]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[27]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[27]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[28]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[28]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[29]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[29]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[30]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[30]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in|readdata[31]                                                            ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|av_readdata_pre[31]                                             ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[2]                                                                       ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[2]                                                   ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[3]                                                                       ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[3]                                                   ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[4]                                                                       ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[4]                                                   ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[5]                                                                       ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[5]                                                   ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[6]                                                                       ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[6]                                                   ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[7]                                                                       ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[7]                                                   ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[8]                                                                       ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[8]                                                   ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[9]                                                                       ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[9]                                                   ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[10]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[10]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[11]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[11]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:right_dial_pio_in|readdata[31]                                                                     ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|av_readdata_pre[31]                                                 ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[13]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[13]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[14]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[14]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[15]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[15]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[16]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[16]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[17]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[17]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[18]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[18]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[19]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[19]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[20]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[20]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[21]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[21]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[22]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[22]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[23]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[23]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[24]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[24]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[25]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[25]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[26]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[26]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
; clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in|readdata[27]                                                                      ; Stuck at GND              ; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|av_readdata_pre[27]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3144  ;
; Number of registers using Synchronous Clear  ; 627   ;
; Number of registers using Synchronous Load   ; 140   ;
; Number of registers using Asynchronous Clear ; 524   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2586  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|de_ex_invalid                                                                                                   ; 133     ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override              ; 38      ;
; clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ex_ma_invalid                                                                                                   ; 3       ;
; clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ma_wb_invalid                                                                                                   ; 13      ;
; clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|if_de_invalid                                                                                                   ; 2       ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                           ; 1       ;
; clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|if_invalid                                                                                                      ; 1       ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                        ; 1       ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                        ; 4       ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                           ; 2       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync|sSyncReg2                                                                        ; 2       ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                        ; 1       ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                           ; 1       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|dGDeqPtr1[1]                                                                                           ; 6       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|sGEnqPtr1[1]                                                                                           ; 6       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync|sSyncReg1                                                                        ; 1       ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                        ; 1       ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; 1       ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; 1       ;
; clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; 1       ;
; Total number of inverted registers = 21                                                                                                                            ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                   ;
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; Register Name                                                               ; Megafunction                                                              ; Type ;
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|dDoutReg[0..24] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|fifoMem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                ; RAM Name                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[0]                                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[1]                                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[2]                                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[3]                                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[4]                                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[5]                                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[6]                                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[7]                                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[8]                                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[9]                                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[10]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[11]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[12]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[13]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[14]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[15]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[16]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[17]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[18]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[19]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[20]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[21]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[22]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[23]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[24]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[25]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[26]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[27]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[28]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[29]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[30]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[31]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[32]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[33]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[34]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[35]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[36]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0_bypass[37]                                      ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0                                      ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[0]                        ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[1]                        ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[2]                        ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[3]                        ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[4]                        ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[5]                        ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[6]                        ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[7]                        ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[8]                        ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[9]                        ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[10]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[11]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[12]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[13]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[14]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[15]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[16]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[17]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[18]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[19]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[20]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[21]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[22]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[23]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[24]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[25]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[26]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0_bypass[27]                       ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0                       ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[0]  ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[1]  ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[2]  ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[3]  ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[4]  ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[5]  ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[6]  ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[7]  ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[8]  ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[9]  ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[10] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[11] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[12] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[13] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[14] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[15] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[16] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[17] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[18] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[19] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[20] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[21] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[22] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[23] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[24] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[25] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[26] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[27] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[28] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[29] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[30] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[31] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[32] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[33] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0_bypass[34] ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0 ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|pix7_0[10]                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator|wait_latency_counter[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_pio_out_s1_translator|wait_latency_counter[1]            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|hdmi_pixel_out[20]                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addrctr[13]                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_address_r[15]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator|wait_latency_counter[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator|wait_latency_counter[0]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator|wait_latency_counter[0]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_4[4]                                                                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_4[0]                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_0[6]                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_0[12]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|avalon_master_requestBufferCount_value[0]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_base[51]                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_base[9]                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_1[0]                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_1[2]                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_2[6]                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_2[2]                                                                                                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_3[8]                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_5[3]                                                                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_5[10]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_6[3]                                                                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_6[15]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_7[1]                                                                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|vparams_p_7[8]                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|hdmi_y[0]                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|hdmi_x[4]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|pixelctr[14]                                                                             ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|addr[21]                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|pc[0]                                                                                                  ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|pc[23]                                                                                                 ;
; 4:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|dscratch[20]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|D_OUT[30]                                         ;
; 16:1               ; 17 bits   ; 170 LEs       ; 34 LEs               ; 136 LEs                ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|D_OUT[23]                                                               ;
; 14:1               ; 25 bits   ; 225 LEs       ; 50 LEs               ; 175 LEs                ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|D_OUT[11]                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|de_ex_instr.immediate[3]                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator|av_readdata_pre[17] ;
; 17:1               ; 6 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|tail[5]                                                                                ;
; 17:1               ; 5 bits    ; 55 LEs        ; 5 LEs                ; 50 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|tail[0]                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|mie.mtie                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|mtvec[28]                                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|mepc[14]                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|mbadaddr[15]                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|mcause[1]                                                                                              ;
; 36:1               ; 32 bits   ; 768 LEs       ; 704 LEs              ; 64 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|de_ex_rs2_value[12]                                                                                    ;
; 36:1               ; 32 bits   ; 768 LEs       ; 704 LEs              ; 64 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|de_ex_rs1_value[15]                                                                                    ;
; 20:1               ; 16 bits   ; 208 LEs       ; 128 LEs              ; 80 LEs                 ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator|av_readdata_pre[7]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|if_invalid                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ShiftLeft4                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ShiftLeft4                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ShiftLeft4                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|trap_pc[8]                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ShiftRight2                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ShiftLeft0                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ShiftLeft0                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ShiftLeft0                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ShiftRight0                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ShiftRight1                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ShiftLeft0                                                                                             ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ShiftRight1                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|head                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|head                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ma_result[2]                                                                                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|ma_result[25]                                                                                          ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram|altsyncram_okj1:auto_generated|mux_ahb:mux2|l3_w18_n0_mux_dataout            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|Selector120                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router:router|src_channel[1]                                    ;
; 30:1               ; 8 bits    ; 160 LEs       ; 168 LEs              ; -8 LEs                 ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|Selector75                                                                                             ;
; 29:1               ; 3 bits    ; 57 LEs        ; 60 LEs               ; -3 LEs                 ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|Selector91                                                                                             ;
; 31:1               ; 2 bits    ; 40 LEs        ; 42 LEs               ; -2 LEs                 ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|Selector88                                                                                             ;
; 29:1               ; 2 bits    ; 38 LEs        ; 40 LEs               ; -2 LEs                 ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|Selector84                                                                                             ;
; 33:1               ; 2 bits    ; 44 LEs        ; 46 LEs               ; -2 LEs                 ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|Selector68                                                                                             ;
; 32:1               ; 2 bits    ; 42 LEs        ; 44 LEs               ; -2 LEs                 ; No         ; |clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi|Selector71                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_so72:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram|altsyncram_okj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|altsyncram:fifoMem_rtl_0|altsyncram_e3k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|altsyncram:arr_rtl_0|altsyncram_c3n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|altsyncram:arr_rtl_0|altsyncram_23n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|altsyncram:arr_rtl_0|altsyncram_gvm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                        ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
; width          ; 00000000000000000000000001000001 ; Unsigned Binary                                                                             ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                             ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                             ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------+
; p1width        ; 00000000000000000000000000100000 ; Unsigned Binary                                                                                  ;
; p2depth        ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                  ;
; p3cntr_width   ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                  ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                  ;
+----------------+----------------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                       ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
; p1width        ; 00000000000000000000000000011001 ; Unsigned Binary                                                            ;
; p2depth        ; 00000000000000000000000000100000 ; Unsigned Binary                                                            ;
; p3cntr_width   ; 00000000000000000000000000000101 ; Unsigned Binary                                                            ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                            ;
+----------------+----------------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf ;
+----------------+----------------------------------+-------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------+
; p1width        ; 00000000000000000000000000011001 ; Unsigned Binary                                             ;
; p2depth        ; 00000000000000000000000001000000 ; Unsigned Binary                                             ;
; p3cntr_width   ; 00000000000000000000000000000110 ; Unsigned Binary                                             ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                             ;
+----------------+----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync ;
+----------------+----------------------------------+------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                 ;
+----------------+----------------------------------+------------------------------------------------------+
; dataWidth      ; 00000000000000000000000000011001 ; Unsigned Binary                                      ;
; depth          ; 00000000000000000000000100000000 ; Unsigned Binary                                      ;
; indxWidth      ; 00000000000000000000000000001000 ; Unsigned Binary                                      ;
+----------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncResetA:vidrst ;
+----------------+----------------------------------+------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                 ;
+----------------+----------------------------------+------------------------------------------------------+
; RSTDELAY       ; 00000000000000000000000000000001 ; Unsigned Binary                                      ;
+----------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync                                                         ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                            ; Type            ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; width          ; 00000000000000000000000010000000                                                                                                 ; Unsigned Binary ;
; init           ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; init           ; 0     ; Signed Integer                                                                                        ;
; delayreturn    ; 1     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|FIFO2:vparams_mmap_slave_outbuf ;
+----------------+----------------------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                               ;
+----------------+----------------------------------+--------------------------------------------------------------------+
; width          ; 00000000000000000000000000100110 ; Unsigned Binary                                                    ;
; guarded        ; 00000000000000000000000000000001 ; Unsigned Binary                                                    ;
+----------------+----------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_avalon:clarvi_0 ;
+---------------------+-------+-----------------------------------------------------+
; Parameter Name      ; Value ; Type                                                ;
+---------------------+-------+-----------------------------------------------------+
; DATA_ADDR_WIDTH     ; 29    ; Signed Integer                                      ;
; INSTR_ADDR_WIDTH    ; 14    ; Signed Integer                                      ;
; INITIAL_PC          ; 0     ; Signed Integer                                      ;
; DEFAULT_TRAP_VECTOR ; 0     ; Signed Integer                                      ;
+---------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi ;
+---------------------+-------+-------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                              ;
+---------------------+-------+-------------------------------------------------------------------+
; DATA_ADDR_WIDTH     ; 29    ; Signed Integer                                                    ;
; INSTR_ADDR_WIDTH    ; 14    ; Signed Integer                                                    ;
; INITIAL_PC          ; 0     ; Signed Integer                                                    ;
; DEFAULT_TRAP_VECTOR ; 0     ; Signed Integer                                                    ;
+---------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------+------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                         ;
+----------------+---------+------------------------------------------------------------------------------+
; INIT_FILE      ; mem.hex ; String                                                                       ;
+----------------+---------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; mem.hex              ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 16384                ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_so72      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_pll:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------+
; Parameter Name                       ; Value                  ; Type                                  ;
+--------------------------------------+------------------------+---------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                ;
; fractional_vco_multiplier            ; false                  ; String                                ;
; pll_type                             ; General                ; String                                ;
; pll_subtype                          ; General                ; String                                ;
; number_of_clocks                     ; 2                      ; Signed Integer                        ;
; operation_mode                       ; direct                 ; String                                ;
; deserialization_factor               ; 4                      ; Signed Integer                        ;
; data_rate                            ; 0                      ; Signed Integer                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                        ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                ;
; phase_shift0                         ; 0 ps                   ; String                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency1              ; 9.000000 MHz           ; String                                ;
; phase_shift1                         ; 0 ps                   ; String                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                ;
; phase_shift2                         ; 0 ps                   ; String                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                ;
; phase_shift3                         ; 0 ps                   ; String                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                ;
; phase_shift4                         ; 0 ps                   ; String                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                ;
; phase_shift5                         ; 0 ps                   ; String                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                ;
; phase_shift6                         ; 0 ps                   ; String                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                ;
; phase_shift7                         ; 0 ps                   ; String                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                ;
; phase_shift8                         ; 0 ps                   ; String                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                ;
; phase_shift9                         ; 0 ps                   ; String                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                ;
; phase_shift10                        ; 0 ps                   ; String                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                ;
; phase_shift11                        ; 0 ps                   ; String                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                ;
; phase_shift12                        ; 0 ps                   ; String                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                ;
; phase_shift13                        ; 0 ps                   ; String                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                ;
; phase_shift14                        ; 0 ps                   ; String                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                ;
; phase_shift15                        ; 0 ps                   ; String                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                ;
; phase_shift16                        ; 0 ps                   ; String                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                ;
; phase_shift17                        ; 0 ps                   ; String                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                        ;
; clock_name_0                         ;                        ; String                                ;
; clock_name_1                         ;                        ; String                                ;
; clock_name_2                         ;                        ; String                                ;
; clock_name_3                         ;                        ; String                                ;
; clock_name_4                         ;                        ; String                                ;
; clock_name_5                         ;                        ; String                                ;
; clock_name_6                         ;                        ; String                                ;
; clock_name_7                         ;                        ; String                                ;
; clock_name_8                         ;                        ; String                                ;
; clock_name_global_0                  ; false                  ; String                                ;
; clock_name_global_1                  ; false                  ; String                                ;
; clock_name_global_2                  ; false                  ; String                                ;
; clock_name_global_3                  ; false                  ; String                                ;
; clock_name_global_4                  ; false                  ; String                                ;
; clock_name_global_5                  ; false                  ; String                                ;
; clock_name_global_6                  ; false                  ; String                                ;
; clock_name_global_7                  ; false                  ; String                                ;
; clock_name_global_8                  ; false                  ; String                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                        ;
; m_cnt_bypass_en                      ; false                  ; String                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                        ;
; n_cnt_bypass_en                      ; false                  ; String                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                        ;
; pll_slf_rst                          ; false                  ; String                                ;
; pll_bw_sel                           ; low                    ; String                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
+--------------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 65280                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 65280                ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_okj1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:clarvi_0_instr_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clarvi_0_main_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 33    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pixelstream_0_master_burstreads_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 31    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 33    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_memory_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_pio_out_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clarvi_0_main_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 87    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 87    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 86    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 83    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 82    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 74    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 33    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pixelstream_0_master_burstreads_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 87    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 87    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 86    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 83    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 82    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 74    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 33    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 86    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 86    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_digits_pio_out_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 86    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_digits_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 86    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 86    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 78    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_pio_out_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 86    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_pio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 86    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router:router|clarvi_soc_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_001:router_001|clarvi_soc_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_002|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_003:router_003|clarvi_soc_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_004|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_005|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_006|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_007|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_008|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_009|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clarvi_0_main_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|altsyncram:fifoMem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 25                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 25                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_e3k1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 25                   ; Untyped                                                                      ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                      ;
; NUMWORDS_A                         ; 63                   ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 25                   ; Untyped                                                                      ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 63                   ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_c3n1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 17                   ; Untyped                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                     ;
; NUMWORDS_A                         ; 31                   ; Untyped                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 17                   ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 31                   ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_23n1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|altsyncram:arr_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                           ;
; WIDTHAD_A                          ; 1                    ; Untyped                                                                                                           ;
; NUMWORDS_A                         ; 2                    ; Untyped                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                           ;
; NUMWORDS_B                         ; 2                    ; Untyped                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_gvm1      ; Untyped                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                            ;
; Entity Instance                           ; clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                    ;
; Entity Instance                           ; clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                           ;
;     -- NUMWORDS_A                         ; 65280                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                    ;
; Entity Instance                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|altsyncram:fifoMem_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 25                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 25                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                    ;
; Entity Instance                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|altsyncram:arr_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 25                                                                                                                           ;
;     -- NUMWORDS_A                         ; 63                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 25                                                                                                                           ;
;     -- NUMWORDS_B                         ; 63                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                     ;
; Entity Instance                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|altsyncram:arr_rtl_0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 17                                                                                                                           ;
;     -- NUMWORDS_A                         ; 31                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 17                                                                                                                           ;
;     -- NUMWORDS_B                         ; 31                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                     ;
; Entity Instance                           ; clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|altsyncram:arr_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_irq_mapper:irq_mapper" ;
+-------+-------+----------+-------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                         ;
+-------+-------+----------+-------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                          ;
; reset ; Input ; Info     ; Explicitly unconnected                          ;
+-------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_003:router_003|clarvi_soc_mm_interconnect_1_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_002|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_001:router_001|clarvi_soc_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router:router|clarvi_soc_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixelstream_0_slave_parameters_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixelstream_0_slave_parameters_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_pio_out_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_pio_out_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:displaybuttons_pio_in_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:displaybuttons_pio_in_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:right_dial_pio_in_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:right_dial_pio_in_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:left_dial_pio_in_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:left_dial_pio_in_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_digits_pio_out_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_digits_pio_out_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_memory_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pixelstream_0_master_burstreads_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clarvi_0_main_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_pio_out_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:displaybuttons_pio_in_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:right_dial_pio_in_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:left_dial_pio_in_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_memory_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pixelstream_0_master_burstreads_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clarvi_0_main_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:clarvi_0_instr_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_video_memory:video_memory" ;
+--------+-------+----------+----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                            ;
+--------+-------+----------+----------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                       ;
+--------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_pll:pll|altera_pll:altera_pll_i"                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_pll:pll" ;
+--------+--------+----------+---------------------------------+
; Port   ; Type   ; Severity ; Details                         ;
+--------+--------+----------+---------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected          ;
+--------+--------+----------+---------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|clarvi_avalon:clarvi_0" ;
+------------------+--------+----------+---------------------------+
; Port             ; Type   ; Severity ; Details                   ;
+------------------+--------+----------+---------------------------+
; debug_register28 ; Output ; Info     ; Explicitly unconnected    ;
; debug_scratch    ; Output ; Info     ; Explicitly unconnected    ;
; debug_pc         ; Output ; Info     ; Explicitly unconnected    ;
+------------------+--------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0|FIFO2:vparams_mmap_slave_outbuf" ;
+----------+-------+----------+-------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                 ;
+----------+-------+----------+-------------------------------------------------------------------------+
; D_IN[37] ; Input ; Info     ; Stuck at GND                                                            ;
; CLR      ; Input ; Info     ; Stuck at GND                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; CLR  ; Input ; Info     ; Stuck at GND                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf" ;
+--------------+-------+----------+-----------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                     ;
+--------------+-------+----------+-----------------------------------------------------------------------------+
; D_IN[19..17] ; Input ; Info     ; Stuck at GND                                                                ;
; D_IN[10..9]  ; Input ; Info     ; Stuck at GND                                                                ;
; D_IN[3..1]   ; Input ; Info     ; Stuck at GND                                                                ;
; CLR          ; Input ; Info     ; Stuck at GND                                                                ;
+--------------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------+
; CLR    ; Input  ; Info     ; Stuck at GND                                                                                           ;
; FULL_N ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                       ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------+
; D_IN[31..0] ; Input ; Info     ; Stuck at GND                                                                                  ;
; D_IN[64]    ; Input ; Info     ; Stuck at GND                                                                                  ;
; CLR         ; Input ; Info     ; Stuck at GND                                                                                  ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read" ;
+------------+--------+----------+-------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                     ;
+------------+--------+----------+-------------------------------------------------------------+
; EN_params  ; Input  ; Info     ; Stuck at VCC                                                ;
; RDY_params ; Output ; Info     ; Explicitly unconnected                                      ;
+------------+--------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0|mkPixelStream:pixelstream_0"                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; avm_m0_burstcount ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clarvi_soc:u0"                                                                                                                                                                                                                         ;
+--------------------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                             ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+--------------------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; displaybuttons_pio_in_external_connection_export ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "displaybuttons_pio_in_external_connection_export[15..1]" will be connected to GND. ;
; left_dial_pio_in_external_connection_export      ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "left_dial_pio_in_external_connection_export[7..2]" will be connected to GND.        ;
; right_dial_pio_in_external_connection_export     ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "right_dial_pio_in_external_connection_export[7..2]" will be connected to GND.       ;
; pixelstream_0_conduit_end_0_lcd_dclk_en          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
+--------------------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3144                        ;
;     CLR               ; 197                         ;
;     ENA               ; 1705                        ;
;     ENA CLR           ; 327                         ;
;     ENA SCLR          ; 423                         ;
;     ENA SCLR SLD      ; 48                          ;
;     ENA SLD           ; 83                          ;
;     SCLR              ; 156                         ;
;     SLD               ; 9                           ;
;     plain             ; 196                         ;
; arriav_io_obuf        ; 63                          ;
; arriav_lcell_comb     ; 3830                        ;
;     arith             ; 439                         ;
;         1 data inputs ; 294                         ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 33                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 3286                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 249                         ;
;         3 data inputs ; 268                         ;
;         4 data inputs ; 544                         ;
;         5 data inputs ; 659                         ;
;         6 data inputs ; 1552                        ;
;     shared            ; 96                          ;
;         2 data inputs ; 96                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 246                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 419                         ;
;                       ;                             ;
; Max LUT depth         ; 11.70                       ;
; Average LUT depth     ; 4.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:40     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 28 01:48:25 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clarvi_fpga -c clarvi_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_fpga.sv
    Info (12023): Found entity 1: clarvi_fpga File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/clarvi_soc.v
    Info (12023): Found entity 1: clarvi_soc File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv
    Info (12023): Found entity 1: clarvi_soc_irq_mapper File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_avalon_st_adapter File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_rsp_mux_001 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_rsp_mux File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux_001.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_rsp_demux_001 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_cmd_mux_001 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_cmd_mux File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_cmd_demux_001 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_cmd_demux File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_router_003_default_decode File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv Line: 45
    Info (12023): Found entity 2: clarvi_soc_mm_interconnect_1_router_003 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_router_002_default_decode File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: clarvi_soc_mm_interconnect_1_router_002 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_router_001_default_decode File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: clarvi_soc_mm_interconnect_1_router_001 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_1_router_default_decode File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: clarvi_soc_mm_interconnect_1_router File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: clarvi_soc_mm_interconnect_0 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v
    Info (12023): Found entity 1: clarvi_soc_video_memory File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_pll.v
    Info (12023): Found entity 1: clarvi_soc_pll File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: clarvi_soc_onchip_memory2_0 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_left_dial_pio_in.v
    Info (12023): Found entity 1: clarvi_soc_left_dial_pio_in File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_left_dial_pio_in.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_leds_pio_out.v
    Info (12023): Found entity 1: clarvi_soc_leds_pio_out File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_leds_pio_out.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_hex_digits_pio_out.v
    Info (12023): Found entity 1: clarvi_soc_hex_digits_pio_out File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_hex_digits_pio_out.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_displaybuttons_pio_in.v
    Info (12023): Found entity 1: clarvi_soc_displaybuttons_pio_in File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_displaybuttons_pio_in.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_avalon.sv
    Info (12023): Found entity 1: clarvi_avalon File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_avalon.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi.sv
    Info (12023): Found entity 1: clarvi File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv
    Info (12023): Found entity 1: TwentyFourBitsToThreeEightBits File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/mkPixelStream.v
    Info (12023): Found entity 1: mkPixelStream File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/mkBurstRead.v
    Info (12023): Found entity 1: mkBurstRead File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SizedFIFO.v
    Info (12023): Found entity 1: SizedFIFO File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SizedFIFO.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncFIFO.v
    Info (12023): Found entity 1: SyncFIFO File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncFIFO.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/FIFO2.v
    Info (12023): Found entity 1: FIFO2 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/FIFO2.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncRegister.v
    Info (12023): Found entity 1: SyncRegister File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncRegister.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncResetA.v
    Info (12023): Found entity 1: SyncResetA File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncResetA.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncHandshake.v
    Info (12023): Found entity 1: SyncHandshake File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/EightBitsToSevenSeg.sv
    Info (12023): Found entity 1: EightBitsToSevenSeg File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/EightBitsToSevenSeg.sv Line: 4
Info (12127): Elaborating entity "clarvi_fpga" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at clarvi_fpga.sv(55) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
Warning (10034): Output port "DRAM_BA" at clarvi_fpga.sv(56) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 56
Warning (10034): Output port "VGA_B" at clarvi_fpga.sv(169) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 169
Warning (10034): Output port "VGA_G" at clarvi_fpga.sv(172) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 172
Warning (10034): Output port "VGA_R" at clarvi_fpga.sv(174) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 174
Warning (10034): Output port "ADC_DIN" at clarvi_fpga.sv(36) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 36
Warning (10034): Output port "ADC_SCLK" at clarvi_fpga.sv(38) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 38
Warning (10034): Output port "AUD_DACDAT" at clarvi_fpga.sv(44) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 44
Warning (10034): Output port "AUD_XCK" at clarvi_fpga.sv(46) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 46
Warning (10034): Output port "DRAM_CAS_N" at clarvi_fpga.sv(57) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 57
Warning (10034): Output port "DRAM_CKE" at clarvi_fpga.sv(58) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 58
Warning (10034): Output port "DRAM_CLK" at clarvi_fpga.sv(59) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 59
Warning (10034): Output port "DRAM_CS_N" at clarvi_fpga.sv(60) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 60
Warning (10034): Output port "DRAM_LDQM" at clarvi_fpga.sv(62) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 62
Warning (10034): Output port "DRAM_RAS_N" at clarvi_fpga.sv(63) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 63
Warning (10034): Output port "DRAM_UDQM" at clarvi_fpga.sv(64) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 64
Warning (10034): Output port "DRAM_WE_N" at clarvi_fpga.sv(65) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 65
Warning (10034): Output port "FAN_CTRL" at clarvi_fpga.sv(68) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 68
Warning (10034): Output port "FPGA_I2C_SCLK" at clarvi_fpga.sv(71) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 71
Warning (10034): Output port "IRDA_TXD" at clarvi_fpga.sv(143) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 143
Warning (10034): Output port "TD_RESET_N" at clarvi_fpga.sv(164) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 164
Warning (10034): Output port "VGA_BLANK_N" at clarvi_fpga.sv(170) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 170
Warning (10034): Output port "VGA_CLK" at clarvi_fpga.sv(171) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 171
Warning (10034): Output port "VGA_HS" at clarvi_fpga.sv(173) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 173
Warning (10034): Output port "VGA_SYNC_N" at clarvi_fpga.sv(175) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 175
Warning (10034): Output port "VGA_VS" at clarvi_fpga.sv(176) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 176
Warning (10034): Output port "LEDRINGn" at clarvi_fpga.sv(184) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 184
Warning (10034): Output port "SHIFT_CLKIN" at clarvi_fpga.sv(201) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 201
Warning (10034): Output port "SHIFT_LOAD" at clarvi_fpga.sv(202) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 202
Warning (10034): Output port "TOUCH_WAKE" at clarvi_fpga.sv(206) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 206
Info (12128): Elaborating entity "clarvi_soc" for hierarchy "clarvi_soc:u0" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 241
Info (12128): Elaborating entity "EightBitsToSevenSeg" for hierarchy "clarvi_soc:u0|EightBitsToSevenSeg:eightbitstosevenseg_0" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 108
Info (12128): Elaborating entity "mkPixelStream" for hierarchy "clarvi_soc:u0|mkPixelStream:pixelstream_0" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(302): object "CAN_FIRE_RL_forward_burst_params" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 302
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(303): object "CAN_FIRE_RL_forward_parameters_local_clock" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 303
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(304): object "CAN_FIRE_RL_forward_parameters_video_clock" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 304
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(306): object "CAN_FIRE_RL_hdmi_scan" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 306
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(309): object "CAN_FIRE_RL_vparams_handle_avalon_accesses" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 309
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(312): object "CAN_FIRE_RL_vparams_mmap_slave_wire_up_avalonwait" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 312
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(313): object "CAN_FIRE_avm_m0" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 313
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(314): object "CAN_FIRE_avs_s0" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 314
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(315): object "WILL_FIRE_RL_forward_burst_params" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 315
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(316): object "WILL_FIRE_RL_forward_parameters_local_clock" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 316
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(317): object "WILL_FIRE_RL_forward_parameters_video_clock" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 317
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(319): object "WILL_FIRE_RL_hdmi_scan" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 319
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(320): object "WILL_FIRE_RL_mkConnectionGetPut" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 320
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(321): object "WILL_FIRE_RL_mkConnectionGetPut_1" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 321
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(322): object "WILL_FIRE_RL_vparams_handle_avalon_accesses" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 322
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(325): object "WILL_FIRE_RL_vparams_mmap_slave_wire_up_avalonwait" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 325
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(326): object "WILL_FIRE_avm_m0" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 326
Warning (10036): Verilog HDL or VHDL warning at mkPixelStream.v(327): object "WILL_FIRE_avs_s0" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 327
Info (12128): Elaborating entity "mkBurstRead" for hierarchy "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 417
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(214): object "CAN_FIRE_RL_avalon_master_buffer_data_read" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 214
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(215): object "CAN_FIRE_RL_avalon_master_do_read_reg" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 215
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(216): object "CAN_FIRE_RL_avalon_master_do_write_reg" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 216
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(222): object "CAN_FIRE_RL_avalon_master_update_responseBufferSpace" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 222
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(227): object "CAN_FIRE_avalon_master_phy_m0" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 227
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(228): object "CAN_FIRE_params" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 228
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(229): object "CAN_FIRE_pixel_stream_get" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 229
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(230): object "WILL_FIRE_RL_avalon_master_acceptWriteAck" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 230
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(231): object "WILL_FIRE_RL_avalon_master_buffer_data_read" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 231
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(232): object "WILL_FIRE_RL_avalon_master_do_read_reg" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 232
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(233): object "WILL_FIRE_RL_avalon_master_do_write_reg" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 233
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(239): object "WILL_FIRE_RL_avalon_master_update_responseBufferSpace" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 239
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(244): object "WILL_FIRE_avalon_master_phy_m0" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 244
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(245): object "WILL_FIRE_params" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 245
Warning (10036): Verilog HDL or VHDL warning at mkBurstRead.v(246): object "WILL_FIRE_pixel_stream_get" assigned a value but never read File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 246
Info (12128): Elaborating entity "FIFO2" for hierarchy "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|FIFO2:avalon_master_requestBuffer" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 306
Info (12128): Elaborating entity "SizedFIFO" for hierarchy "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 320
Info (12128): Elaborating entity "SizedFIFO" for hierarchy "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v Line: 334
Info (12128): Elaborating entity "SizedFIFO" for hierarchy "clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 431
Info (12128): Elaborating entity "SyncFIFO" for hierarchy "clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 444
Info (12128): Elaborating entity "SyncResetA" for hierarchy "clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncResetA:vidrst" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 449
Info (12128): Elaborating entity "SyncRegister" for hierarchy "clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 459
Info (12128): Elaborating entity "SyncHandshake" for hierarchy "clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncRegister.v Line: 76
Warning (10230): Verilog HDL assignment warning at SyncHandshake.v(79): truncated value with size 32 to match size of target (1) File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v Line: 79
Warning (10230): Verilog HDL assignment warning at SyncHandshake.v(101): truncated value with size 32 to match size of target (1) File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v Line: 101
Warning (10230): Verilog HDL assignment warning at SyncHandshake.v(102): truncated value with size 32 to match size of target (1) File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v Line: 102
Warning (10230): Verilog HDL assignment warning at SyncHandshake.v(103): truncated value with size 32 to match size of target (1) File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v Line: 103
Info (12128): Elaborating entity "FIFO2" for hierarchy "clarvi_soc:u0|mkPixelStream:pixelstream_0|FIFO2:vparams_mmap_slave_outbuf" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v Line: 471
Info (12128): Elaborating entity "TwentyFourBitsToThreeEightBits" for hierarchy "clarvi_soc:u0|TwentyFourBitsToThreeEightBits:twentyfourtothreeeightbits_0" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 158
Warning (10034): Output port "eightBitsTwo" at TwentyFourBitsToThreeEightBits.sv(4) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv Line: 4
Warning (10034): Output port "eightBitsThree" at TwentyFourBitsToThreeEightBits.sv(6) has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv Line: 6
Info (12128): Elaborating entity "clarvi_avalon" for hierarchy "clarvi_soc:u0|clarvi_avalon:clarvi_0" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 185
Info (12128): Elaborating entity "clarvi" for hierarchy "clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_avalon.sv Line: 93
Warning (10958): SystemVerilog warning at clarvi.sv(532): unique or priority keyword makes case statement complete File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv Line: 532
Info (10264): Verilog HDL Case Statement information at clarvi.sv(814): all case item expressions in this case statement are onehot File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv Line: 814
Warning (10030): Net "mip.msip" at clarvi.sv(119) has no driver or initial value, using a default initial value '0' File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv Line: 119
Info (12128): Elaborating entity "clarvi_soc_displaybuttons_pio_in" for hierarchy "clarvi_soc:u0|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 193
Info (12128): Elaborating entity "clarvi_soc_hex_digits_pio_out" for hierarchy "clarvi_soc:u0|clarvi_soc_hex_digits_pio_out:hex_digits_pio_out" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 204
Info (12128): Elaborating entity "clarvi_soc_leds_pio_out" for hierarchy "clarvi_soc:u0|clarvi_soc_leds_pio_out:leds_pio_out" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 215
Info (12128): Elaborating entity "clarvi_soc_left_dial_pio_in" for hierarchy "clarvi_soc:u0|clarvi_soc_left_dial_pio_in:left_dial_pio_in" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 223
Info (12128): Elaborating entity "clarvi_soc_onchip_memory2_0" for hierarchy "clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 247
Info (12128): Elaborating entity "altsyncram" for hierarchy "clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v Line: 101
Info (12130): Elaborated megafunction instantiation "clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v Line: 101
Info (12133): Instantiated megafunction "clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16384"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_so72.tdf
    Info (12023): Found entity 1: altsyncram_so72 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_so72.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_so72" for hierarchy "clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_so72:auto_generated" File: /opt/altera_lite/current/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/mem.hex -- setting all initial values to 0 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_so72:auto_generated|decode_5la:decode2" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_so72.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "clarvi_soc:u0|clarvi_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_so72:auto_generated|mux_2hb:mux4" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_so72.tdf Line: 54
Info (12128): Elaborating entity "clarvi_soc_pll" for hierarchy "clarvi_soc:u0|clarvi_soc_pll:pll" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 255
Info (12128): Elaborating entity "altera_pll" for hierarchy "clarvi_soc:u0|clarvi_soc_pll:pll|altera_pll:altera_pll_i" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clarvi_soc:u0|clarvi_soc_pll:pll|altera_pll:altera_pll_i" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v Line: 88
Info (12133): Instantiated megafunction "clarvi_soc:u0|clarvi_soc_pll:pll|altera_pll:altera_pll_i" with the following parameter: File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "9.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clarvi_soc_video_memory" for hierarchy "clarvi_soc:u0|clarvi_soc_video_memory:video_memory" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 277
Info (12128): Elaborating entity "altsyncram" for hierarchy "clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v Line: 66
Info (12130): Elaborated megafunction instantiation "clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v Line: 66
Info (12133): Instantiated megafunction "clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram" with the following parameter: File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65280"
    Info (12134): Parameter "numwords_a" = "65280"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_okj1.tdf
    Info (12023): Found entity 1: altsyncram_okj1 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_okj1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_okj1" for hierarchy "clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram|altsyncram_okj1:auto_generated" File: /opt/altera_lite/current/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram|altsyncram_okj1:auto_generated|decode_dla:decode3" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_okj1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "clarvi_soc:u0|clarvi_soc_video_memory:video_memory|altsyncram:the_altsyncram|altsyncram_okj1:auto_generated|mux_ahb:mux2" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_okj1.tdf Line: 45
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_0" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 294
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:clarvi_0_instr_translator" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v Line: 96
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v Line: 160
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 350
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clarvi_0_main_translator" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 660
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pixelstream_0_master_burstreads_translator" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 720
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 784
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_memory_s1_translator" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 848
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 912
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 1232
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clarvi_0_main_agent" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 1313
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pixelstream_0_master_burstreads_agent" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 1394
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 1478
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 1519
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_router" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router:router" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 2410
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_router_default_decode" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router:router|clarvi_soc_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv Line: 191
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_router_001" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_001:router_001" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 2426
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_router_001_default_decode" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_001:router_001|clarvi_soc_mm_interconnect_1_router_001_default_decode:the_default_decode" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv Line: 174
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_router_002" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_002" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 2442
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_router_002_default_decode" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_002:router_002|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv Line: 173
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_router_003" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_003:router_003" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 2458
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_router_003_default_decode" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_router_003:router_003|clarvi_soc_mm_interconnect_1_router_003_default_decode:the_default_decode" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clarvi_0_main_limiter" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 2604
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_cmd_demux" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 2663
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_cmd_demux_001" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_demux_001:cmd_demux_001" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 2680
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_cmd_mux" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 2697
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_cmd_mux_001" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 2720
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_rsp_demux_001" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_demux_001:rsp_demux_001" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 2862
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_rsp_mux" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 3023
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_rsp_mux_001" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_rsp_mux_001:rsp_mux_001" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 3040
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_avalon_st_adapter" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v Line: 3069
Info (12128): Elaborating entity "clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "clarvi_soc:u0|clarvi_soc_mm_interconnect_1:mm_interconnect_1|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "clarvi_soc_irq_mapper" for hierarchy "clarvi_soc:u0|clarvi_soc_irq_mapper:irq_mapper" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 356
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "clarvi_soc:u0|altera_reset_controller:rst_controller" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v Line: 419
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "clarvi_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (276027): Inferred dual-clock RAM node "clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|fifoMem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|fifoMem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 25
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 63
        Info (286033): Parameter WIDTH_B set to 25
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 63
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 31
        Info (286033): Parameter WIDTH_B set to 17
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 31
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|altsyncram:fifoMem_rtl_0"
Info (12133): Instantiated megafunction "clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncFIFO:pix_sync|altsyncram:fifoMem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "25"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e3k1.tdf
    Info (12023): Found entity 1: altsyncram_e3k1 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_e3k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|altsyncram:arr_rtl_0"
Info (12133): Instantiated megafunction "clarvi_soc:u0|mkPixelStream:pixelstream_0|SizedFIFO:hdmi_pixel_buf|altsyncram:arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "63"
    Info (12134): Parameter "WIDTH_B" = "25"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "63"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3n1.tdf
    Info (12023): Found entity 1: altsyncram_c3n1 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_c3n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|altsyncram:arr_rtl_0"
Info (12133): Instantiated megafunction "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:pixbuf|altsyncram:arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "17"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "31"
    Info (12134): Parameter "WIDTH_B" = "17"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "31"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23n1.tdf
    Info (12023): Found entity 1: altsyncram_23n1 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_23n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|altsyncram:arr_rtl_0"
Info (12133): Instantiated megafunction "clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read|SizedFIFO:avalon_master_responseBuffer|altsyncram:arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "1"
    Info (12134): Parameter "NUMWORDS_A" = "2"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "2"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gvm1.tdf
    Info (12023): Found entity 1: altsyncram_gvm1 File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_gvm1.tdf Line: 28
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 35
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 42
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 43
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 61
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 72
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 75
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 152
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 153
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 154
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 155
    Warning (13040): bidirectional pin "DISPLAY_SDA" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 208
    Warning (13040): bidirectional pin "DISPLAY_SCL" has no driver File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 211
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 36
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 38
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 44
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 46
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 55
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 56
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 56
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 57
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 58
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 59
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 60
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 62
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 63
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 64
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 65
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 68
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 71
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 80
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 80
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 80
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 80
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 80
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 80
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 80
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 81
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 81
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 81
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 81
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 81
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 81
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 81
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 82
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 82
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 82
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 82
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 82
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 82
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 82
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 83
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 83
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 83
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 83
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 83
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 83
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 83
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 143
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 164
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 169
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 169
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 169
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 169
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 169
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 169
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 169
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 169
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 170
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 171
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 172
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 172
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 172
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 172
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 172
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 172
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 172
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 172
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 173
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 174
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 174
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 174
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 174
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 174
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 174
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 174
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 174
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 175
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 176
    Warning (13410): Pin "LEDRINGn" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 184
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 197
    Warning (13410): Pin "LCD_BACKLIGHT" is stuck at VCC File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 198
    Warning (13410): Pin "SHIFT_CLKIN" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 201
    Warning (13410): Pin "SHIFT_LOAD" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 202
    Warning (13410): Pin "TOUCH_WAKE" is stuck at GND File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 206
Info (286030): Timing-Driven Synthesis is running
Info (17049): 106 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/output_files/clarvi_fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 37
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 41
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 50
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 51
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 52
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 142
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 146
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 146
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 146
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 158
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 158
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 158
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 158
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 158
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 158
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 158
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 158
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 158
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 158
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 161
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 162
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 162
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 162
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 162
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 162
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 162
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 162
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 162
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 163
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv Line: 165
Info (21057): Implemented 6692 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 146 output pins
    Info (21060): Implemented 63 bidirectional pins
    Info (21061): Implemented 6023 logic cells
    Info (21064): Implemented 419 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 268 warnings
    Info: Peak virtual memory: 1124 megabytes
    Info: Processing ended: Tue Nov 28 01:50:07 2017
    Info: Elapsed time: 00:01:42
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/output_files/clarvi_fpga.map.smsg.


