[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/OneNetNonAnsi/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetNonAnsi/dut.v:1:1: No timescale set for "dut".

[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v:1:1: No timescale set for "tb".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/OneNetNonAnsi/dut.v:1:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v:1:1: Compile module "work@tb".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v:1:1: Top level module "work@tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             2
begin                                                  2
constant                                              10
cont_assign                                            1
delay_control                                          4
design                                                 1
immediate_assert                                       2
initial                                                2
logic_net                                              8
logic_typespec                                         7
module_inst                                            5
operation                                              2
port                                                   4
ref_obj                                               18
ref_typespec                                           8
sys_func_call                                          9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneNetNonAnsi/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/OneNetNonAnsi/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/OneNetNonAnsi/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@tb)
|vpiName:work@tb
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetNonAnsi/dut.v, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@tb)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.i), line:4:8, endln:4:9
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetNonAnsi/dut.v, line:1:1, endln:7:10
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.o), line:5:7, endln:5:8
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetNonAnsi/dut.v, line:1:1, endln:7:10
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiPort:
  \_port: (i), line:1:13, endln:1:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetNonAnsi/dut.v, line:1:1, endln:7:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.i), line:1:13, endln:1:14
      |vpiParent:
      \_port: (i), line:1:13, endln:1:14
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_net: (work@dut.i), line:4:8, endln:4:9
    |vpiTypedef:
    \_ref_typespec: (work@dut.i)
      |vpiParent:
      \_port: (i), line:1:13, endln:1:14
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_typespec: , line:2:9, endln:2:9
  |vpiPort:
  \_port: (o), line:1:16, endln:1:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetNonAnsi/dut.v, line:1:1, endln:7:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o), line:1:16, endln:1:17
      |vpiParent:
      \_port: (o), line:1:16, endln:1:17
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:5:7, endln:5:8
    |vpiTypedef:
    \_ref_typespec: (work@dut.o)
      |vpiParent:
      \_port: (o), line:1:16, endln:1:17
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_typespec: , line:3:10, endln:3:10
  |vpiContAssign:
  \_cont_assign: , line:6:10, endln:6:15
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetNonAnsi/dut.v, line:1:1, endln:7:10
    |vpiRhs:
    \_ref_obj: (work@dut.i), line:6:14, endln:6:15
      |vpiParent:
      \_cont_assign: , line:6:10, endln:6:15
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_net: (work@dut.i), line:4:8, endln:4:9
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:6:10, endln:6:11
      |vpiParent:
      \_cont_assign: , line:6:10, endln:6:15
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:5:7, endln:5:8
|uhdmallModules:
\_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:1:1, endln:21:10
  |vpiParent:
  \_design: (work@tb)
  |vpiFullName:work@tb
  |vpiDefName:work@tb
  |vpiNet:
  \_logic_net: (work@tb.i), line:2:9, endln:2:10
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:1:1, endln:21:10
    |vpiName:i
    |vpiFullName:work@tb.i
  |vpiNet:
  \_logic_net: (work@tb.o), line:2:12, endln:2:13
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:1:1, endln:21:10
    |vpiName:o
    |vpiFullName:work@tb.o
  |vpiProcess:
  \_initial: , line:4:3, endln:9:6
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:1:1, endln:21:10
    |vpiStmt:
    \_begin: (work@tb), line:4:11, endln:9:6
      |vpiParent:
      \_initial: , line:4:3, endln:9:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_sys_func_call: ($dumpfile), line:5:5, endln:5:26
        |vpiParent:
        \_begin: (work@tb), line:4:11, endln:9:6
        |vpiArgument:
        \_constant: , line:5:15, endln:5:25
          |vpiParent:
          \_sys_func_call: ($dumpfile), line:5:5, endln:5:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:$dumpfile
      |vpiStmt:
      \_sys_func_call: ($dumpvars), line:6:5, endln:6:14
        |vpiParent:
        \_begin: (work@tb), line:4:11, endln:9:6
        |vpiName:$dumpvars
      |vpiStmt:
      \_sys_func_call: ($monitor), line:7:5, endln:7:51
        |vpiParent:
        \_begin: (work@tb), line:4:11, endln:9:6
        |vpiArgument:
        \_constant: , line:7:14, endln:7:39
          |vpiParent:
          \_sys_func_call: ($monitor), line:7:5, endln:7:51
          |vpiDecompile:"@%0dns i = %0d, o = %0d"
          |vpiSize:184
          |STRING:@%0dns i = %0d, o = %0d
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:7:40, endln:7:45
          |vpiParent:
          \_sys_func_call: ($monitor), line:7:5, endln:7:51
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (work@tb.i), line:7:46, endln:7:47
          |vpiParent:
          \_sys_func_call: ($monitor), line:7:5, endln:7:51
          |vpiName:i
          |vpiFullName:work@tb.i
          |vpiActual:
          \_logic_net: (work@tb.i), line:2:9, endln:2:10
        |vpiArgument:
        \_ref_obj: (work@tb.o), line:7:49, endln:7:50
          |vpiParent:
          \_sys_func_call: ($monitor), line:7:5, endln:7:51
          |vpiName:o
          |vpiFullName:work@tb.o
          |vpiActual:
          \_logic_net: (work@tb.o), line:2:12, endln:2:13
        |vpiName:$monitor
      |vpiStmt:
      \_delay_control: , line:8:5, endln:8:9
        |vpiParent:
        \_begin: (work@tb), line:4:11, endln:9:6
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:8:10, endln:8:19
          |vpiParent:
          \_delay_control: , line:8:5, endln:8:9
          |vpiName:$finish
  |vpiProcess:
  \_initial: , line:11:3, endln:17:6
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:1:1, endln:21:10
    |vpiStmt:
    \_begin: (work@tb), line:12:3, endln:17:6
      |vpiParent:
      \_initial: , line:11:3, endln:17:6
      |vpiFullName:work@tb
      |vpiStmt:
      \_assignment: , line:13:5, endln:13:10
        |vpiParent:
        \_begin: (work@tb), line:12:3, endln:17:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:13:9, endln:13:10
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.i), line:13:5, endln:13:6
          |vpiParent:
          \_assignment: , line:13:5, endln:13:10
          |vpiName:i
          |vpiFullName:work@tb.i
          |vpiActual:
          \_logic_net: (work@tb.i), line:2:9, endln:2:10
      |vpiStmt:
      \_delay_control: , line:14:5, endln:14:7
        |vpiParent:
        \_begin: (work@tb), line:12:3, endln:17:6
        |#1
        |vpiStmt:
        \_immediate_assert: , line:14:8, endln:14:66
          |vpiParent:
          \_delay_control: , line:14:5, endln:14:7
          |vpiExpr:
          \_operation: , line:14:15, endln:14:21
            |vpiParent:
            \_immediate_assert: , line:14:8, endln:14:66
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@tb.i), line:14:15, endln:14:16
              |vpiParent:
              \_operation: , line:14:15, endln:14:21
              |vpiName:i
              |vpiFullName:work@tb.i
              |vpiActual:
              \_logic_net: (work@tb.i), line:2:9, endln:2:10
            |vpiOperand:
            \_ref_obj: (work@tb.o), line:14:20, endln:14:21
              |vpiParent:
              \_operation: , line:14:15, endln:14:21
              |vpiName:o
              |vpiFullName:work@tb.o
              |vpiActual:
              \_logic_net: (work@tb.o), line:2:12, endln:2:13
          |vpiStmt:
          \_sys_func_call: ($display), line:14:23, endln:14:38
            |vpiParent:
            \_immediate_assert: , line:14:8, endln:14:66
            |vpiArgument:
            \_constant: , line:14:32, endln:14:37
              |vpiParent:
              \_sys_func_call: ($display), line:14:23, endln:14:38
              |vpiDecompile:"OK!"
              |vpiSize:24
              |STRING:OK!
              |vpiConstType:6
            |vpiName:$display
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:14:45, endln:14:65
            |vpiParent:
            \_immediate_assert: , line:14:8, endln:14:66
            |vpiArgument:
            \_constant: , line:14:52, endln:14:53
              |vpiParent:
              \_sys_func_call: ($fatal), line:14:45, endln:14:65
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:14:55, endln:14:64
              |vpiParent:
              \_sys_func_call: ($fatal), line:14:45, endln:14:65
              |vpiDecompile:"i != o!"
              |vpiSize:56
              |STRING:i != o!
              |vpiConstType:6
            |vpiName:$fatal
      |vpiStmt:
      \_delay_control: , line:15:5, endln:15:7
        |vpiParent:
        \_begin: (work@tb), line:12:3, endln:17:6
        |#5
        |vpiStmt:
        \_assignment: , line:15:8, endln:15:13
          |vpiParent:
          \_delay_control: , line:15:5, endln:15:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:15:12, endln:15:13
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@tb.i), line:15:8, endln:15:9
            |vpiParent:
            \_assignment: , line:15:8, endln:15:13
            |vpiName:i
            |vpiFullName:work@tb.i
            |vpiActual:
            \_logic_net: (work@tb.i), line:2:9, endln:2:10
      |vpiStmt:
      \_delay_control: , line:16:5, endln:16:7
        |vpiParent:
        \_begin: (work@tb), line:12:3, endln:17:6
        |#1
        |vpiStmt:
        \_immediate_assert: , line:16:8, endln:16:66
          |vpiParent:
          \_delay_control: , line:16:5, endln:16:7
          |vpiExpr:
          \_operation: , line:16:15, endln:16:21
            |vpiParent:
            \_immediate_assert: , line:16:8, endln:16:66
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@tb.i), line:16:15, endln:16:16
              |vpiParent:
              \_operation: , line:16:15, endln:16:21
              |vpiName:i
              |vpiFullName:work@tb.i
              |vpiActual:
              \_logic_net: (work@tb.i), line:2:9, endln:2:10
            |vpiOperand:
            \_ref_obj: (work@tb.o), line:16:20, endln:16:21
              |vpiParent:
              \_operation: , line:16:15, endln:16:21
              |vpiName:o
              |vpiFullName:work@tb.o
              |vpiActual:
              \_logic_net: (work@tb.o), line:2:12, endln:2:13
          |vpiStmt:
          \_sys_func_call: ($display), line:16:23, endln:16:38
            |vpiParent:
            \_immediate_assert: , line:16:8, endln:16:66
            |vpiArgument:
            \_constant: , line:16:32, endln:16:37
              |vpiParent:
              \_sys_func_call: ($display), line:16:23, endln:16:38
              |vpiDecompile:"OK!"
              |vpiSize:24
              |STRING:OK!
              |vpiConstType:6
            |vpiName:$display
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:16:45, endln:16:65
            |vpiParent:
            \_immediate_assert: , line:16:8, endln:16:66
            |vpiArgument:
            \_constant: , line:16:52, endln:16:53
              |vpiParent:
              \_sys_func_call: ($fatal), line:16:45, endln:16:65
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:16:55, endln:16:64
              |vpiParent:
              \_sys_func_call: ($fatal), line:16:45, endln:16:65
              |vpiDecompile:"i != o!"
              |vpiSize:56
              |STRING:i != o!
              |vpiConstType:6
            |vpiName:$fatal
|uhdmtopModules:
\_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:1:1, endln:21:10
  |vpiName:work@tb
  |vpiDefName:work@tb
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@tb.i), line:2:9, endln:2:10
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:1:1, endln:21:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.i)
      |vpiParent:
      \_logic_net: (work@tb.i), line:2:9, endln:2:10
      |vpiFullName:work@tb.i
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:8
    |vpiName:i
    |vpiFullName:work@tb.i
  |vpiNet:
  \_logic_net: (work@tb.o), line:2:12, endln:2:13
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:1:1, endln:21:10
    |vpiTypespec:
    \_ref_typespec: (work@tb.o)
      |vpiParent:
      \_logic_net: (work@tb.o), line:2:12, endln:2:13
      |vpiFullName:work@tb.o
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:8
    |vpiName:o
    |vpiFullName:work@tb.o
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:4:3, endln:9:6
  |vpiProcess:
  \_initial: , line:11:3, endln:17:6
  |vpiModule:
  \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:19:3, endln:19:17
    |vpiParent:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:1:1, endln:21:10
    |vpiName:dut1
    |vpiFullName:work@tb.dut1
    |vpiDefName:work@dut
    |vpiDefFile:${SURELOG_DIR}/tests/OneNetNonAnsi/dut.v
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@tb.dut1.i), line:4:8, endln:4:9
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:19:3, endln:19:17
      |vpiTypespec:
      \_ref_typespec: (work@tb.dut1.i)
        |vpiParent:
        \_logic_net: (work@tb.dut1.i), line:4:8, endln:4:9
        |vpiFullName:work@tb.dut1.i
        |vpiActual:
        \_logic_typespec: , line:4:3, endln:4:7
      |vpiName:i
      |vpiFullName:work@tb.dut1.i
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@tb.dut1.o), line:5:7, endln:5:8
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:19:3, endln:19:17
      |vpiTypespec:
      \_ref_typespec: (work@tb.dut1.o)
        |vpiParent:
        \_logic_net: (work@tb.dut1.o), line:5:7, endln:5:8
        |vpiFullName:work@tb.dut1.o
        |vpiActual:
        \_logic_typespec: , line:5:3, endln:5:6
      |vpiName:o
      |vpiFullName:work@tb.dut1.o
      |vpiNetType:48
    |vpiInstance:
    \_module_inst: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:1:1, endln:21:10
    |vpiPort:
    \_port: (i), line:1:13, endln:1:14
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:19:3, endln:19:17
      |vpiName:i
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.i), line:19:12, endln:19:13
        |vpiParent:
        \_port: (i), line:1:13, endln:1:14
        |vpiName:i
        |vpiFullName:work@tb.i
        |vpiActual:
        \_logic_net: (work@tb.i), line:2:9, endln:2:10
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.i), line:1:13, endln:1:14
        |vpiParent:
        \_port: (i), line:1:13, endln:1:14
        |vpiName:i
        |vpiFullName:work@tb.dut1.i
        |vpiActual:
        \_logic_net: (work@tb.dut1.i), line:4:8, endln:4:9
      |vpiTypedef:
      \_ref_typespec: (work@tb.dut1.i)
        |vpiParent:
        \_port: (i), line:1:13, endln:1:14
        |vpiFullName:work@tb.dut1.i
        |vpiActual:
        \_logic_typespec: , line:2:9, endln:2:9
    |vpiPort:
    \_port: (o), line:1:16, endln:1:17
      |vpiParent:
      \_module_inst: work@dut (work@tb.dut1), file:${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v, line:19:3, endln:19:17
      |vpiName:o
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@tb.o), line:19:14, endln:19:15
        |vpiParent:
        \_port: (o), line:1:16, endln:1:17
        |vpiName:o
        |vpiFullName:work@tb.o
        |vpiActual:
        \_logic_net: (work@tb.o), line:2:12, endln:2:13
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.o), line:1:16, endln:1:17
        |vpiParent:
        \_port: (o), line:1:16, endln:1:17
        |vpiName:o
        |vpiFullName:work@tb.dut1.o
        |vpiActual:
        \_logic_net: (work@tb.dut1.o), line:5:7, endln:5:8
      |vpiTypedef:
      \_ref_typespec: (work@tb.dut1.o)
        |vpiParent:
        \_port: (o), line:1:16, endln:1:17
        |vpiFullName:work@tb.dut1.o
        |vpiActual:
        \_logic_typespec: , line:3:10, endln:3:10
    |vpiContAssign:
    \_cont_assign: , line:6:10, endln:6:15
\_weaklyReferenced:
\_logic_typespec: , line:2:3, endln:2:8
  |vpiParent:
  \_logic_net: (work@tb.o), line:2:12, endln:2:13
\_logic_typespec: , line:2:9, endln:2:9
\_logic_typespec: , line:3:10, endln:3:10
\_logic_typespec: , line:4:3, endln:4:7
  |vpiParent:
  \_logic_net: (work@tb.dut1.i), line:4:8, endln:4:9
\_logic_typespec: , line:5:3, endln:5:6
\_logic_typespec: , line:2:9, endln:2:9
\_logic_typespec: , line:3:10, endln:3:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OneNetNonAnsi/dut.v | ${SURELOG_DIR}/build/regression/OneNetNonAnsi/roundtrip/dut_000.v | 4 | 7 |
[roundtrip]: ${SURELOG_DIR}/tests/OneNetNonAnsi/tb.v  | ${SURELOG_DIR}/build/regression/OneNetNonAnsi/roundtrip/tb_000.v  | 5 | 21 |