Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 19 19:35:49 2023
| Host         : DESKTOP-FG0QD84 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lut_ff_timing_summary_routed.rpt -pb lut_ff_timing_summary_routed.pb -rpx lut_ff_timing_summary_routed.rpx -warn_on_violation
| Design       : lut_ff
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.635ns  (logic 3.967ns (70.404%)  route 1.668ns (29.596%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE                         0.000     0.000 r  out_reg/C
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  out_reg/Q
                         net (fo=1, routed)           1.668     2.124    out_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.511     5.635 r  out_OBUF_inst/O
                         net (fo=0)                   0.000     5.635    out
    M2                                                                r  out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out2_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            out2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.967ns (70.434%)  route 1.665ns (29.566%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDPE                         0.000     0.000 r  out2_reg/C
    SLICE_X65Y81         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  out2_reg/Q
                         net (fo=1, routed)           1.665     2.121    out2_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.511     5.633 r  out2_OBUF_inst/O
                         net (fo=0)                   0.000     5.633    out2
    M1                                                                r  out2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.830ns  (logic 1.572ns (55.556%)  route 1.258ns (44.444%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  in_IBUF[1]_inst/O
                         net (fo=2, routed)           1.258     2.706    in_IBUF[1]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.830 r  out_i_1/O
                         net (fo=1, routed)           0.000     2.830    out_i_1_n_0
    SLICE_X65Y81         FDCE                                         r  out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 1.572ns (55.654%)  route 1.253ns (44.346%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  in_IBUF[1]_inst/O
                         net (fo=2, routed)           1.253     2.701    in_IBUF[1]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.124     2.825 r  out2_i_1/O
                         net (fo=1, routed)           0.000     2.825    out2_i_1_n_0
    SLICE_X65Y81         FDPE                                         r  out2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out2_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.493ns  (logic 1.454ns (58.324%)  route 1.039ns (41.676%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.039     2.493    rst_IBUF
    SLICE_X65Y81         FDPE                                         f  out2_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.493ns  (logic 1.454ns (58.324%)  route 1.039ns (41.676%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.039     2.493    rst_IBUF
    SLICE_X65Y81         FDCE                                         f  out_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out2_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.222ns (35.719%)  route 0.400ns (64.281%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=2, routed)           0.400     0.623    rst_IBUF
    SLICE_X65Y81         FDPE                                         f  out2_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.222ns (35.719%)  route 0.400ns (64.281%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=2, routed)           0.400     0.623    rst_IBUF
    SLICE_X65Y81         FDCE                                         f  out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.270ns (40.597%)  route 0.396ns (59.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  in_IBUF[0]_inst/O
                         net (fo=2, routed)           0.396     0.621    in_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.045     0.666 r  out_i_1/O
                         net (fo=1, routed)           0.000     0.666    out_i_1_n_0
    SLICE_X65Y81         FDCE                                         r  out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.270ns (37.658%)  route 0.448ns (62.342%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  in_IBUF[0]_inst/O
                         net (fo=2, routed)           0.448     0.673    in_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.045     0.718 r  out2_i_1/O
                         net (fo=1, routed)           0.000     0.718    out2_i_1_n_0
    SLICE_X65Y81         FDPE                                         r  out2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out2_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            out2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.353ns (80.287%)  route 0.332ns (19.713%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDPE                         0.000     0.000 r  out2_reg/C
    SLICE_X65Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  out2_reg/Q
                         net (fo=1, routed)           0.332     0.473    out2_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.212     1.686 r  out2_OBUF_inst/O
                         net (fo=0)                   0.000     1.686    out2
    M1                                                                r  out2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.353ns (80.076%)  route 0.337ns (19.924%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE                         0.000     0.000 r  out_reg/C
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  out_reg/Q
                         net (fo=1, routed)           0.337     0.478    out_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     1.690 r  out_OBUF_inst/O
                         net (fo=0)                   0.000     1.690    out
    M2                                                                r  out (OUT)
  -------------------------------------------------------------------    -------------------





