Analysis & Synthesis report for MC68K
Thu Apr 11 23:46:00 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Dram:b2v_inst2|M68kDramController_Verilog:inst1
 17. Source assignments for speech_subsystem:speech_subsystem_inst
 18. Source assignments for I2C_AV_Config:I2C_Configure_Audio_Chip
 19. Source assignments for vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated
 20. Source assignments for vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated
 21. Source assignments for vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT|altsyncram:altsyncram_component|altsyncram_csg1:auto_generated
 22. Source assignments for vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component|altsyncram_ha02:auto_generated
 23. Source assignments for OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|altsyncram_evk2:altsyncram1
 24. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 25. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 26. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 27. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 28. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 29. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 30. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 31. Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
 32. Source assignments for sld_signaltap:auto_signaltap_0
 33. Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_lvj1:auto_generated
 34. Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_lvj1:auto_generated
 35. Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_lvj1:auto_generated
 36. Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_lvj1:auto_generated
 37. Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_HCTR
 38. Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_VCTR
 39. Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRX
 40. Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRY
 41. Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRX
 42. Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRY
 43. Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|losr:U_LOSR
 44. Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
 49. Parameter Settings for User Entity Instance: OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: Dram:b2v_inst2|M68kDramController_Verilog:inst1
 51. Parameter Settings for User Entity Instance: Dram:b2v_inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
 52. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 53. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 55. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 57. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 59. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 61. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 63. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 65. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 67. Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i
 69. Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
 70. Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component
 71. Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component
 72. Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component
 73. Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component
 74. Parameter Settings for User Entity Instance: speech_subsystem:speech_subsystem_inst
 75. Parameter Settings for User Entity Instance: I2C_AV_Config:I2C_Configure_Audio_Chip
 76. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 77. Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0
 78. Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1
 79. Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0
 80. Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1
 81. altsyncram Parameter Settings by Entity Instance
 82. Port Connectivity Checks: "Speech_Controller:speech"
 83. Port Connectivity Checks: "ClockGen:b2v_inst7"
 84. Port Connectivity Checks: "InterruptPriorityEncoder:b2v_inst28"
 85. Port Connectivity Checks: "AddressDecoder_Verilog:b2v_inst20"
 86. Port Connectivity Checks: "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst"
 87. Port Connectivity Checks: "CPU_DMA_Mux:b2v_inst14"
 88. Port Connectivity Checks: "vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor"
 89. Port Connectivity Checks: "vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_HCTR"
 90. Port Connectivity Checks: "vga80x40_Altera:vga80x40_Altera_1"
 91. Signal Tap Logic Analyzer Settings
 92. In-System Memory Content Editor Settings
 93. Post-Synthesis Netlist Statistics for Top Partition
 94. Elapsed Time Per Partition
 95. Connections to In-System Debugging Instance "auto_signaltap_0"
 96. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 11 23:46:00 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; MC68K                                       ;
; Top-level Entity Name           ; MC68K                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3041                                        ;
; Total pins                      ; 224                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,995,420                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; MC68K              ; MC68K              ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Parallel Synthesis                                                              ; On                 ; Off                ;
; Power-Up Don't Care                                                             ; Off                ; On                 ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Ignore LCELL Buffers                                                            ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Power Optimization During Synthesis                                             ; Off                ; Normal compilation ;
; SDC constraint protection                                                       ; On                 ; Off                ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Automatic Parallel Synthesis                                                    ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../Speech_Controller/Speech_Controller.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/Speech_Controller/Speech_Controller.sv                                                                      ;             ;
; MC68K.sv                                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv                                                           ;             ;
; vga80x40/vga80x40_Altera.sv                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40_Altera.sv                                        ;             ;
; lpm_bustri0.vhd                                                    ; yes             ; User Wizard-Generated File                            ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/lpm_bustri0.vhd                                                    ;             ;
; Latch8Bit.vhd                                                      ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Latch8Bit.vhd                                                      ;             ;
; OnChipIO.bdf                                                       ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/OnChipIO.bdf                                                       ;             ;
; InterruptPriorityEncoder.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/InterruptPriorityEncoder.vhd                                       ;             ;
; IODecoder.vhd                                                      ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/IODecoder.vhd                                                      ;             ;
; LCD_Controller.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/LCD_Controller.vhd                                                 ;             ;
; HexTo7SegmentDisplay.vhd                                           ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/HexTo7SegmentDisplay.vhd                                           ;             ;
; Timer.vhd                                                          ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Timer.vhd                                                          ;             ;
; Dram.bdf                                                           ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Dram.bdf                                                           ;             ;
; lpm_bustri2.vhd                                                    ; yes             ; User Wizard-Generated File                            ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/lpm_bustri2.vhd                                                    ;             ;
; TG68.vhd                                                           ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68.vhd                                                           ;             ;
; ACIA_6850.vhd                                                      ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_6850.vhd                                                      ;             ;
; ACIA_RX.vhd                                                        ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_RX.vhd                                                        ;             ;
; ACIA_TX.vhd                                                        ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_TX.vhd                                                        ;             ;
; M68xxIODecoder.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/M68xxIODecoder.vhd                                                 ;             ;
; Latch3Bit.vhd                                                      ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Latch3Bit.vhd                                                      ;             ;
; OnChipM68xxIO.bdf                                                  ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/OnChipM68xxIO.bdf                                                  ;             ;
; ACIA_BaudRate_Generator.bdf                                        ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_BaudRate_Generator.bdf                                        ;             ;
; ACIA_Clock.vhd                                                     ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_Clock.vhd                                                     ;             ;
; TG68_fast.vhd                                                      ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68_fast.vhd                                                      ;             ;
; TraceExceptionGenerator.vhd                                        ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TraceExceptionGenerator.vhd                                        ;             ;
; TraceExceptionControlBit.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TraceExceptionControlBit.vhd                                       ;             ;
; M68000CPU.bdf                                                      ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/M68000CPU.bdf                                                      ;             ;
; BusRequestLogic.vhd                                                ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/BusRequestLogic.vhd                                                ;             ;
; CPU_DMA_Mux.vhd                                                    ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/CPU_DMA_Mux.vhd                                                    ;             ;
; OnChipROM16KWords.bdf                                              ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/OnChipROM16KWords.bdf                                              ;             ;
; OnChipRam256kbyte.bdf                                              ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/OnChipRam256kbyte.bdf                                              ;             ;
; ClockGen.vhd                                                       ; yes             ; User Wizard-Generated File                            ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ClockGen.vhd                                                       ; ClockGen    ;
; ClockGen/ClockGen_0002.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ClockGen/ClockGen_0002.v                                           ; ClockGen    ;
; Ram32kByte.vhd                                                     ; yes             ; User Wizard-Generated File                            ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Ram32kByte.vhd                                                     ;             ;
; SramBlock_32KWord.bdf                                              ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/SramBlock_32KWord.bdf                                              ;             ;
; SramBlockDecoder_Verilog.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/SramBlockDecoder_Verilog.v                                         ;             ;
; AddressDecoder_Verilog.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/AddressDecoder_Verilog.v                                           ;             ;
; Dtack_Generator_Verilog.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Dtack_Generator_Verilog.v                                          ;             ;
; M68kDramController.qxp                                             ; yes             ; User File                                             ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/M68kDramController.qxp                                             ;             ;
; I2C_AV_Config_encrypted.qxp                                        ; yes             ; User File                                             ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/I2C_AV_Config_encrypted.qxp                                        ;             ;
; speech_subsystem_encrypted.qxp                                     ; yes             ; User File                                             ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/speech_subsystem_encrypted.qxp                                     ;             ;
; mem_font.v                                                         ; yes             ; User Wizard-Generated File                            ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_font.v                                                         ;             ;
; mem_init.v                                                         ; yes             ; User Wizard-Generated File                            ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_init.v                                                         ;             ;
; vga80x40/vga80x40.vhd                                              ; yes             ; User VHDL File                                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40.vhd                                              ;             ;
; mem_color.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_color.v                                                        ;             ;
; mem_cursor.v                                                       ; yes             ; User Wizard-Generated File                            ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_cursor.v                                                       ;             ;
; ctrm.vhd                                                           ; yes             ; Auto-Found VHDL File                                  ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd                                                  ;             ;
; losr.vhd                                                           ; yes             ; Auto-Found VHDL File                                  ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/losr.vhd                                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                               ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                 ;             ;
; db/altsyncram_hv02.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_hv02.tdf                                             ;             ;
; ./vga80x40/ram.mif                                                 ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ram.mif                                                   ;             ;
; db/altsyncram_siu1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_siu1.tdf                                             ;             ;
; db/altsyncram_csg1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_csg1.tdf                                             ;             ;
; ./vga80x40/lat0-12.mif                                             ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/lat0-12.mif                                               ;             ;
; db/altsyncram_ha02.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_ha02.tdf                                             ;             ;
; ./vga80x40/cursor.mif                                              ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/cursor.mif                                                ;             ;
; lpm_bustri.tdf                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf                                                                                                                               ;             ;
; onchiprom16kword.v                                                 ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/onchiprom16kword.v                                                 ;             ;
; db/altsyncram_saj1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_saj1.tdf                                             ;             ;
; db/altsyncram_evk2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_evk2.tdf                                             ;             ;
; ./Programs/tetris.mif                                              ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Programs/tetris.mif                                                ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/decode_5la.tdf                                                  ;             ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/mux_4hb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                            ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                               ;             ;
; db/altsyncram_2a04.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_2a04.tdf                                             ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/decode_8la.tdf                                                  ;             ;
; db/mux_ofb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/mux_ofb.tdf                                                     ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                                   ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                                                                          ;             ;
; db/sld_ela_trigger_dbo.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/sld_ela_trigger_dbo.tdf                                         ;             ;
; db/sld_reserved_mc68k_auto_signaltap_0_1_7249.v                    ; yes             ; Encrypted Auto-Generated Megafunction                 ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/sld_reserved_mc68k_auto_signaltap_0_1_7249.v                    ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                                                                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                       ;             ;
; db/altsyncram_tb84.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_tb84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                                 ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                                                                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                              ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                      ;             ;
; db/cntr_d9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cntr_d9i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                  ; altera_sld  ;
; db/ip/sldbe7d4d23/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                             ;             ;
; db/altsyncram_lvj1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf                                             ;             ;
; ./Programs/DebugMonitorCode/M68kdebugmonitor.mif                   ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Programs/DebugMonitorCode/M68kdebugmonitor.mif                     ;             ;
; phoneme.mif                                                        ; yes             ; Auto-Found Memory Initialization File                 ; phoneme.mif                                                                                                                                                                                         ;             ;
; db/MC68K.ram0_speech_instruction_memory_4f20f210.hdl.mif           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; db/MC68K.ram0_speech_instruction_memory_4f20f210.hdl.mif                                                                                                                                            ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3306                                                                                  ;
;                                             ;                                                                                       ;
; Combinational ALUT usage for logic          ; 4895                                                                                  ;
;     -- 7 input functions                    ; 78                                                                                    ;
;     -- 6 input functions                    ; 1282                                                                                  ;
;     -- 5 input functions                    ; 988                                                                                   ;
;     -- 4 input functions                    ; 887                                                                                   ;
;     -- <=3 input functions                  ; 1660                                                                                  ;
;                                             ;                                                                                       ;
; Dedicated logic registers                   ; 3041                                                                                  ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 224                                                                                   ;
; Total MLAB memory bits                      ; 0                                                                                     ;
; Total block memory bits                     ; 2995420                                                                               ;
;                                             ;                                                                                       ;
; Total DSP Blocks                            ; 0                                                                                     ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 3                                                                                     ;
;     -- PLLs                                 ; 3                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1319                                                                                  ;
; Total fan-out                               ; 40213                                                                                 ;
; Average fan-out                             ; 4.49                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
; |MC68K                                                                                                                                  ; 4895 (19)           ; 3041 (8)                  ; 2995420           ; 0          ; 224  ; 0            ; |MC68K                                                                                                                                                                                                                                                                                                                                                                                     ; MC68K                                                     ; work         ;
;    |AddressDecoder_Verilog:b2v_inst20|                                                                                                  ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|AddressDecoder_Verilog:b2v_inst20                                                                                                                                                                                                                                                                                                                                                   ; AddressDecoder_Verilog                                    ; work         ;
;    |ClockGen:b2v_inst7|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|ClockGen:b2v_inst7                                                                                                                                                                                                                                                                                                                                                                  ; ClockGen                                                  ; clockgen     ;
;       |ClockGen_0002:clockgen_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst                                                                                                                                                                                                                                                                                                                                      ; ClockGen_0002                                             ; ClockGen     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                              ; altera_pll                                                ; work         ;
;    |Dram:b2v_inst2|                                                                                                                     ; 161 (1)             ; 110 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dram:b2v_inst2                                                                                                                                                                                                                                                                                                                                                                      ; Dram                                                      ; work         ;
;       |M68kDramController_Verilog:inst1|                                                                                                ; 152 (152)           ; 110 (110)                 ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dram:b2v_inst2|M68kDramController_Verilog:inst1                                                                                                                                                                                                                                                                                                                                     ; M68kDramController_Verilog                                ; work         ;
;       |lpm_bustri0:inst2|                                                                                                               ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dram:b2v_inst2|lpm_bustri0:inst2                                                                                                                                                                                                                                                                                                                                                    ; lpm_bustri0                                               ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                                                              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dram:b2v_inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                                                                    ; lpm_bustri                                                ; work         ;
;    |Dtack_Generator_Verilog:b2v_inst21|                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dtack_Generator_Verilog:b2v_inst21                                                                                                                                                                                                                                                                                                                                                  ; Dtack_Generator_Verilog                                   ; work         ;
;    |I2C_AV_Config:I2C_Configure_Audio_Chip|                                                                                             ; 94 (55)             ; 74 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|I2C_AV_Config:I2C_Configure_Audio_Chip                                                                                                                                                                                                                                                                                                                                              ; I2C_AV_Config                                             ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 39 (39)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|I2C_AV_Config:I2C_Configure_Audio_Chip|I2C_Controller:u0                                                                                                                                                                                                                                                                                                                            ; I2C_Controller                                            ; work         ;
;    |InterruptPriorityEncoder:b2v_inst28|                                                                                                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|InterruptPriorityEncoder:b2v_inst28                                                                                                                                                                                                                                                                                                                                                 ; InterruptPriorityEncoder                                  ; work         ;
;    |M68000CPU:b2v_inst17|                                                                                                               ; 2425 (0)            ; 416 (0)                   ; 1088              ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17                                                                                                                                                                                                                                                                                                                                                                ; M68000CPU                                                 ; work         ;
;       |BusRequestLogic:inst1|                                                                                                           ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|BusRequestLogic:inst1                                                                                                                                                                                                                                                                                                                                          ; BusRequestLogic                                           ; work         ;
;       |TG68:inst|                                                                                                                       ; 2421 (20)           ; 413 (14)                  ; 1088              ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst                                                                                                                                                                                                                                                                                                                                                      ; TG68                                                      ; work         ;
;          |TG68_fast:TG68_fast_inst|                                                                                                     ; 2401 (2401)         ; 399 (399)                 ; 1088              ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst                                                                                                                                                                                                                                                                                                                             ; TG68_fast                                                 ; work         ;
;             |altsyncram:regfile_high_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0                                                                                                                                                                                                                                                                                               ; altsyncram                                                ; work         ;
;                |altsyncram_lvj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_lvj1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_lvj1                                           ; work         ;
;             |altsyncram:regfile_high_rtl_1|                                                                                             ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1                                                                                                                                                                                                                                                                                               ; altsyncram                                                ; work         ;
;                |altsyncram_lvj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_lvj1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_lvj1                                           ; work         ;
;             |altsyncram:regfile_low_rtl_0|                                                                                              ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0                                                                                                                                                                                                                                                                                                ; altsyncram                                                ; work         ;
;                |altsyncram_lvj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_lvj1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_lvj1                                           ; work         ;
;             |altsyncram:regfile_low_rtl_1|                                                                                              ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1                                                                                                                                                                                                                                                                                                ; altsyncram                                                ; work         ;
;                |altsyncram_lvj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_lvj1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_lvj1                                           ; work         ;
;    |OnChipIO:b2v_inst8|                                                                                                                 ; 720 (0)             ; 305 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8                                                                                                                                                                                                                                                                                                                                                                  ; OnChipIO                                                  ; work         ;
;       |HexTo7SegmentDisplay:inst10|                                                                                                     ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|HexTo7SegmentDisplay:inst10                                                                                                                                                                                                                                                                                                                                      ; HexTo7SegmentDisplay                                      ; work         ;
;       |HexTo7SegmentDisplay:inst11|                                                                                                     ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|HexTo7SegmentDisplay:inst11                                                                                                                                                                                                                                                                                                                                      ; HexTo7SegmentDisplay                                      ; work         ;
;       |HexTo7SegmentDisplay:inst21|                                                                                                     ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|HexTo7SegmentDisplay:inst21                                                                                                                                                                                                                                                                                                                                      ; HexTo7SegmentDisplay                                      ; work         ;
;       |IODecoder:inst1|                                                                                                                 ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|IODecoder:inst1                                                                                                                                                                                                                                                                                                                                                  ; IODecoder                                                 ; work         ;
;       |Latch8Bit:inst23|                                                                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Latch8Bit:inst23                                                                                                                                                                                                                                                                                                                                                 ; Latch8Bit                                                 ; work         ;
;       |Latch8Bit:inst3|                                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Latch8Bit:inst3                                                                                                                                                                                                                                                                                                                                                  ; Latch8Bit                                                 ; work         ;
;       |Latch8Bit:inst|                                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Latch8Bit:inst                                                                                                                                                                                                                                                                                                                                                   ; Latch8Bit                                                 ; work         ;
;       |Timer:Timer1|                                                                                                                    ; 129 (129)           ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer1                                                                                                                                                                                                                                                                                                                                                     ; Timer                                                     ; work         ;
;       |Timer:Timer2|                                                                                                                    ; 70 (70)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer2                                                                                                                                                                                                                                                                                                                                                     ; Timer                                                     ; work         ;
;       |Timer:Timer3|                                                                                                                    ; 72 (72)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer3                                                                                                                                                                                                                                                                                                                                                     ; Timer                                                     ; work         ;
;       |Timer:Timer4|                                                                                                                    ; 69 (69)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer4                                                                                                                                                                                                                                                                                                                                                     ; Timer                                                     ; work         ;
;       |Timer:Timer5|                                                                                                                    ; 70 (70)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer5                                                                                                                                                                                                                                                                                                                                                     ; Timer                                                     ; work         ;
;       |Timer:Timer6|                                                                                                                    ; 71 (71)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer6                                                                                                                                                                                                                                                                                                                                                     ; Timer                                                     ; work         ;
;       |Timer:Timer7|                                                                                                                    ; 69 (69)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer7                                                                                                                                                                                                                                                                                                                                                     ; Timer                                                     ; work         ;
;       |Timer:Timer8|                                                                                                                    ; 72 (72)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer8                                                                                                                                                                                                                                                                                                                                                     ; Timer                                                     ; work         ;
;       |TraceExceptionControlBit:inst16|                                                                                                 ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|TraceExceptionControlBit:inst16                                                                                                                                                                                                                                                                                                                                  ; TraceExceptionControlBit                                  ; work         ;
;       |lpm_bustri2:inst15|                                                                                                              ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst15                                                                                                                                                                                                                                                                                                                                               ; lpm_bustri2                                               ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                                                               ; lpm_bustri                                                ; work         ;
;       |lpm_bustri2:inst17|                                                                                                              ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst17                                                                                                                                                                                                                                                                                                                                               ; lpm_bustri2                                               ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                                                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                                                               ; lpm_bustri                                                ; work         ;
;    |OnChipM68xxIO:b2v_inst11|                                                                                                           ; 132 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11                                                                                                                                                                                                                                                                                                                                                            ; OnChipM68xxIO                                             ; work         ;
;       |ACIA_6850:inst16|                                                                                                                ; 74 (21)             ; 96 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16                                                                                                                                                                                                                                                                                                                                           ; ACIA_6850                                                 ; work         ;
;          |ACIA_RX:RxDev|                                                                                                                ; 27 (27)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_RX:RxDev                                                                                                                                                                                                                                                                                                                             ; ACIA_RX                                                   ; work         ;
;          |ACIA_TX:TxDev|                                                                                                                ; 26 (26)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev                                                                                                                                                                                                                                                                                                                             ; ACIA_TX                                                   ; work         ;
;       |ACIA_BaudRate_Generator:inst1|                                                                                                   ; 55 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1                                                                                                                                                                                                                                                                                                                              ; ACIA_BaudRate_Generator                                   ; work         ;
;          |ACIA_Clock:inst20|                                                                                                            ; 55 (55)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20                                                                                                                                                                                                                                                                                                            ; ACIA_Clock                                                ; work         ;
;          |Latch3Bit:inst1|                                                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1                                                                                                                                                                                                                                                                                                              ; Latch3Bit                                                 ; work         ;
;       |M68xxIODecoder:inst|                                                                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:b2v_inst11|M68xxIODecoder:inst                                                                                                                                                                                                                                                                                                                                        ; M68xxIODecoder                                            ; work         ;
;    |OnChipROM16KWords:b2v_inst16|                                                                                                       ; 120 (0)             ; 54 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16                                                                                                                                                                                                                                                                                                                                                        ; OnChipROM16KWords                                         ; work         ;
;       |OnChipRom16KWord:inst3|                                                                                                          ; 64 (0)              ; 54 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3                                                                                                                                                                                                                                                                                                                                 ; OnChipRom16KWord                                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 64 (0)              ; 54 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                                                ; work         ;
;             |altsyncram_saj1:auto_generated|                                                                                            ; 64 (0)              ; 54 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_saj1                                           ; work         ;
;                |altsyncram_evk2:altsyncram1|                                                                                            ; 2 (0)               ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|altsyncram_evk2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_evk2                                           ; work         ;
;                   |decode_5la:decode5|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|altsyncram_evk2:altsyncram1|decode_5la:decode5                                                                                                                                                                                                                   ; decode_5la                                                ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 62 (45)             ; 52 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                                           ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                                                ; work         ;
;       |lpm_bustri0:inst|                                                                                                                ; 56 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst                                                                                                                                                                                                                                                                                                                                       ; lpm_bustri0                                               ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                                                              ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                                                       ; lpm_bustri                                                ; work         ;
;    |OnChipRam256kbyte:b2v_inst6|                                                                                                        ; 118 (0)             ; 16 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6                                                                                                                                                                                                                                                                                                                                                         ; OnChipRam256kbyte                                         ; work         ;
;       |SramBlockDecoder_Verilog:inst1|                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlockDecoder_Verilog:inst1                                                                                                                                                                                                                                                                                                                          ; SramBlockDecoder_Verilog                                  ; work         ;
;       |SramBlock_32KWord:inst3|                                                                                                         ; 25 (0)              ; 4 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3                                                                                                                                                                                                                                                                                                                                 ; SramBlock_32KWord                                         ; work         ;
;          |Ram32kByte:inst3|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3                                                                                                                                                                                                                                                                                                                ; Ram32kByte                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                                                ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_2a04                                           ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                                                              ; decode_8la                                                ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                                                                    ; mux_ofb                                                   ; work         ;
;          |Ram32kByte:inst4|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4                                                                                                                                                                                                                                                                                                                ; Ram32kByte                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                                                ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_2a04                                           ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                                                              ; decode_8la                                                ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                                                                    ; mux_ofb                                                   ; work         ;
;          |lpm_bustri2:inst1|                                                                                                            ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1                                                                                                                                                                                                                                                                                                               ; lpm_bustri2                                               ; work         ;
;             |lpm_bustri:lpm_bustri_component|                                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                               ; lpm_bustri                                                ; work         ;
;       |SramBlock_32KWord:inst4|                                                                                                         ; 32 (4)              ; 4 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4                                                                                                                                                                                                                                                                                                                                 ; SramBlock_32KWord                                         ; work         ;
;          |Ram32kByte:inst3|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3                                                                                                                                                                                                                                                                                                                ; Ram32kByte                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                                                ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_2a04                                           ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                                                              ; decode_8la                                                ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                                                                    ; mux_ofb                                                   ; work         ;
;          |Ram32kByte:inst4|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4                                                                                                                                                                                                                                                                                                                ; Ram32kByte                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                                                ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_2a04                                           ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                                                              ; decode_8la                                                ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                                                                    ; mux_ofb                                                   ; work         ;
;          |lpm_bustri2:inst1|                                                                                                            ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1                                                                                                                                                                                                                                                                                                               ; lpm_bustri2                                               ; work         ;
;             |lpm_bustri:lpm_bustri_component|                                                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                               ; lpm_bustri                                                ; work         ;
;       |SramBlock_32KWord:inst5|                                                                                                         ; 25 (1)              ; 4 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5                                                                                                                                                                                                                                                                                                                                 ; SramBlock_32KWord                                         ; work         ;
;          |Ram32kByte:inst3|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3                                                                                                                                                                                                                                                                                                                ; Ram32kByte                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                                                ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_2a04                                           ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                                                              ; decode_8la                                                ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                                                                    ; mux_ofb                                                   ; work         ;
;          |Ram32kByte:inst4|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4                                                                                                                                                                                                                                                                                                                ; Ram32kByte                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                                                ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_2a04                                           ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                                                              ; decode_8la                                                ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                                                                    ; mux_ofb                                                   ; work         ;
;       |SramBlock_32KWord:inst|                                                                                                          ; 29 (1)              ; 4 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst                                                                                                                                                                                                                                                                                                                                  ; SramBlock_32KWord                                         ; work         ;
;          |Ram32kByte:inst3|                                                                                                             ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3                                                                                                                                                                                                                                                                                                                 ; Ram32kByte                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                 ; altsyncram                                                ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 12 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_2a04                                           ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                                                               ; decode_8la                                                ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                                                                     ; mux_ofb                                                   ; work         ;
;          |Ram32kByte:inst4|                                                                                                             ; 13 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4                                                                                                                                                                                                                                                                                                                 ; Ram32kByte                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 13 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                 ; altsyncram                                                ; work         ;
;                |altsyncram_2a04:auto_generated|                                                                                         ; 13 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_2a04                                           ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3                                                                                                                                                                                                                               ; decode_8la                                                ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2                                                                                                                                                                                                                                     ; mux_ofb                                                   ; work         ;
;          |lpm_bustri2:inst1|                                                                                                            ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1                                                                                                                                                                                                                                                                                                                ; lpm_bustri2                                               ; work         ;
;             |lpm_bustri:lpm_bustri_component|                                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                                ; lpm_bustri                                                ; work         ;
;    |Speech_Controller:speech|                                                                                                           ; 14 (14)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Speech_Controller:speech                                                                                                                                                                                                                                                                                                                                                            ; Speech_Controller                                         ; work         ;
;    |TraceExceptionGenerator:b2v_inst30|                                                                                                 ; 8 (8)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|TraceExceptionGenerator:b2v_inst30                                                                                                                                                                                                                                                                                                                                                  ; TraceExceptionGenerator                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 113 (1)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub                                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 112 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                    ; alt_sld_fab_with_jtag_input                               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 112 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                 ; alt_sld_fab                                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 112 (1)             ; 120 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                             ; alt_sld_fab_alt_sld_fab                                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 111 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                 ; alt_sld_fab_alt_sld_fab_sldfabric                         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 111 (75)            ; 114 (86)                  ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; sld_jtag_hub                                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                            ; sld_rom_sr                                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                          ; sld_shadow_jsm                                            ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 418 (2)             ; 1466 (194)                ; 12416             ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 416 (0)             ; 1272 (0)                  ; 12416             ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                ; sld_signaltap_impl                                        ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 416 (68)            ; 1272 (462)                ; 12416             ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                         ; sld_signaltap_implb                                       ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                          ; altdpram                                                  ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                      ; lpm_decode                                                ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                            ; decode_vnf                                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 12416             ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                         ; altsyncram                                                ; work         ;
;                |altsyncram_tb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 12416             ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tb84:auto_generated                                                                                                                                                                                          ; altsyncram_tb84                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                          ; lpm_shiftreg                                              ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                            ; lpm_shiftreg                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                 ; serial_crc_16                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 56 (56)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                              ; sld_buffer_manager                                        ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 208 (1)             ; 529 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                             ; sld_ela_control                                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                     ; lpm_shiftreg                                              ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 206 (0)             ; 513 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                  ; sld_ela_trigger                                           ; work         ;
;                   |sld_ela_trigger_dbo:auto_generated|                                                                                  ; 206 (0)             ; 513 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated                                                                                                                               ; sld_ela_trigger_dbo                                       ; work         ;
;                      |sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|                                                             ; 206 (97)            ; 513 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1                                                                          ; sld_reserved_MC68K_auto_signaltap_0_1_7249                ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_134|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_140|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_152|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_166|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_167|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_170|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_173|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_176|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_178|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_179|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_182|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_190|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_199|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_199                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_202|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_202                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_205|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_205                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_208|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_208                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_211|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_211                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_214|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_214                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_217|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_217                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_220|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_220                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_223|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_223                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_226|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_226                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_229|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_229                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_232|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_232                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_235|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_235                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_238|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_238                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_241|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_241                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_244|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_244                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_247|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_247                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_250|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_250                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_253|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_253                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_255|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_255                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_256|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_256                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_258|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_259|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_259                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_261|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_262|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_262                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_264|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_264                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_265|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_265                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_267|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_268|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_268                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_270|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_271|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_271                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_273|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_273                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_274|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_274                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_276|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_276                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_277|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_277                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_279|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_279                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_280|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_280                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_281|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_283|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_283                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_284|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_286|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_286                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_289|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_289                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_292|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_292                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_295|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_295                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_296|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_296                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_298|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_298                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_299|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_301|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_301                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_302|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_304|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_304                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_307|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_307                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_309|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_309                                         ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; lpm_shiftreg                                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; lpm_shiftreg                                              ; work         ;
;                         |sld_alt_reduction:unary_106|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_alt_reduction:unary_106                                              ; sld_alt_reduction                                         ; work         ;
;                         |sld_alt_reduction:unary_132|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_alt_reduction:unary_132                                              ; sld_alt_reduction                                         ; work         ;
;                         |sld_alt_reduction:unary_158|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_alt_reduction:unary_158                                              ; sld_alt_reduction                                         ; work         ;
;                         |sld_alt_reduction:unary_184|                                                                                   ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_alt_reduction:unary_184                                              ; sld_alt_reduction                                         ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                                         ; work         ;
;                         |sld_alt_reduction:unary_28|                                                                                    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_alt_reduction:unary_28                                               ; sld_alt_reduction                                         ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                                         ; work         ;
;                         |sld_alt_reduction:unary_54|                                                                                    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_alt_reduction:unary_54                                               ; sld_alt_reduction                                         ; work         ;
;                         |sld_alt_reduction:unary_80|                                                                                    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_alt_reduction:unary_80                                               ; sld_alt_reduction                                         ; work         ;
;                         |sld_mbpmg:mbpm_102|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_102                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_102|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_107|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_107                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_110|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_110                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_113|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_113                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_116|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_116                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_119|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_119                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_122|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_122                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_125|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_125                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_128|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_128                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_133|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_133                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_136|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_136                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_139|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_139                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_142|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_142                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_145|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_145                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_148|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_148                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_151|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_151                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_151|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_154|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_154                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_159|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_159                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_159|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_162|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_162                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_162|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_165|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_165                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_165|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_168|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_168                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_168|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_171|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_171                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_171|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_174|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_174                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_174|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_177|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_177                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_177|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_180|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_180                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_180|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_185|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_185                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_185|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_188|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_188                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_188|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_191|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_191                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_191|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_194|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_194                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_194|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_197|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_197                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_197|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_200|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_200                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_200|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_203|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_203                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_203|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_206|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_206                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_206|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_209|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_209                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_209|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_212|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_212                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_212|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_215|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_215                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_215|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_218|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_218                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_218|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_221|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_221                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_221|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_224|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_224                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_224|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_227|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_227                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_227|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_230|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_230                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_230|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_233|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_233                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_233|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_236|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_236                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_236|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_239|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_239                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_239|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_242|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_242                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_242|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_245|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_245                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_245|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_248|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_248                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_248|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_251|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_251                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_251|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_254|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_254                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_254|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_257|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_257                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_257|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_260|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_260                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_260|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_263|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_263                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_263|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_266|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_266                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_266|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_269|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_269                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_269|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_272|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_272                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_272|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_275|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_275                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_275|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_278|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_278                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_278|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_282|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_282                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_282|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_285|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_285                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_285|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_288|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_288                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_288|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_291|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_291                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_291|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_294|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_294                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_294|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_297|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_297                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_297|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_29|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_29                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_300|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_300                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_300|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_303|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_303                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_303|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_306|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_306                                                       ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_306|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_32|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_32                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_35|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_35                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_38|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_38                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_41|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_41                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_44|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_44                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_47|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_47                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_50|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_50                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_50|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_55|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_55                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_58|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_58                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_61|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_61                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_64                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_67                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_70|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_70                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_73|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_73                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_76|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_76                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_81|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_81                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_84|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_84                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_87|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_87                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_90|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_90                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_93|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_93                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_96|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_96                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_99|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_99                                                        ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_99|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                                 ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                                 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                               ; sld_ela_trigger_flow_mgr                                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                       ; lpm_shiftreg                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 40 (13)             ; 146 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                        ; sld_offload_buffer_mgr                                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                              ; lpm_counter                                               ; work         ;
;                   |cntr_d9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated                                                                                                      ; cntr_d9i                                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                       ; lpm_counter                                               ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                               ; cntr_4vi                                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                             ; lpm_counter                                               ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                     ; cntr_09i                                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                ; lpm_counter                                               ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                        ; cntr_kri                                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                       ; lpm_shiftreg                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 97 (97)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                        ; lpm_shiftreg                                              ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                     ; lpm_shiftreg                                              ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 21 (21)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                   ; sld_rom_sr                                                ; work         ;
;    |speech_subsystem:speech_subsystem_inst|                                                                                             ; 354 (1)             ; 265 (18)                  ; 524288            ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst                                                                                                                                                                                                                                                                                                                                              ; speech_subsystem                                          ; work         ;
;       |Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst|                                                             ; 68 (0)              ; 34 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst                                                                                                                                                                                                                                                                          ; Generate_Arbitrary_Divided_Clk32                          ; work         ;
;          |var_clk_div32:Div_Clk|                                                                                                        ; 68 (68)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst|var_clk_div32:Div_Clk                                                                                                                                                                                                                                                    ; var_clk_div32                                             ; work         ;
;       |audio_controller:audio_control|                                                                                                  ; 51 (0)              ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|audio_controller:audio_control                                                                                                                                                                                                                                                                                                               ; audio_controller                                          ; work         ;
;          |Reset_Delay:r0|                                                                                                               ; 25 (25)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|audio_controller:audio_control|Reset_Delay:r0                                                                                                                                                                                                                                                                                                ; Reset_Delay                                               ; work         ;
;          |TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|                                              ; 2 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk                                                                                                                                                                                                                               ; TFF_power_of_2_division_counter_with_auto_phase_inversion ; work         ;
;             |widereg:div_reg_top|                                                                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top                                                                                                                                                                                                           ; widereg                                                   ; work         ;
;             |widereg:div_regs_gen[1].div_reg|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg                                                                                                                                                                                               ; widereg                                                   ; work         ;
;          |audio_clock:u4|                                                                                                               ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|audio_controller:audio_control|audio_clock:u4                                                                                                                                                                                                                                                                                                ; audio_clock                                               ; work         ;
;          |audio_converter:u5|                                                                                                           ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|audio_controller:audio_control|audio_converter:u5                                                                                                                                                                                                                                                                                            ; audio_converter                                           ; work         ;
;       |narrator_ctrl:narrator_inst|                                                                                                     ; 47 (47)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|narrator_ctrl:narrator_inst                                                                                                                                                                                                                                                                                                                  ; narrator_ctrl                                             ; work         ;
;       |phonemes_rom:phonemes_rom_inst|                                                                                                  ; 24 (0)              ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|phonemes_rom:phonemes_rom_inst                                                                                                                                                                                                                                                                                                               ; phonemes_rom                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 24 (0)              ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|phonemes_rom:phonemes_rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ; altsyncram                                                ; work         ;
;             |altsyncram_emf1:auto_generated|                                                                                            ; 24 (0)              ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|phonemes_rom:phonemes_rom_inst|altsyncram:altsyncram_component|altsyncram_emf1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_emf1                                           ; work         ;
;                |mux_tfb:mux2|                                                                                                           ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|phonemes_rom:phonemes_rom_inst|altsyncram:altsyncram_component|altsyncram_emf1:auto_generated|mux_tfb:mux2                                                                                                                                                                                                                                   ; mux_tfb                                                   ; work         ;
;       |read_address_range:Control_flash_reader|                                                                                         ; 74 (74)             ; 32 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|read_address_range:Control_flash_reader                                                                                                                                                                                                                                                                                                      ; read_address_range                                        ; work         ;
;          |async_trap_and_reset:make_sync_start_signal|                                                                                  ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|read_address_range:Control_flash_reader|async_trap_and_reset:make_sync_start_signal                                                                                                                                                                                                                                                          ; async_trap_and_reset                                      ; work         ;
;       |strength_meter_fsm:strength_meter_fsm_inst|                                                                                      ; 89 (89)             ; 73 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|strength_meter_fsm:strength_meter_fsm_inst                                                                                                                                                                                                                                                                                                   ; strength_meter_fsm                                        ; work         ;
;          |async_trap_and_reset:detect_new_data_has_arrived|                                                                             ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|strength_meter_fsm:strength_meter_fsm_inst|async_trap_and_reset:detect_new_data_has_arrived                                                                                                                                                                                                                                                  ; async_trap_and_reset                                      ; work         ;
;       |to_slow_clk_interface:interface_flash_audio_data_left|                                                                           ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|to_slow_clk_interface:interface_flash_audio_data_left                                                                                                                                                                                                                                                                                        ; to_slow_clk_interface                                     ; work         ;
;       |to_slow_clk_interface:interface_flash_audio_data_right|                                                                          ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|speech_subsystem:speech_subsystem_inst|to_slow_clk_interface:interface_flash_audio_data_right                                                                                                                                                                                                                                                                                       ; to_slow_clk_interface                                     ; work         ;
;    |vga80x40_Altera:vga80x40_Altera_1|                                                                                                  ; 157 (12)            ; 91 (15)                   ; 98332             ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1                                                                                                                                                                                                                                                                                                                                                   ; vga80x40_Altera                                           ; work         ;
;       |mem_color:U_COLOR|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR                                                                                                                                                                                                                                                                                                                                 ; mem_color                                                 ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                                                ; work         ;
;             |altsyncram_siu1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_siu1                                           ; work         ;
;       |mem_cursor:U_cursor|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 28                ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor                                                                                                                                                                                                                                                                                                                               ; mem_cursor                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 28                ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                                                ; work         ;
;             |altsyncram_ha02:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 28                ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component|altsyncram_ha02:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_ha02                                           ; work         ;
;       |mem_font:U_FONT|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT                                                                                                                                                                                                                                                                                                                                   ; mem_font                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                   ; altsyncram                                                ; work         ;
;             |altsyncram_csg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT|altsyncram:altsyncram_component|altsyncram_csg1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_csg1                                           ; work         ;
;       |mem_init:U_TEXT|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT                                                                                                                                                                                                                                                                                                                                   ; mem_init                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                   ; altsyncram                                                ; work         ;
;             |altsyncram_hv02:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_hv02                                           ; work         ;
;       |vga80x40:vga80x40|                                                                                                               ; 145 (79)            ; 76 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40                                                                                                                                                                                                                                                                                                                                 ; vga80x40                                                  ; work         ;
;          |ctrm:\counters:U_CHRX|                                                                                                        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRX                                                                                                                                                                                                                                                                                                           ; ctrm                                                      ; work         ;
;          |ctrm:\counters:U_CHRY|                                                                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRY                                                                                                                                                                                                                                                                                                           ; ctrm                                                      ; work         ;
;          |ctrm:\counters:U_HCTR|                                                                                                        ; 15 (15)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_HCTR                                                                                                                                                                                                                                                                                                           ; ctrm                                                      ; work         ;
;          |ctrm:\counters:U_SCRX|                                                                                                        ; 14 (14)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRX                                                                                                                                                                                                                                                                                                           ; ctrm                                                      ; work         ;
;          |ctrm:\counters:U_SCRY|                                                                                                        ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRY                                                                                                                                                                                                                                                                                                           ; ctrm                                                      ; work         ;
;          |ctrm:\counters:U_VCTR|                                                                                                        ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_VCTR                                                                                                                                                                                                                                                                                                           ; ctrm                                                      ; work         ;
;          |losr:U_LOSR|                                                                                                                  ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|losr:U_LOSR                                                                                                                                                                                                                                                                                                                     ; losr                                                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_lvj1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                   ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_lvj1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                   ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_lvj1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                   ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_lvj1:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                   ;
; OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|altsyncram_evk2:altsyncram1|ALTSYNCRAM                                             ; AUTO ; True Dual Port   ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; ./Programs/tetris.mif  ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                   ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                   ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                   ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                   ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                   ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                   ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                   ;
; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tb84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 97           ; 128          ; 97           ; 12416  ; None                   ;
; speech_subsystem:speech_subsystem_inst|phonemes_rom:phonemes_rom_inst|altsyncram:altsyncram_component|altsyncram_emf1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; ROM              ; 65536        ; 8            ; --           ; --           ; 524288 ; phoneme.mif            ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                   ;
; vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component|altsyncram_ha02:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32     ; ./vga80x40/cursor.mif  ;
; vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT|altsyncram:altsyncram_component|altsyncram_csg1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768  ; ./vga80x40/lat0-12.mif ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; ./vga80x40/ram.mif     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_dbo:auto_generated|sld_reserved_MC68K_auto_signaltap_0_1_7249:mgl_prim1 ;                 ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst                                                                                                                                                                                                                                        ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1                                                                                                                                                                                                                                       ; lpm_bustri2.vhd ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3                                                                                                                                                                                                                                        ; Ram32kByte.vhd  ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4                                                                                                                                                                                                                                        ; Ram32kByte.vhd  ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst                                                                                                                                                                                                                                       ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1                                                                                                                                                                                                                                      ; lpm_bustri2.vhd ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3                                                                                                                                                                                                                                       ; Ram32kByte.vhd  ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4                                                                                                                                                                                                                                       ; Ram32kByte.vhd  ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst                                                                                                                                                                                                                                       ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1                                                                                                                                                                                                                                      ; lpm_bustri2.vhd ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3                                                                                                                                                                                                                                       ; Ram32kByte.vhd  ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4                                                                                                                                                                                                                                       ; Ram32kByte.vhd  ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst                                                                                                                                                                                                                                       ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1                                                                                                                                                                                                                                      ; lpm_bustri2.vhd ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3                                                                                                                                                                                                                                       ; Ram32kByte.vhd  ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4                                                                                                                                                                                                                                       ; Ram32kByte.vhd  ;
; Altera ; altera_pll   ; 15.0    ; N/A          ; N/A          ; |MC68K|ClockGen:b2v_inst7                                                                                                                                                                                                                                                                                         ; ClockGen.vhd    ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst6                                                                                                                                                                                                                                                                       ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst7                                                                                                                                                                                                                                                                       ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst13                                                                                                                                                                                                                                                                      ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst15                                                                                                                                                                                                                                                                      ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst17                                                                                                                                                                                                                                                                      ; lpm_bustri2.vhd ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR                                                                                                                                                                                                                                                        ; mem_color.v     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT                                                                                                                                                                                                                                                          ; mem_font.v      ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT                                                                                                                                                                                                                                                          ; mem_init.v      ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor                                                                                                                                                                                                                                                      ; mem_cursor.v    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                                                                                                                                               ; Reason for Removal                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Speech_Controller:speech|current_state[2..7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                             ;
; M68000CPU:b2v_inst17|TG68:inst|rw_e                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                             ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[8..31]                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|StatReg[3]                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDDel                                                                                                                            ; Lost fanout                                                                        ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDEdge                                                                                                                           ; Stuck at GND due to stuck port data_in                                             ;
; vga80x40_Altera:vga80x40_Altera_1|state[1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[1]                                                                                                      ; Merged with M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[0] ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDState[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                             ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ReadSR                                                                                                                            ; Lost fanout                                                                        ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDState[1]                                                                                                                       ; Stuck at GND due to stuck port data_in                                             ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDInt                                                                                                                            ; Stuck at GND due to stuck port data_in                                             ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|StatReg[2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; Stuck at GND due to stuck port data_in                                             ;
; Total Number of Removed Registers = 43                                                                                                                                      ;                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+---------------------------------------------------+---------------------------+------------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register               ;
+---------------------------------------------------+---------------------------+------------------------------------------------------+
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDEdge ; Stuck at GND              ; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ReadSR,    ;
;                                                   ; due to stuck port data_in ; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDInt,    ;
;                                                   ;                           ; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|StatReg[2] ;
+---------------------------------------------------+---------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3041  ;
; Number of registers using Synchronous Clear  ; 261   ;
; Number of registers using Synchronous Load   ; 323   ;
; Number of registers using Asynchronous Clear ; 1344  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1541  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                     ;
+------------------------------------------------------------------------+---------+
; Inverted Register                                                      ; Fan out ;
+------------------------------------------------------------------------+---------+
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxDat          ; 1       ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|state[0]       ; 71      ;
; M68000CPU:b2v_inst17|TG68:inst|uds_s                                   ; 6       ;
; M68000CPU:b2v_inst17|TG68:inst|uds_e                                   ; 6       ;
; M68000CPU:b2v_inst17|TG68:inst|lds_s                                   ; 4       ;
; M68000CPU:b2v_inst17|TG68:inst|lds_e                                   ; 4       ;
; M68000CPU:b2v_inst17|TG68:inst|as_s                                    ; 16      ;
; M68000CPU:b2v_inst17|TG68:inst|as_e                                    ; 16      ;
; M68000CPU:b2v_inst17|TG68:inst|rw_s                                    ; 33      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[12]     ; 79      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[14]     ; 111     ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[13]     ; 59      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[7]      ; 98      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|SVmode         ; 21      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_interrupt ; 3       ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state[1] ; 72      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state[2] ; 63      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state[5] ; 52      ;
; vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|hsync_int          ; 1       ;
; vga80x40_Altera:vga80x40_Altera_1|start                                ; 11      ;
; vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|vsync_int          ; 1       ;
; octl[1]                                                                ; 1       ;
; octl[4]                                                                ; 1       ;
; octl[5]                                                                ; 1       ;
; octl[6]                                                                ; 1       ;
; octl[7]                                                                ; 1       ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|Reset                        ; 95      ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|rot_cnt[0]     ; 5       ;
; M68000CPU:b2v_inst17|TG68:inst|S_state[1]                              ; 7       ;
; M68000CPU:b2v_inst17|TG68:inst|S_state[0]                              ; 6       ;
; OnChipIO:b2v_inst8|Timer:Timer8|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer2|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer4|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer3|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer1|IRQ_Internal                           ; 5       ;
; OnChipIO:b2v_inst8|Timer:Timer5|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer6|IRQ_Internal                           ; 2       ;
; OnChipIO:b2v_inst8|Timer:Timer7|IRQ_Internal                           ; 2       ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[13]      ; 7       ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[8]       ; 4       ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[9]       ; 4       ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[10]      ; 4       ;
; M68000CPU:b2v_inst17|TG68:inst|cpuIPL[2]                               ; 2       ;
; M68000CPU:b2v_inst17|TG68:inst|cpuIPL[1]                               ; 2       ;
; M68000CPU:b2v_inst17|TG68:inst|cpuIPL[0]                               ; 2       ;
; OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxEmp          ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[3]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[2]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[17]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[16]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[9]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[8]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[15]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[14]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[13]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[12]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[11]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[10]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[7]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[6]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[23]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[22]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[21]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[20]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[19]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[18]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[5]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[4]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[1]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[0]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[17]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[16]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[23]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[22]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[21]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[20]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[19]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[18]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[15]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[14]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[13]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[12]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[11]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[10]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[1]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[0]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[9]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[8]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[7]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[6]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[5]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[4]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[3]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[2]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[5]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[4]                            ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[21]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[20]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[15]                           ; 3       ;
; OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[14]                           ; 3       ;
; Total number of inverted registers = 323*                              ;         ;
+------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                               ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Register Name                                                          ; Megafunction                                                               ; Type ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QA[0..15]  ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0  ; RAM  ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QB[0..15]  ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1  ; RAM  ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QA[16..31] ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0 ; RAM  ;
; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QB[16..31] ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1 ; RAM  ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|BusRequestLogic:inst1|Current_state[0]                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|mulu_reg[21]                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxBitCount[2]                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxBitCount[0]                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|exec_ROT                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[15]                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[7]                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|octl[2]                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxParity                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|WriteTR                                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MC68K|vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|losr:U_LOSR|data[5]                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[15]                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|div_reg[17]                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|mulu_reg[15]                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|TG68_PC[3]                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxShiftReg[4]                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|DCDState[0]                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxState[0]                                                                                                                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[2]                                                                                                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[21]                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[10]                                                                                                                                      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[3]                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MC68K|octl[1]                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer1|TheTimer[22]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[19]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer3|TheTimer[20]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[19]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[21]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer6|TheTimer[16]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer7|TheTimer[17]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[22]                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[7]                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[10]                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer1|TheTimer[15]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer2|TheTimer[14]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer3|TheTimer[12]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer4|TheTimer[7]                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer5|TheTimer[5]                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer6|TheTimer[11]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer7|TheTimer[4]                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:b2v_inst8|Timer:Timer8|TheTimer[15]                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|S_state[1]                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|lds_s                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[29]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[12]                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|bit_number[3]                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Mux55                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[30]                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[27]                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[29]                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|movem_muxb[0]                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:b2v_inst11|M68xxIODecoder:inst|ACIA1_Baud_Enable                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[10]                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev|Mux0                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w6_n0_mux_dataout                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w1_n0_mux_dataout                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w7_n0_mux_dataout                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w4_n0_mux_dataout                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w2_n0_mux_dataout                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w1_n0_mux_dataout                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w1_n0_mux_dataout                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2|l2_w5_n0_mux_dataout                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20|HALF_CYCLE[4]                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[6]                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_b[2]                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|trapmake                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[5]                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[7]                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|rf_source_addr[1]                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[1]                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[4]                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20|HALF_CYCLE[1]                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[15]                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|rf_dest_addr[2]                                                                                                                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[17]                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[3]                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[7]                                                                                                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[2]                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Mux220                                                                                                                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|Mux224                                                                                                                                                  ;
; 8:1                ; 25 bits   ; 125 LEs       ; 100 LEs              ; 25 LEs                 ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[11]                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[4]                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[3]                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[10]                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Dram:b2v_inst2|M68kDramController_Verilog:inst1                                          ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; OFF                ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; USER-ENCODED       ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; ON                 ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; ON                 ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; SPEED              ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; ON                 ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; NORMAL             ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for speech_subsystem:speech_subsystem_inst                                                   ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; OFF                ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; USER-ENCODED       ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; ON                 ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; ON                 ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; SPEED              ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; ON                 ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; NORMAL             ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for I2C_AV_Config:I2C_Configure_Audio_Chip                                                   ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; OFF                ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; USER-ENCODED       ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; ON                 ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; ON                 ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; SPEED              ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; ON                 ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; NORMAL             ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT|altsyncram:altsyncram_component|altsyncram_csg1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component|altsyncram_ha02:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|altsyncram_evk2:altsyncram1 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_lvj1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_lvj1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_lvj1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_lvj1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_HCTR ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; m              ; 794   ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_VCTR ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; m              ; 525   ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRX ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRY ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; m              ; 12    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRX ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; m              ; 80    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRY ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; m              ; 40    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|losr:U_LOSR ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                     ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; ./vga80x40/ram.mif   ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_hv02      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_siu1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                             ;
+------------------------------------+------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                          ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                          ;
; WIDTH_B                            ; 1                      ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                          ;
; INIT_FILE                          ; ./vga80x40/lat0-12.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_csg1        ; Untyped                                                          ;
+------------------------------------+------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                  ;
+------------------------------------+-----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT             ; Untyped                                                               ;
; WIDTH_A                            ; 8                     ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 2                     ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 4                     ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                               ;
; WIDTH_B                            ; 8                     ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 2                     ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 4                     ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0                ; Untyped                                                               ;
; OUTDATA_REG_B                      ; CLOCK0                ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                               ;
; INIT_FILE                          ; ./vga80x40/cursor.mif ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_ha02       ; Untyped                                                               ;
+------------------------------------+-----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                ;
+------------------------------------+-----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                             ;
; WIDTH_A                            ; 16                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 14                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 16384                 ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                             ;
; WIDTH_B                            ; 1                     ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                             ;
; INIT_FILE                          ; ./Programs/tetris.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_saj1       ; Untyped                                                             ;
+------------------------------------+-----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dram:b2v_inst2|M68kDramController_Verilog:inst1 ;
+---------------------+-------+----------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                           ;
+---------------------+-------+----------------------------------------------------------------+
; PoweringUp          ; 00000 ; Unsigned Binary                                                ;
; DeviceDeselect      ; 11111 ; Unsigned Binary                                                ;
; NOP                 ; 10111 ; Unsigned Binary                                                ;
; BurstStop           ; 10110 ; Unsigned Binary                                                ;
; ReadOnly            ; 10101 ; Unsigned Binary                                                ;
; ReadAutoPrecharge   ; 10101 ; Unsigned Binary                                                ;
; WriteOnly           ; 10100 ; Unsigned Binary                                                ;
; WriteAutoPrecharge  ; 10100 ; Unsigned Binary                                                ;
; AutoRefresh         ; 10001 ; Unsigned Binary                                                ;
; BankActivate        ; 10011 ; Unsigned Binary                                                ;
; PrechargeSelectBank ; 10010 ; Unsigned Binary                                                ;
; PrechargeAllBanks   ; 10010 ; Unsigned Binary                                                ;
; ModeRegisterSet     ; 10000 ; Unsigned Binary                                                ;
; ExtModeRegisterSet  ; 10000 ; Unsigned Binary                                                ;
+---------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dram:b2v_inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2a04      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                              ;
; fractional_vco_multiplier            ; false                  ; String                                              ;
; pll_type                             ; General                ; String                                              ;
; pll_subtype                          ; General                ; String                                              ;
; number_of_clocks                     ; 4                      ; Signed Integer                                      ;
; operation_mode                       ; direct                 ; String                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                      ;
; data_rate                            ; 0                      ; Signed Integer                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                      ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                              ;
; phase_shift0                         ; 0 ps                   ; String                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency1              ; 30.000000 MHz          ; String                                              ;
; phase_shift1                         ; 0 ps                   ; String                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency2              ; 50.000000 MHz          ; String                                              ;
; phase_shift2                         ; 0 ps                   ; String                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency3              ; 50.000000 MHz          ; String                                              ;
; phase_shift3                         ; 10000 ps               ; String                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                              ;
; phase_shift4                         ; 0 ps                   ; String                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                              ;
; phase_shift5                         ; 0 ps                   ; String                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                              ;
; phase_shift6                         ; 0 ps                   ; String                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                              ;
; phase_shift7                         ; 0 ps                   ; String                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                              ;
; phase_shift8                         ; 0 ps                   ; String                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                              ;
; phase_shift9                         ; 0 ps                   ; String                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                              ;
; phase_shift10                        ; 0 ps                   ; String                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                              ;
; phase_shift11                        ; 0 ps                   ; String                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                              ;
; phase_shift12                        ; 0 ps                   ; String                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                              ;
; phase_shift13                        ; 0 ps                   ; String                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                              ;
; phase_shift14                        ; 0 ps                   ; String                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                              ;
; phase_shift15                        ; 0 ps                   ; String                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                              ;
; phase_shift16                        ; 0 ps                   ; String                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                              ;
; phase_shift17                        ; 0 ps                   ; String                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                      ;
; clock_name_0                         ;                        ; String                                              ;
; clock_name_1                         ;                        ; String                                              ;
; clock_name_2                         ;                        ; String                                              ;
; clock_name_3                         ;                        ; String                                              ;
; clock_name_4                         ;                        ; String                                              ;
; clock_name_5                         ;                        ; String                                              ;
; clock_name_6                         ;                        ; String                                              ;
; clock_name_7                         ;                        ; String                                              ;
; clock_name_8                         ;                        ; String                                              ;
; clock_name_global_0                  ; false                  ; String                                              ;
; clock_name_global_1                  ; false                  ; String                                              ;
; clock_name_global_2                  ; false                  ; String                                              ;
; clock_name_global_3                  ; false                  ; String                                              ;
; clock_name_global_4                  ; false                  ; String                                              ;
; clock_name_global_5                  ; false                  ; String                                              ;
; clock_name_global_6                  ; false                  ; String                                              ;
; clock_name_global_7                  ; false                  ; String                                              ;
; clock_name_global_8                  ; false                  ; String                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                      ;
; pll_slf_rst                          ; false                  ; String                                              ;
; pll_bw_sel                           ; low                    ; String                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:b2v_inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: speech_subsystem:speech_subsystem_inst ;
+----------------------------------------+------------------+-------------------------+
; Parameter Name                         ; Value            ; Type                    ;
+----------------------------------------+------------------+-------------------------+
; ACCUMULATOR_SETTING_FOR_STRENGTH_METER ; 8                ; Signed Integer          ;
; Count_for_22KHz_Nominal_Freq           ; 0000010001110000 ; Unsigned Binary         ;
; count_for_7200Hz                       ; 0000110110010000 ; Unsigned Binary         ;
+----------------------------------------+------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:I2C_Configure_Audio_Chip ;
+----------------+----------+---------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                    ;
+----------------+----------+---------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                          ;
; I2C_Freq       ; 20000    ; Signed Integer                                          ;
; LUT_SIZE       ; 51       ; Signed Integer                                          ;
; Dummy_DATA     ; 0        ; Signed Integer                                          ;
; SET_LIN_L      ; 1        ; Signed Integer                                          ;
; SET_LIN_R      ; 2        ; Signed Integer                                          ;
; SET_HEAD_L     ; 3        ; Signed Integer                                          ;
; SET_HEAD_R     ; 4        ; Signed Integer                                          ;
; A_PATH_CTRL    ; 5        ; Signed Integer                                          ;
; D_PATH_CTRL    ; 6        ; Signed Integer                                          ;
; POWER_ON       ; 7        ; Signed Integer                                          ;
; SET_FORMAT     ; 8        ; Signed Integer                                          ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                                          ;
; SET_ACTIVE     ; 10       ; Signed Integer                                          ;
; SET_VIDEO      ; 11       ; Signed Integer                                          ;
+----------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                ;
+-------------------------------------------------+---------------------------------------------+----------------+
; Parameter Name                                  ; Value                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                               ; String         ;
; sld_node_info                                   ; 805334528                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                           ; Signed Integer ;
; sld_data_bits                                   ; 97                                          ; Untyped        ;
; sld_trigger_bits                                ; 97                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                           ; Untyped        ;
; sld_sample_depth                                ; 128                                         ; Untyped        ;
; sld_segment_size                                ; 128                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_MC68K_auto_signaltap_0_1_7249, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                        ; String         ;
; sld_inversion_mask_length                       ; 21                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                       ; Untyped        ;
; sld_power_up_trigger                            ; 0                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 97                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 16                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lvj1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 16                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lvj1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lvj1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_lvj1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 17                                                                                                   ;
; Entity Instance                           ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                             ;
; Entity Instance                           ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 4                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                    ;
;     -- NUMWORDS_B                         ; 4                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 17                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                                   ;
;     -- NUMWORDS_B                         ; 17                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 17                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                                   ;
;     -- NUMWORDS_B                         ; 17                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 17                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                                   ;
;     -- NUMWORDS_B                         ; 17                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 17                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                                   ;
;     -- NUMWORDS_B                         ; 17                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Speech_Controller:speech"                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; phoneme_speech_finish ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockGen:b2v_inst7"                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InterruptPriorityEncoder:b2v_inst28"                                                                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; irq7_l     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; irq7_l[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; irq3_l     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; irq3_l[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "AddressDecoder_Verilog:b2v_inst20" ;
+-------------+--------+----------+-----------------------------+
; Port        ; Type   ; Severity ; Details                     ;
+-------------+--------+----------+-----------------------------+
; DMASelect_L ; Output ; Info     ; Explicitly unconnected      ;
+-------------+--------+----------+-----------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst" ;
+----------+-------+----------+-------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                               ;
+----------+-------+----------+-------------------------------------------------------+
; test_ipl ; Input ; Info     ; Stuck at GND                                          ;
+----------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "CPU_DMA_Mux:b2v_inst14" ;
+----------------+-------+----------+----------------+
; Port           ; Type  ; Severity ; Details        ;
+----------------+-------+----------+----------------+
; cpu_dma_select ; Input ; Info     ; Stuck at VCC   ;
+----------------+-------+----------+----------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor" ;
+--------------+-------+----------+-------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                         ;
+--------------+-------+----------+-------------------------------------------------+
; rdaddress[1] ; Input ; Info     ; Stuck at GND                                    ;
+--------------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_HCTR" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "vga80x40_Altera:vga80x40_Altera_1" ;
+---------------+-------+----------+----------------------------+
; Port          ; Type  ; Severity ; Details                    ;
+---------------+-------+----------+----------------------------+
; wraddress[11] ; Input ; Info     ; Stuck at GND               ;
+---------------+-------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 97                  ; 97               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                 ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0              ; ROM1        ; 16    ; 16384 ; Read/Write ; OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+--------------------------------------------+--------+
; Type                                       ; Count  ;
+--------------------------------------------+--------+
; arriav_ff                                  ; 1006   ;
;     CLR                                    ; 331    ;
;     CLR SCLR                               ; 6      ;
;     CLR SLD                                ; 1      ;
;     ENA                                    ; 271    ;
;     ENA CLR                                ; 233    ;
;     ENA CLR SCLR                           ; 15     ;
;     ENA CLR SLD                            ; 24     ;
;     ENA SCLR                               ; 16     ;
;     ENA SLD                                ; 48     ;
;     SCLR                                   ; 12     ;
;     plain                                  ; 49     ;
; arriav_io_obuf                             ; 16     ;
; arriav_lcell_comb                          ; 3771   ;
;     arith                                  ; 604    ;
;         0 data inputs                      ; 14     ;
;         1 data inputs                      ; 331    ;
;         2 data inputs                      ; 61     ;
;         3 data inputs                      ; 26     ;
;         4 data inputs                      ; 40     ;
;         5 data inputs                      ; 132    ;
;     extend                                 ; 69     ;
;         7 data inputs                      ; 69     ;
;     normal                                 ; 3086   ;
;         0 data inputs                      ; 2      ;
;         1 data inputs                      ; 24     ;
;         2 data inputs                      ; 317    ;
;         3 data inputs                      ; 454    ;
;         4 data inputs                      ; 649    ;
;         5 data inputs                      ; 720    ;
;         6 data inputs                      ; 920    ;
;     shared                                 ; 12     ;
;         0 data inputs                      ; 1      ;
;         1 data inputs                      ; 2      ;
;         2 data inputs                      ; 5      ;
;         3 data inputs                      ; 4      ;
; blackbox                                   ; 3      ;
;         68kDramController_Verilog:inst1    ; 1      ;
;     I2C_AV_Config:I2C_Configure_Audio_Chip ; 1      ;
;     speech_subsystem:speech_subsystem_inst ; 1      ;
; boundary_port                              ; 346    ;
; generic_pll                                ; 3      ;
; stratixv_ram_block                         ; 383    ;
;                                            ;        ;
; Max LUT depth                              ; 20.00  ;
; Average LUT depth                          ; 9.45   ;
+--------------------------------------------+--------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:13     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                     ;
+-------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                         ; Details ;
+-------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; AS_L                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|as~0                                                                                       ; N/A     ;
; AS_L                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|as~0                                                                                       ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[0]~6                                                      ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[0]~6                                                      ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[10]~14                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[10]~14                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[11]~7                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[11]~7                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[12]~9                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[12]~9                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[13]~8                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[13]~8                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[14]~5                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[14]~5                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[15]~4                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[15]~4                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[16]~3                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[16]~3                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[17]~2                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[17]~2                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[18]~11                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[18]~11                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[19]~24                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[19]~24                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[1]~18                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[1]~18                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[20]~25                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[20]~25                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[21]~26                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[21]~26                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[22]~10                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[22]~10                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[23]~27                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[23]~27                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[24]~16                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[24]~16                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[25]~17                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[25]~17                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[26]~1                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[26]~1                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[27]~0                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[27]~0                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[28]~28                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[28]~28                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[29]~29                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[29]~29                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[2]~19                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[2]~19                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[30]~30                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[30]~30                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[31]~31                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[31]~31                                                    ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[3]~20                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[3]~20                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[4]~21                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[4]~21                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[5]~22                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[5]~22                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[6]~12                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[6]~12                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[7]~13                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[7]~13                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[8]~23                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[8]~23                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[9]~15                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|Address[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[9]~15                                                     ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|GraphicsCS_L              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AddressDecoder_Verilog:b2v_inst20|Equal3~3                                                                                ; N/A     ;
; AddressDecoder_Verilog:b2v_inst20|GraphicsCS_L              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AddressDecoder_Verilog:b2v_inst20|Equal3~3                                                                                ; N/A     ;
; CLOCK_50                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                  ; N/A     ;
; M68000CPU:b2v_inst17|LDS_L                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|lds~0                                                                                      ; N/A     ;
; M68000CPU:b2v_inst17|LDS_L                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|lds~0                                                                                      ; N/A     ;
; UDS_L                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|uds~0                                                                                      ; N/A     ;
; UDS_L                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|uds~0                                                                                      ; N/A     ;
; octl[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[0]                                                                                                                   ; N/A     ;
; octl[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[0]                                                                                                                   ; N/A     ;
; octl[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[1]~_wirecell                                                                                                         ; N/A     ;
; octl[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[1]~_wirecell                                                                                                         ; N/A     ;
; octl[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[2]                                                                                                                   ; N/A     ;
; octl[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[2]                                                                                                                   ; N/A     ;
; octl[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[3]                                                                                                                   ; N/A     ;
; octl[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[3]                                                                                                                   ; N/A     ;
; octl[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[4]~_wirecell                                                                                                         ; N/A     ;
; octl[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[4]~_wirecell                                                                                                         ; N/A     ;
; octl[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[5]~_wirecell                                                                                                         ; N/A     ;
; octl[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[5]~_wirecell                                                                                                         ; N/A     ;
; octl[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[6]~_wirecell                                                                                                         ; N/A     ;
; octl[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[6]~_wirecell                                                                                                         ; N/A     ;
; octl[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[7]~_wirecell                                                                                                         ; N/A     ;
; octl[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[7]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|clk25MHz                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i|outclk_wire[0]                                     ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|clk25MHz                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i|outclk_wire[0]                                     ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[0]~0                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[0]~0                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[1]~1                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[1]~1                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[2]~2                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[2]~2                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[3]~3                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[3]~3                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[4]~4                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[4]~4                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[5]~5                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[5]~5                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[6]~6                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[6]~6                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[7]~7                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|intoit[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|intoit[7]~7                                                                             ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[0]                                                                                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[0]                                                                                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[1]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[1]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[2]                                                                                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[2]                                                                                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[3]                                                                                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[3]                                                                                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[4]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[4]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[5]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[5]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[6]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[6]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[7]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[7]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[0] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[0] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[1] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[1] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[2] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[2] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[3] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[3] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[4] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[4] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[5] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[5] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[6] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[6] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[7] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|q[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated|q_b[7] ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|wren    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~0                                                                                                                    ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|wren    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~0                                                                                                                    ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[0]~3                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[0]~3                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[1]~7                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[1]~7                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[2]~11                                                  ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[2]~11                                                  ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[3]~15                                                  ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[3]~15                                                  ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[4]~19                                                  ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[4]~19                                                  ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[5]~23                                                  ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[5]~23                                                  ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[6]~27                                                  ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[6]~27                                                  ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[7]~31                                                  ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|data[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[7]~31                                                  ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[0]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[0]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[1]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[1]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[2]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[2]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[3]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[3]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[4]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[4]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[5]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[5]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[6]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[6]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[7]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|q[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated|q_b[7]   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|wren      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~1                                                                                                                    ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|wren      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~1                                                                                                                    ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[0]                                                                                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[0]                                                                                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[1]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[1]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[2]                                                                                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[2]                                                                                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[3]                                                                                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[3]                                                                                                                   ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[4]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[4]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[5]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[5]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[6]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[6]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[7]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wcolor[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; octl[7]~_wirecell                                                                                                         ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wren                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~1                                                                                                                    ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wren                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~1                                                                                                                    ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wrencolor                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~0                                                                                                                    ; N/A     ;
; vga80x40_Altera:vga80x40_Altera_1|wrencolor                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~0                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                       ; N/A     ;
+-------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Apr 11 23:44:04 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K
Warning (125092): Tcl Script File mem_text_ram.qip not found
    Info (125063): set_global_assignment -name QIP_FILE mem_text_ram.qip
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
    Info (16304): Mode behavior is affected by advanced setting Restructure Multiplexers (default for this mode is Off)
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/10054/onedrive/cpen 412 final project/final_project_2023_sem2_student_template/speech_controller/speech_controller.sv
    Info (12023): Found entity 1: Speech_Controller File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/Speech_Controller/Speech_Controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mc68k.sv
    Info (12023): Found entity 1: MC68K File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga80x40/vga80x40_altera.sv
    Info (12023): Found entity 1: vga80x40_Altera File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40_Altera.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd
    Info (12022): Found design unit 1: lpm_bustri0-SYN File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/lpm_bustri0.vhd Line: 52
    Info (12023): Found entity 1: lpm_bustri0 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/lpm_bustri0.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file latch8bit.vhd
    Info (12022): Found design unit 1: Latch8Bit-bhvr File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Latch8Bit.vhd Line: 18
    Info (12023): Found entity 1: Latch8Bit File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Latch8Bit.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file onchipio.bdf
    Info (12023): Found entity 1: OnChipIO
Info (12021): Found 2 design units, including 1 entities, in source file interruptpriorityencoder.vhd
    Info (12022): Found design unit 1: InterruptPriorityEncoder-bhvr File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/InterruptPriorityEncoder.vhd Line: 21
    Info (12023): Found entity 1: InterruptPriorityEncoder File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/InterruptPriorityEncoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file iodecoder.vhd
    Info (12022): Found design unit 1: IODecoder-bhvr File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/IODecoder.vhd Line: 56
    Info (12023): Found entity 1: IODecoder File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/IODecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lcd_controller.vhd
    Info (12022): Found design unit 1: LCD_Controller-bhvr File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/LCD_Controller.vhd Line: 24
    Info (12023): Found entity 1: LCD_Controller File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/LCD_Controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd
    Info (12022): Found design unit 1: HexTo7SegmentDisplay-bhvr File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/HexTo7SegmentDisplay.vhd Line: 17
    Info (12023): Found entity 1: HexTo7SegmentDisplay File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/HexTo7SegmentDisplay.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: Timer-bhvr File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Timer.vhd Line: 28
    Info (12023): Found entity 1: Timer File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Timer.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dram.bdf
    Info (12023): Found entity 1: Dram
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd
    Info (12022): Found design unit 1: lpm_bustri2-SYN File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/lpm_bustri2.vhd Line: 52
    Info (12023): Found entity 1: lpm_bustri2 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/lpm_bustri2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file tg68.vhd
    Info (12022): Found design unit 1: TG68-logic File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68.vhd Line: 66
    Info (12023): Found entity 1: TG68 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file datamapper68k.vhd
    Info (12022): Found design unit 1: DataMapper68k-a File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/DataMapper68k.vhd Line: 15
    Info (12023): Found entity 1: DataMapper68k File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/DataMapper68k.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file acia_6850.vhd
    Info (12022): Found design unit 1: ACIA_6850-rtl File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_6850.vhd Line: 87
    Info (12023): Found entity 1: ACIA_6850 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_6850.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file acia_rx.vhd
    Info (12022): Found design unit 1: ACIA_RX-rtl File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_RX.vhd Line: 76
    Info (12023): Found entity 1: ACIA_RX File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_RX.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file acia_tx.vhd
    Info (12022): Found design unit 1: ACIA_TX-rtl File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_TX.vhd Line: 65
    Info (12023): Found entity 1: ACIA_TX File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_TX.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd
    Info (12022): Found design unit 1: M68xxIODecoder-bhvr File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/M68xxIODecoder.vhd Line: 19
    Info (12023): Found entity 1: M68xxIODecoder File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/M68xxIODecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file latch3bit.vhd
    Info (12022): Found design unit 1: Latch3Bit-bhvr File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Latch3Bit.vhd Line: 18
    Info (12023): Found entity 1: Latch3Bit File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Latch3Bit.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf
    Info (12023): Found entity 1: OnChipM68xxIO
Info (12021): Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf
    Info (12023): Found entity 1: ACIA_BaudRate_Generator
Info (12021): Found 4 design units, including 1 entities, in source file acia_clock.vhd
    Info (12022): Found design unit 1: bit_funcs File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_Clock.vhd Line: 12
    Info (12022): Found design unit 2: bit_funcs-body File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_Clock.vhd Line: 21
    Info (12022): Found design unit 3: ACIA_Clock-rtl File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_Clock.vhd Line: 58
    Info (12023): Found entity 1: ACIA_Clock File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_Clock.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file tg68_fast.vhd
    Info (12022): Found design unit 1: TG68_fast-logic File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68_fast.vhd Line: 87
    Info (12023): Found entity 1: TG68_fast File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68_fast.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd
    Info (12022): Found design unit 1: TraceExceptionGenerator-bhvr File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TraceExceptionGenerator.vhd Line: 20
    Info (12023): Found entity 1: TraceExceptionGenerator File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TraceExceptionGenerator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd
    Info (12022): Found design unit 1: TraceExceptionControlBit-bhvr File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TraceExceptionControlBit.vhd Line: 18
    Info (12023): Found entity 1: TraceExceptionControlBit File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TraceExceptionControlBit.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file m68000cpu.bdf
    Info (12023): Found entity 1: M68000CPU
Info (12021): Found 2 design units, including 1 entities, in source file busrequestlogic.vhd
    Info (12022): Found design unit 1: BusRequestLogic-fsm File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/BusRequestLogic.vhd Line: 16
    Info (12023): Found entity 1: BusRequestLogic File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/BusRequestLogic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file singlebittristate.vhd
    Info (12022): Found design unit 1: singlebittristate-SYN File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/SingleBitTriState.vhd Line: 52
    Info (12023): Found entity 1: SingleBitTriState File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/SingleBitTriState.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dmacontroller.bdf
    Info (12023): Found entity 1: DMAController
Info (12021): Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd
    Info (12022): Found design unit 1: CPU_DMA_Mux-bhvr File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/CPU_DMA_Mux.vhd Line: 37
    Info (12023): Found entity 1: CPU_DMA_Mux File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/CPU_DMA_Mux.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf
    Info (12023): Found entity 1: OnChipROM16KWords
Info (12021): Found 1 design units, including 1 entities, in source file onchipram256kbyte.bdf
    Info (12023): Found entity 1: OnChipRam256kbyte
Info (12021): Found 2 design units, including 1 entities, in source file clockgen.vhd
    Info (12022): Found design unit 1: ClockGen-rtl File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ClockGen.vhd Line: 23
    Info (12023): Found entity 1: ClockGen File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ClockGen.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v
    Info (12023): Found entity 1: ClockGen_0002 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ClockGen/ClockGen_0002.v Line: 2
Warning (12019): Can't analyze file -- file OnChip32KWord.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v
    Info (12023): Found entity 1: RamAddressMapper_Verilog File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/RamAddressMapper_Verilog.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file ram32kbyte.vhd
    Info (12022): Found design unit 1: ram32kbyte-SYN File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Ram32kByte.vhd Line: 55
    Info (12023): Found entity 1: Ram32kByte File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Ram32kByte.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sramblock_32kword.bdf
    Info (12023): Found entity 1: SramBlock_32KWord
Info (12021): Found 1 design units, including 1 entities, in source file sramblockdecoder_verilog.v
    Info (12023): Found entity 1: SramBlockDecoder_Verilog File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/SramBlockDecoder_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addressdecoder_verilog.v
    Info (12023): Found entity 1: AddressDecoder_Verilog File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/AddressDecoder_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dtack_generator_verilog.v
    Info (12023): Found entity 1: Dtack_Generator_Verilog File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Dtack_Generator_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file m68kdramcontroller.qxp
    Info (12023): Found entity 1: M68kDramController_Verilog File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/M68kDramController.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_av_config_encrypted.qxp
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/I2C_AV_Config_encrypted.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file speech_subsystem_encrypted.qxp
    Info (12023): Found entity 1: speech_subsystem File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/speech_subsystem_encrypted.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file speech_synthesizer_wrapper_encrypted.qxp
    Info (12023): Found entity 1: speech_synthesizer_wrapper File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/speech_synthesizer_wrapper_encrypted.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file mem_text.v
    Info (12023): Found entity 1: mem_text File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_text.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mem_font.v
    Info (12023): Found entity 1: mem_font File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_font.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mem_init.v
    Info (12023): Found entity 1: mem_init File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_init.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file vga80x40/vga80x40.vhd
    Info (12022): Found design unit 1: vga80x40-rtl File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40.vhd Line: 53
    Info (12023): Found entity 1: vga80x40 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40.vhd Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file mem_color.v
    Info (12023): Found entity 1: mem_color File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_color.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mem_cursor.v
    Info (12023): Found entity 1: mem_cursor File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_cursor.v Line: 39
Info (12127): Elaborating entity "MC68K" for the top level hierarchy
Warning (10034): Output port "ADC_CONVST" at MC68K.sv(61) has no driver File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 61
Warning (10034): Output port "ADC_DIN" at MC68K.sv(62) has no driver File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 62
Warning (10034): Output port "ADC_SCLK" at MC68K.sv(64) has no driver File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 64
Info (12128): Elaborating entity "vga80x40_Altera" for hierarchy "vga80x40_Altera:vga80x40_Altera_1" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 110
Info (12128): Elaborating entity "vga80x40" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40_Altera.sv Line: 61
Warning (10036): Verilog HDL or VHDL warning at vga80x40.vhd(205): object "scrx_079" assigned a value but never read File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40.vhd Line: 205
Warning (12125): Using design file vga80x40/ctrm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ctrm-arch File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 42
    Info (12023): Found entity 1: ctrm File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 28
Info (12128): Elaborating entity "ctrm" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_HCTR" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40.vhd Line: 213
Info (12128): Elaborating entity "ctrm" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_VCTR" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40.vhd Line: 216
Info (12128): Elaborating entity "ctrm" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRX" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40.vhd Line: 223
Info (12128): Elaborating entity "ctrm" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRY" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40.vhd Line: 224
Info (12128): Elaborating entity "ctrm" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRX" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40.vhd Line: 225
Info (12128): Elaborating entity "ctrm" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRY" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40.vhd Line: 226
Warning (12125): Using design file vga80x40/losr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: losr-arch File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/losr.vhd Line: 44
    Info (12023): Found entity 1: losr File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/losr.vhd Line: 31
Info (12128): Elaborating entity "losr" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|losr:U_LOSR" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40.vhd Line: 261
Info (12128): Elaborating entity "mem_init" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40_Altera.sv Line: 70
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_init.v Line: 88
Info (12130): Elaborated megafunction instantiation "vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_init.v Line: 88
Info (12133): Instantiated megafunction "vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_init.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./vga80x40/ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hv02.tdf
    Info (12023): Found entity 1: altsyncram_hv02 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_hv02.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hv02" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|mem_init:U_TEXT|altsyncram:altsyncram_component|altsyncram_hv02:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ram.mif" contains "don't care" values -- overwriting them with 0s File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_init.v Line: 88
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ram.mif" contains "don't care" values -- overwriting them with 0s File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_init.v Line: 88
Info (12128): Elaborating entity "mem_color" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40_Altera.sv Line: 80
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_color.v Line: 88
Info (12130): Elaborated megafunction instantiation "vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_color.v Line: 88
Info (12133): Instantiated megafunction "vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_color.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_siu1.tdf
    Info (12023): Found entity 1: altsyncram_siu1 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_siu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_siu1" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|mem_color:U_COLOR|altsyncram:altsyncram_component|altsyncram_siu1:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mem_font" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40_Altera.sv Line: 86
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT|altsyncram:altsyncram_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_font.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT|altsyncram:altsyncram_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_font.v Line: 81
Info (12133): Instantiated megafunction "vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_font.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./vga80x40/lat0-12.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_csg1.tdf
    Info (12023): Found entity 1: altsyncram_csg1 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_csg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_csg1" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|mem_font:U_FONT|altsyncram:altsyncram_component|altsyncram_csg1:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mem_cursor" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/vga80x40_Altera.sv Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_cursor.v Line: 88
Info (12130): Elaborated megafunction instantiation "vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_cursor.v Line: 88
Info (12133): Instantiated megafunction "vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/mem_cursor.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./vga80x40/cursor.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ha02.tdf
    Info (12023): Found entity 1: altsyncram_ha02 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_ha02.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ha02" for hierarchy "vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component|altsyncram_ha02:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "OnChipM68xxIO" for hierarchy "OnChipM68xxIO:b2v_inst11" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 186
Info (12128): Elaborating entity "ACIA_6850" for hierarchy "OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16"
Info (12128): Elaborating entity "ACIA_RX" for hierarchy "OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_RX:RxDev" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_6850.vhd Line: 226
Info (12128): Elaborating entity "ACIA_TX" for hierarchy "OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ACIA_6850.vhd Line: 242
Info (12128): Elaborating entity "M68xxIODecoder" for hierarchy "OnChipM68xxIO:b2v_inst11|M68xxIODecoder:inst"
Info (12128): Elaborating entity "ACIA_BaudRate_Generator" for hierarchy "OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1"
Info (12128): Elaborating entity "ACIA_Clock" for hierarchy "OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20"
Info (12128): Elaborating entity "Latch3Bit" for hierarchy "OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1"
Info (12128): Elaborating entity "CPU_DMA_Mux" for hierarchy "CPU_DMA_Mux:b2v_inst14" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 212
Info (12128): Elaborating entity "OnChipROM16KWords" for hierarchy "OnChipROM16KWords:b2v_inst16" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 220
Info (12128): Elaborating entity "lpm_bustri0" for hierarchy "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/lpm_bustri0.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/lpm_bustri0.vhd Line: 71
Info (12133): Instantiated megafunction "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component" with the following parameter: File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/lpm_bustri0.vhd Line: 71
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "16"
Warning (12125): Using design file onchiprom16kword.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: OnChipRom16KWord File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/onchiprom16kword.v Line: 39
Info (12128): Elaborating entity "OnChipRom16KWord" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/onchiprom16kword.v Line: 81
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/onchiprom16kword.v Line: 81
Info (12133): Instantiated megafunction "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/onchiprom16kword.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Programs/tetris.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_saj1.tdf
    Info (12023): Found entity 1: altsyncram_saj1 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_saj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_saj1" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_evk2.tdf
    Info (12023): Found entity 1: altsyncram_evk2 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_evk2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_evk2" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|altsyncram_evk2:altsyncram1" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_saj1.tdf Line: 34
Warning (113028): 6459 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported. File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Programs/tetris.mif Line: 1
    Warning (113027): Addresses ranging from 96 to 511 are not initialized File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Programs/tetris.mif Line: 1
    Warning (113027): Addresses ranging from 10341 to 16383 are not initialized File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Programs/tetris.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|altsyncram_evk2:altsyncram1|decode_5la:decode4" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_evk2.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|altsyncram_evk2:altsyncram1|mux_4hb:mux6" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_evk2.tdf Line: 47
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_saj1.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_saj1.tdf Line: 35
Info (12133): Instantiated megafunction "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_saj1.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928817"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_saj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "M68000CPU" for hierarchy "M68000CPU:b2v_inst17" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 237
Info (12128): Elaborating entity "TG68" for hierarchy "M68000CPU:b2v_inst17|TG68:inst"
Info (12128): Elaborating entity "TG68_fast" for hierarchy "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68.vhd Line: 111
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(335): object "illegal_write_mode" assigned a value but never read File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68_fast.vhd Line: 335
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(336): object "illegal_read_mode" assigned a value but never read File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68_fast.vhd Line: 336
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(337): object "illegal_byteaddr" assigned a value but never read File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68_fast.vhd Line: 337
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(345): object "trap_chk" assigned a value but never read File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68_fast.vhd Line: 345
Info (12128): Elaborating entity "BusRequestLogic" for hierarchy "M68000CPU:b2v_inst17|BusRequestLogic:inst1"
Info (12128): Elaborating entity "Dram" for hierarchy "Dram:b2v_inst2" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 263
Info (12128): Elaborating entity "M68kDramController_Verilog" for hierarchy "Dram:b2v_inst2|M68kDramController_Verilog:inst1"
Info (12128): Elaborating entity "AddressDecoder_Verilog" for hierarchy "AddressDecoder_Verilog:b2v_inst20" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 277
Info (12128): Elaborating entity "Dtack_Generator_Verilog" for hierarchy "Dtack_Generator_Verilog:b2v_inst21" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 288
Info (12128): Elaborating entity "InterruptPriorityEncoder" for hierarchy "InterruptPriorityEncoder:b2v_inst28" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 304
Info (12128): Elaborating entity "TraceExceptionGenerator" for hierarchy "TraceExceptionGenerator:b2v_inst30" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 315
Info (12128): Elaborating entity "OnChipRam256kbyte" for hierarchy "OnChipRam256kbyte:b2v_inst6" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 330
Info (12128): Elaborating entity "SramBlock_32KWord" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst"
Info (12128): Elaborating entity "lpm_bustri2" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/lpm_bustri2.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/lpm_bustri2.vhd Line: 71
Info (12133): Instantiated megafunction "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component" with the following parameter: File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/lpm_bustri2.vhd Line: 71
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "Ram32kByte" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Ram32kByte.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Ram32kByte.vhd Line: 62
Info (12133): Instantiated megafunction "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Ram32kByte.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2a04.tdf
    Info (12023): Found entity 1: altsyncram_2a04 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_2a04.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_2a04" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_2a04.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_2a04.tdf Line: 42
Info (12128): Elaborating entity "SramBlockDecoder_Verilog" for hierarchy "OnChipRam256kbyte:b2v_inst6|SramBlockDecoder_Verilog:inst1"
Info (12128): Elaborating entity "ClockGen" for hierarchy "ClockGen:b2v_inst7" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 340
Info (12128): Elaborating entity "ClockGen_0002" for hierarchy "ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ClockGen.vhd Line: 38
Info (12128): Elaborating entity "altera_pll" for hierarchy "ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ClockGen/ClockGen_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ClockGen/ClockGen_0002.v Line: 94
Info (12133): Instantiated megafunction "ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/ClockGen/ClockGen_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "30.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "10000 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "OnChipIO" for hierarchy "OnChipIO:b2v_inst8" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 379
Info (12128): Elaborating entity "Timer" for hierarchy "OnChipIO:b2v_inst8|Timer:Timer1"
Info (12128): Elaborating entity "IODecoder" for hierarchy "OnChipIO:b2v_inst8|IODecoder:inst1"
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "OnChipIO:b2v_inst8|LCD_Controller:inst2"
Info (12128): Elaborating entity "TraceExceptionControlBit" for hierarchy "OnChipIO:b2v_inst8|TraceExceptionControlBit:inst16"
Info (12128): Elaborating entity "HexTo7SegmentDisplay" for hierarchy "OnChipIO:b2v_inst8|HexTo7SegmentDisplay:inst11"
Info (12128): Elaborating entity "Latch8Bit" for hierarchy "OnChipIO:b2v_inst8|Latch8Bit:inst3"
Info (12128): Elaborating entity "Speech_Controller" for hierarchy "Speech_Controller:speech" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 418
Info (12128): Elaborating entity "speech_subsystem" for hierarchy "speech_subsystem:speech_subsystem_inst" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 445
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:I2C_Configure_Audio_Chip" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 455
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_dbo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_dbo File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/sld_ela_trigger_dbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_mc68k_auto_signaltap_0_1_7249.v
    Info (12023): Found entity 1: sld_reserved_MC68K_auto_signaltap_0_1_7249 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/sld_reserved_mc68k_auto_signaltap_0_1_7249.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tb84.tdf
    Info (12023): Found entity 1: altsyncram_tb84 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_tb84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d9i.tdf
    Info (12023): Found entity 1: cntr_d9i File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cntr_d9i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cmpr_f9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.11.23:44:33 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga80x40_Altera:vga80x40_Altera_1|mem_cursor:U_cursor|altsyncram:altsyncram_component|altsyncram_ha02:auto_generated|q_b[7]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_ha02.tdf Line: 268
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (276027): Inferred dual-clock RAM node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0"
Info (12133): Instantiated megafunction "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "17"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "17"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lvj1.tdf
    Info (12023): Found entity 1: altsyncram_lvj1 File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf Line: 27
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[0]" to the node "DataBusIn[0]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[1]" to the node "DataBusIn[1]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[2]" to the node "DataBusIn[2]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[3]" to the node "DataBusIn[3]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[4]" to the node "DataBusIn[4]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[5]" to the node "DataBusIn[5]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[6]" to the node "DataBusIn[6]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[7]" to the node "DataBusIn[7]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[8]" to the node "DataBusIn[8]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[9]" to the node "DataBusIn[9]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[10]" to the node "DataBusIn[10]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[11]" to the node "DataBusIn[11]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[12]" to the node "DataBusIn[12]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[13]" to the node "DataBusIn[13]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[14]" to the node "DataBusIn[14]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DataBusIn_Composite[15]" to the node "DataBusIn[15]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 123
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[0]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[0]" into an OR gate File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[1]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[1]" into an OR gate File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[2]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[2]" into an OR gate File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[3]" into an OR gate File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[4]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[4]" into an OR gate File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[5]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[5]" into an OR gate File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[6]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[6]" into an OR gate File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[7]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[7]" into an OR gate File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component|dout[0]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[8]" into an OR gate File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[1]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[9]" into an OR gate File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[2]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[10]" into an OR gate File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[3]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[11]" into an OR gate File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[4]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[12]" into an OR gate File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[5]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[13]" into an OR gate File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[6]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[14]" into an OR gate File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:b2v_inst8|Timer:Timer1|DataOut[7]" to the node "M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[15]" into an OR gate File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/Timer.vhd Line: 16
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "DRAM_DQ[0]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[1]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[2]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[3]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[4]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[5]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[6]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[7]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[8]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[9]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[10]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[11]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[12]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[13]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[14]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "DRAM_DQ[15]~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 35
    Warning (13010): Node "AUD_ADCLRCK~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 50
    Warning (13010): Node "AUD_BCLK~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 51
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 53
    Warning (13010): Node "FPGA_I2C_SDAT~synth" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 58
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 61
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 62
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 64
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 68
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 73
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state[5] will power up to High File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68_fast.vhd Line: 2525
    Critical Warning (18010): Register M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state[1] will power up to High File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68_fast.vhd Line: 2525
    Critical Warning (18010): Register M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state[2] will power up to High File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/TG68_fast.vhd Line: 2525
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRY|c[0] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRY|c[1] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRY|c[2] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRY|c[5] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRX|c[0] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRX|c[1] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRX|c[2] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRX|c[3] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_SCRX|c[6] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRY|c[3] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRY|c[1] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRY|c[0] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_VCTR|c[9] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_HCTR|c[9] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_HCTR|c[8] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_HCTR|c[4] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_HCTR|c[3] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_HCTR|c[0] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_VCTR|c[3] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_VCTR|c[2] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRX|c[2] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRX|c[1] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
    Critical Warning (18010): Register vga80x40_Altera:vga80x40_Altera_1|vga80x40:vga80x40|ctrm:\counters:U_CHRX|c[0] will power up to Low File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/vga80x40/ctrm.vhd Line: 50
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 227 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 22 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 16 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "Dram:b2v_inst2|M68kDramController_Verilog:inst1|DramState[0]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/M68kDramController.qxp Line: -1
    Info (35004): Node: "Dram:b2v_inst2|M68kDramController_Verilog:inst1|DramState[1]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/M68kDramController.qxp Line: -1
    Info (35004): Node: "Dram:b2v_inst2|M68kDramController_Verilog:inst1|DramState[2]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/M68kDramController.qxp Line: -1
    Info (35004): Node: "Dram:b2v_inst2|M68kDramController_Verilog:inst1|DramState[3]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/M68kDramController.qxp Line: -1
    Info (35004): Node: "Dram:b2v_inst2|M68kDramController_Verilog:inst1|DramState[4]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/M68kDramController.qxp Line: -1
    Info (35004): Node: "Dram:b2v_inst2|M68kDramController_Verilog:inst1|SDram_CS_L" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/M68kDramController.qxp Line: -1
    Info (35004): Node: "speech_subsystem:speech_subsystem_inst|phoneme_speech_finish" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/speech_subsystem_encrypted.qxp Line: -1
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 9
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 63
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/10054/OneDrive/CPEN 412 final project/final_project_2023_sem2_student_template/final_project_2023_sem2_student_template/MC68K.sv Line: 49
Info (21057): Implemented 7516 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 187 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 6740 logic cells
    Info (21064): Implemented 544 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 122 warnings
    Info: Peak virtual memory: 5090 megabytes
    Info: Processing ended: Thu Apr 11 23:46:00 2024
    Info: Elapsed time: 00:01:56
    Info: Total CPU time (on all processors): 00:01:38


