// Seed: 2250556512
module module_0 (
    input wire id_0,
    output tri id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    output supply1 id_6,
    input supply0 id_7,
    output wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    output supply1 id_11
);
  wire [1 'b0 : 1  -  -1 'b0] id_13;
  assign id_1 = -1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  always @(-1);
  logic id_4, id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_3 = 0;
  logic id_6;
  ;
endmodule
