\hypertarget{stm32f7xx__hal__rcc__ex_8h_source}{}\doxysection{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}
\label{stm32f7xx__hal__rcc__ex_8h_source}\index{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_rcc\_ex.h@{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_rcc\_ex.h}}
\mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00018}00018 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00019}00019 \textcolor{preprocessor}{\#ifndef \_\_STM32F7xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00020}00020 \textcolor{preprocessor}{\#define \_\_STM32F7xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00021}00021 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00022}00022 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00023}00023  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00024}00024 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00025}00025 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00026}00026 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00027}00027 \textcolor{preprocessor}{\#include "{}../../../Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_def.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00028}00028 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00037}00037 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00045}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{00045}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00046}00046 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00047}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{00047}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}};   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00050}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{00050}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}};  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00053}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{00053}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}};       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00056}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{00056}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}};       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00059}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{00059}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}};       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00062}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{00062}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}};       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00064}00064 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00065}00065   uint32\_t PLLR;       }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00067}00067 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00068}00068 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00069}00069 \}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00070}00070 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00074}\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{00074}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00075}00075 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00076}\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{00076}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}};    }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00080}\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{00080}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}};    }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00084}\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{00084}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}};    }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00088}00088 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00089}00089 \textcolor{preprocessor}{    defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00090}00090   uint32\_t PLLI2SP;    }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00093}00093 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00094}00094 \}\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{RCC\_PLLI2SInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00095}00095 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00099}\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def}{00099}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00100}00100 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00101}\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{00101}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}};    }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00105}\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}{00105}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}{PLLSAIQ}};    }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00109}00109 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00110}00110 \textcolor{preprocessor}{    defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00111}00111   uint32\_t PLLSAIR;    }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00114}00114 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00115}00115 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00116}\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}{00116}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}{PLLSAIP}};    }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00119}00119 \}\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def}{RCC\_PLLSAIInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00120}00120 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00124}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{00124}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00125}00125 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00126}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{00126}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}; }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00129}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{00129}}   \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{RCC\_PLLI2SInitTypeDef}} \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}};  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00132}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{00132}}   \mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def}{RCC\_PLLSAIInitTypeDef}} \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}};  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00135}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5c98d61b289871ab7c017a93c9bb5c2e}{00135}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5c98d61b289871ab7c017a93c9bb5c2e}{PLLI2SDivQ}};           }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00139}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a52a83f122a71326e411a5cacac9a67c0}{00139}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a52a83f122a71326e411a5cacac9a67c0}{PLLSAIDivQ}};           }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00143}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_affeb4b48e7662ef29443f14a4363c041}{00143}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_affeb4b48e7662ef29443f14a4363c041}{PLLSAIDivR}};           }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00146}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{00146}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}};      }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00149}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{00149}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{I2sClockSelection}};      }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00152}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{00152}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}};      }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00155}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{00155}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}};     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00158}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{00158}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}};     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00161}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}{00161}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}{Usart1ClockSelection}}; }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00164}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}{00164}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}{Usart2ClockSelection}}; }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00167}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2b33b1a6d2641acf4a1b04ac25935c2e}{00167}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2b33b1a6d2641acf4a1b04ac25935c2e}{Usart3ClockSelection}}; }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00170}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1cdf087accda262c8c806515fad687e8}{00170}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1cdf087accda262c8c806515fad687e8}{Uart4ClockSelection}};  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00173}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aaf5745655b97cab23b0db90aae326beb}{00173}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aaf5745655b97cab23b0db90aae326beb}{Uart5ClockSelection}};  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00176}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a33e2451bf4aabbf11f3aefcfcef7a8dd}{00176}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a33e2451bf4aabbf11f3aefcfcef7a8dd}{Usart6ClockSelection}};  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00179}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa0317625be0b67124cf6463165b4514b}{00179}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa0317625be0b67124cf6463165b4514b}{Uart7ClockSelection}};  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00182}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1473353ec002df35b72c0fbbf87e72f2}{00182}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1473353ec002df35b72c0fbbf87e72f2}{Uart8ClockSelection}};  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00185}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}{00185}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}{I2c1ClockSelection}};   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00188}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ea6471d70d1fbeae5eacf995bde6beb}{00188}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ea6471d70d1fbeae5eacf995bde6beb}{I2c2ClockSelection}};   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00191}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}{00191}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}{I2c3ClockSelection}};   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00194}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}{00194}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}{I2c4ClockSelection}};   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00197}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{00197}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}};   }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00200}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}{00200}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}{CecClockSelection}};      }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00203}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{00203}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{Clk48ClockSelection}};    }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00206}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7c5071d3ddcea370f5b9a6ba56f5d250}{00206}}   uint32\_t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7c5071d3ddcea370f5b9a6ba56f5d250}{Sdmmc1ClockSelection}};     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00209}00209 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00210}00210 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00211}00211   uint32\_t Sdmmc2ClockSelection;     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00213}00213 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00214}00214 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00215}00215 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00216}00216   uint32\_t Dfsdm1ClockSelection;     }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00219}00219   uint32\_t Dfsdm1AudioClockSelection; }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00221}00221 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00222}00222 \}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00227}00227 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00235}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{00235}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2S             ((uint32\_t)0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00236}00236 \textcolor{preprocessor}{\#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00237}00237 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LTDC            ((uint32\_t)0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00238}00238 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00239}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6a377fb8665c389cb263cddbfa44bec6}{00239}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_TIM             ((uint32\_t)0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00240}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{00240}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_RTC             ((uint32\_t)0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00241}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga45390869c206531ea6d98baefb2315ac}{00241}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART1          ((uint32\_t)0x00000040U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00242}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga5d259e3e1607db6e547d525043246387}{00242}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART2          ((uint32\_t)0x00000080U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00243}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8640cec93bf5d59d0f1beddd3bd7ec21}{00243}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART3          ((uint32\_t)0x00000100U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00244}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga14d9516d88f0e5a4726ca8d38efd8902}{00244}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_UART4           ((uint32\_t)0x00000200U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00245}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad571f04faa1c97e8371741187c2275ed}{00245}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_UART5           ((uint32\_t)0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00246}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga4f1256bcdac1f0b12fa934dfc989ec4a}{00246}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_USART6          ((uint32\_t)0x00000800U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00247}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf4db7b92efb0cae82484c0ed97ee6766}{00247}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_UART7           ((uint32\_t)0x00001000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00248}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaff1fa6d45f717fb7ce045eb08685766d}{00248}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_UART8           ((uint32\_t)0x00002000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00249}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gafe21bb1cd8d7004373b236a8dd90fd92}{00249}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C1            ((uint32\_t)0x00004000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00250}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad3ca02c3ca6c548484cd1302c8adbb53}{00250}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C2            ((uint32\_t)0x00008000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00251}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9fa8ac7959aeb5b76fdd780fbc1754f3}{00251}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C3            ((uint32\_t)0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00252}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga43446cae0c5716620fd3bb0ab129715b}{00252}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_I2C4            ((uint32\_t)0x00020000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00253}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga56ca7e8b3726ee68934795277eb0cbce}{00253}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_LPTIM1          ((uint32\_t)0x00040000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00254}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{00254}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI1            ((uint32\_t)0x00080000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00255}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{00255}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SAI2            ((uint32\_t)0x00100000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00256}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab023056d0d10d8d3bd1013a88e0bebce}{00256}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_CLK48           ((uint32\_t)0x00200000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00257}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae7b08ed2b8df3517d5de1013e2f4ac8e}{00257}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_CEC             ((uint32\_t)0x00400000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00258}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8fc99091c35bb2c4d6de5f59647deced}{00258}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SDMMC1          ((uint32\_t)0x00800000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00259}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae696b64cfe8a0c2ba96030c427fa77d5}{00259}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SPDIFRX         ((uint32\_t)0x01000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00260}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga31b35acf124831881c39c31f4bed5de2}{00260}} \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_PLLI2S          ((uint32\_t)0x02000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00261}00261 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00262}00262 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00263}00263 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_SDMMC2          ((uint32\_t)0x04000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00264}00264 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00265}00265 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00266}00266 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_DFSDM1           ((uint32\_t)0x08000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00267}00267 \textcolor{preprocessor}{\#define RCC\_PERIPHCLK\_DFSDM1\_AUDIO     ((uint32\_t)0x10000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00268}00268 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00269}00269 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00274}00274 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00275}00275 \textcolor{preprocessor}{    defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00279}00279 \textcolor{preprocessor}{\#define RCC\_PLLI2SP\_DIV2                  ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00280}00280 \textcolor{preprocessor}{\#define RCC\_PLLI2SP\_DIV4                  ((uint32\_t)0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00281}00281 \textcolor{preprocessor}{\#define RCC\_PLLI2SP\_DIV6                  ((uint32\_t)0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00282}00282 \textcolor{preprocessor}{\#define RCC\_PLLI2SP\_DIV8                  ((uint32\_t)0x00000003U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00286}00286 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00287}00287 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00291}\mbox{\hyperlink{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider_gaf32bded5c13110387b977fb25024d4cf}{00291}} \textcolor{preprocessor}{\#define RCC\_PLLSAIP\_DIV2                  ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00292}\mbox{\hyperlink{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider_ga176e48faeb322f27e6b9da22c8e2df1f}{00292}} \textcolor{preprocessor}{\#define RCC\_PLLSAIP\_DIV4                  ((uint32\_t)0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00293}\mbox{\hyperlink{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider_ga4387724f1e8b5a239b0de3ad3f9beb38}{00293}} \textcolor{preprocessor}{\#define RCC\_PLLSAIP\_DIV6                  ((uint32\_t)0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00294}\mbox{\hyperlink{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider_ga77e54744760b65a5422868294e45f302}{00294}} \textcolor{preprocessor}{\#define RCC\_PLLSAIP\_DIV8                  ((uint32\_t)0x00000003U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00302}\mbox{\hyperlink{group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r_gaa982ada83c0104fa63c18d07edc57e6a}{00302}} \textcolor{preprocessor}{\#define RCC\_PLLSAIDIVR\_2                ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00303}\mbox{\hyperlink{group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r_ga31afbd678ec2b1bb3cc61971e59f4200}{00303}} \textcolor{preprocessor}{\#define RCC\_PLLSAIDIVR\_4                RCC\_DCKCFGR1\_PLLSAIDIVR\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00304}\mbox{\hyperlink{group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r_ga5744d352d7815517bbfe46b872497334}{00304}} \textcolor{preprocessor}{\#define RCC\_PLLSAIDIVR\_8                RCC\_DCKCFGR1\_PLLSAIDIVR\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00305}\mbox{\hyperlink{group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r_ga5e4b0cae8d6c2f0257b161576d497c77}{00305}} \textcolor{preprocessor}{\#define RCC\_PLLSAIDIVR\_16               RCC\_DCKCFGR1\_PLLSAIDIVR}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00313}\mbox{\hyperlink{group___r_c_c_ex___i2_s___clock___source_ga77d2d5726213f7452c87251cfddc9d6a}{00313}} \textcolor{preprocessor}{\#define RCC\_I2SCLKSOURCE\_PLLI2S             ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00314}\mbox{\hyperlink{group___r_c_c_ex___i2_s___clock___source_gaf36ed164172cd329651775784798a3ba}{00314}} \textcolor{preprocessor}{\#define RCC\_I2SCLKSOURCE\_EXT                RCC\_CFGR\_I2SSRC}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00315}00315 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00323}\mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga5dac6fab738e864e0ae930f7f853c223}{00323}} \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PLLSAI             ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00324}\mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga0b1b38441bc359af567e8202e1b8480d}{00324}} \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PLLI2S             RCC\_DCKCFGR1\_SAI1SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00325}\mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga29ce7333b6f1e3430d2ba46b58513ba9}{00325}} \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PIN                RCC\_DCKCFGR1\_SAI1SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00326}00326 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00327}00327 \textcolor{preprocessor}{\#define RCC\_SAI1CLKSOURCE\_PLLSRC             RCC\_DCKCFGR1\_SAI1SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00328}00328 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00336}\mbox{\hyperlink{group___r_c_c_ex___s_a_i2___clock___source_ga67bde078276b61538dfda6a109341baf}{00336}} \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_PLLSAI             ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00337}\mbox{\hyperlink{group___r_c_c_ex___s_a_i2___clock___source_gad19397ddc9049869dc7b8f3eb7f3aa1a}{00337}} \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_PLLI2S             RCC\_DCKCFGR1\_SAI2SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00338}\mbox{\hyperlink{group___r_c_c_ex___s_a_i2___clock___source_ga30c62785a27705f182090d04b147dc3d}{00338}} \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_PIN                RCC\_DCKCFGR1\_SAI2SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00339}00339 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00340}00340 \textcolor{preprocessor}{\#define RCC\_SAI2CLKSOURCE\_PLLSRC             RCC\_DCKCFGR1\_SAI2SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00341}00341 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00349}\mbox{\hyperlink{group___r_c_c_ex___c_e_c___clock___source_ga0ce76c7cbd6575550c7dc4d9397d934a}{00349}} \textcolor{preprocessor}{\#define RCC\_CECCLKSOURCE\_LSE             ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00350}\mbox{\hyperlink{group___r_c_c_ex___c_e_c___clock___source_ga0b52eebb2bb87574a7cfba782e59b482}{00350}} \textcolor{preprocessor}{\#define RCC\_CECCLKSOURCE\_HSI             RCC\_DCKCFGR2\_CECSEL }\textcolor{comment}{/* CEC clock is HSI/488*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00358}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga0b28509687786167271f0eb84b80b124}{00358}} \textcolor{preprocessor}{\#define RCC\_USART1CLKSOURCE\_PCLK2      ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00359}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga50441be9ccc8a7abbdba23cfd7f7286c}{00359}} \textcolor{preprocessor}{\#define RCC\_USART1CLKSOURCE\_SYSCLK     RCC\_DCKCFGR2\_USART1SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00360}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28}{00360}} \textcolor{preprocessor}{\#define RCC\_USART1CLKSOURCE\_HSI        RCC\_DCKCFGR2\_USART1SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00361}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39}{00361}} \textcolor{preprocessor}{\#define RCC\_USART1CLKSOURCE\_LSE        RCC\_DCKCFGR2\_USART1SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00369}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_gab289cffbef2f41c7df1866d7da23e8ec}{00369}} \textcolor{preprocessor}{\#define RCC\_USART2CLKSOURCE\_PCLK1       ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00370}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_gab06c008b4b6015e3a13fbbdbfe8d0121}{00370}} \textcolor{preprocessor}{\#define RCC\_USART2CLKSOURCE\_SYSCLK     RCC\_DCKCFGR2\_USART2SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00371}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_gae2ca7c150d24aa19b3cdfff9859872fc}{00371}} \textcolor{preprocessor}{\#define RCC\_USART2CLKSOURCE\_HSI        RCC\_DCKCFGR2\_USART2SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00372}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_gae95fa6fc4e888e6ea48d8f83ea4c0f4b}{00372}} \textcolor{preprocessor}{\#define RCC\_USART2CLKSOURCE\_LSE        RCC\_DCKCFGR2\_USART2SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00380}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga62af493f9ff89147905aa00531380a91}{00380}} \textcolor{preprocessor}{\#define RCC\_USART3CLKSOURCE\_PCLK1       ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00381}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga1275a7c4534a87c8892c5fc795316393}{00381}} \textcolor{preprocessor}{\#define RCC\_USART3CLKSOURCE\_SYSCLK     RCC\_DCKCFGR2\_USART3SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00382}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga30b33821af3544a53ec417077be17d5a}{00382}} \textcolor{preprocessor}{\#define RCC\_USART3CLKSOURCE\_HSI        RCC\_DCKCFGR2\_USART3SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00383}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga423ec12947162063f7f460798274793a}{00383}} \textcolor{preprocessor}{\#define RCC\_USART3CLKSOURCE\_LSE        RCC\_DCKCFGR2\_USART3SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00391}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_gaff82e747965b83222e9a26cd4ddba10d}{00391}} \textcolor{preprocessor}{\#define RCC\_UART4CLKSOURCE\_PCLK1        ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00392}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_ga4a5e6664b7443bb073f8bc56ee434ef8}{00392}} \textcolor{preprocessor}{\#define RCC\_UART4CLKSOURCE\_SYSCLK       RCC\_DCKCFGR2\_UART4SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00393}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_ga784a4f3f93b632fc639af377fd22d209}{00393}} \textcolor{preprocessor}{\#define RCC\_UART4CLKSOURCE\_HSI          RCC\_DCKCFGR2\_UART4SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00394}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_gaae30868211d2839e9975c496332c23fd}{00394}} \textcolor{preprocessor}{\#define RCC\_UART4CLKSOURCE\_LSE          RCC\_DCKCFGR2\_UART4SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00402}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_ga11924edfaf7870ecf910ce751863254e}{00402}} \textcolor{preprocessor}{\#define RCC\_UART5CLKSOURCE\_PCLK1        ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00403}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_gaf703f61ac42f329c33891e89ffe4e0bc}{00403}} \textcolor{preprocessor}{\#define RCC\_UART5CLKSOURCE\_SYSCLK       RCC\_DCKCFGR2\_UART5SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00404}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_ga04b78012371f9aa8e9993fdcec09142c}{00404}} \textcolor{preprocessor}{\#define RCC\_UART5CLKSOURCE\_HSI          RCC\_DCKCFGR2\_UART5SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00405}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_gadc9f986ea62a5adb4fa6777fd9d7219a}{00405}} \textcolor{preprocessor}{\#define RCC\_UART5CLKSOURCE\_LSE          RCC\_DCKCFGR2\_UART5SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00413}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t6___clock___source_ga63551599c74fbf7b99590526121cdf45}{00413}} \textcolor{preprocessor}{\#define RCC\_USART6CLKSOURCE\_PCLK2       ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00414}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t6___clock___source_gaf442599bb922ccecc5bbca84f6395871}{00414}} \textcolor{preprocessor}{\#define RCC\_USART6CLKSOURCE\_SYSCLK      RCC\_DCKCFGR2\_USART6SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00415}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t6___clock___source_ga23a3c393f53c54bfda6344a0105437e0}{00415}} \textcolor{preprocessor}{\#define RCC\_USART6CLKSOURCE\_HSI         RCC\_DCKCFGR2\_USART6SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00416}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t6___clock___source_gad1c7cb7a9b496f577bc87bda61534313}{00416}} \textcolor{preprocessor}{\#define RCC\_USART6CLKSOURCE\_LSE         RCC\_DCKCFGR2\_USART6SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00424}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_gad8a055b15806cead0eeb191a6d8f0e65}{00424}} \textcolor{preprocessor}{\#define RCC\_UART7CLKSOURCE\_PCLK1       ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00425}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga8ff9bf57f6f1fbb372ad9e20ceaae1e7}{00425}} \textcolor{preprocessor}{\#define RCC\_UART7CLKSOURCE\_SYSCLK      RCC\_DCKCFGR2\_UART7SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00426}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga3111806bfc93535645e7097bfd446151}{00426}} \textcolor{preprocessor}{\#define RCC\_UART7CLKSOURCE\_HSI         RCC\_DCKCFGR2\_UART7SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00427}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga391e0c8bbbb17d9c9d4776c8fedc374c}{00427}} \textcolor{preprocessor}{\#define RCC\_UART7CLKSOURCE\_LSE         RCC\_DCKCFGR2\_UART7SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00435}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_gafde5f45b5bc2cc741f5dbf287db7fc96}{00435}} \textcolor{preprocessor}{\#define RCC\_UART8CLKSOURCE\_PCLK1        ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00436}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_ga4dd061fe7a540902326817dee097dc5a}{00436}} \textcolor{preprocessor}{\#define RCC\_UART8CLKSOURCE\_SYSCLK      RCC\_DCKCFGR2\_UART8SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00437}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_ga76309a914b9bde64d471c5bc0c227d46}{00437}} \textcolor{preprocessor}{\#define RCC\_UART8CLKSOURCE\_HSI         RCC\_DCKCFGR2\_UART8SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00438}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_gaea73a8609e9c51acce01c6980623bfde}{00438}} \textcolor{preprocessor}{\#define RCC\_UART8CLKSOURCE\_LSE         RCC\_DCKCFGR2\_UART8SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00446}\mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_ga2fc90800e3059c5e65977746386f651c}{00446}} \textcolor{preprocessor}{\#define RCC\_I2C1CLKSOURCE\_PCLK1        ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00447}\mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f}{00447}} \textcolor{preprocessor}{\#define RCC\_I2C1CLKSOURCE\_SYSCLK       RCC\_DCKCFGR2\_I2C1SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00448}\mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}{00448}} \textcolor{preprocessor}{\#define RCC\_I2C1CLKSOURCE\_HSI          RCC\_DCKCFGR2\_I2C1SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00456}\mbox{\hyperlink{group___r_c_c_ex___i2_c2___clock___source_ga8aad93752b3933f771ef44ad53afd6b7}{00456}} \textcolor{preprocessor}{\#define RCC\_I2C2CLKSOURCE\_PCLK1        ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00457}\mbox{\hyperlink{group___r_c_c_ex___i2_c2___clock___source_ga6c973611f0026e17e06e140f708168d5}{00457}} \textcolor{preprocessor}{\#define RCC\_I2C2CLKSOURCE\_SYSCLK       RCC\_DCKCFGR2\_I2C2SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00458}\mbox{\hyperlink{group___r_c_c_ex___i2_c2___clock___source_gab2d1849bb1ec2df29cab79843441e3cc}{00458}} \textcolor{preprocessor}{\#define RCC\_I2C2CLKSOURCE\_HSI          RCC\_DCKCFGR2\_I2C2SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00459}00459 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00467}\mbox{\hyperlink{group___r_c_c_ex___i2_c3___clock___source_ga32cf2e3b0c2d7988833577547ba5ad76}{00467}} \textcolor{preprocessor}{\#define RCC\_I2C3CLKSOURCE\_PCLK1        ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00468}\mbox{\hyperlink{group___r_c_c_ex___i2_c3___clock___source_ga3d4bde7e23e661154eee079f3ef57c09}{00468}} \textcolor{preprocessor}{\#define RCC\_I2C3CLKSOURCE\_SYSCLK       RCC\_DCKCFGR2\_I2C3SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00469}\mbox{\hyperlink{group___r_c_c_ex___i2_c3___clock___source_ga15d4072c90a04b2393e49f05dc3c8fd2}{00469}} \textcolor{preprocessor}{\#define RCC\_I2C3CLKSOURCE\_HSI          RCC\_DCKCFGR2\_I2C3SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00477}\mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_gaf9b67501660628577dd542c187b58d29}{00477}} \textcolor{preprocessor}{\#define RCC\_I2C4CLKSOURCE\_PCLK1        ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00478}\mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_ga7b38b1dbd180a2e0c6a97a0c8a3f068c}{00478}} \textcolor{preprocessor}{\#define RCC\_I2C4CLKSOURCE\_SYSCLK       RCC\_DCKCFGR2\_I2C4SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00479}\mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_gab3544835d7916cd3316a12bd1d9a6f11}{00479}} \textcolor{preprocessor}{\#define RCC\_I2C4CLKSOURCE\_HSI          RCC\_DCKCFGR2\_I2C4SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00487}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga40cdb170aad26d4c4d0860ad5b35b455}{00487}} \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_PCLK1       ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00488}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_gac6dc141d42b90f46a14f6dc653856055}{00488}} \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_LSI        RCC\_DCKCFGR2\_LPTIM1SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00489}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga3194a321e6699246642dd78dcdefa7b9}{00489}} \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_HSI        RCC\_DCKCFGR2\_LPTIM1SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00490}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga6f268c170b61a50711db963c02356874}{00490}} \textcolor{preprocessor}{\#define RCC\_LPTIM1CLKSOURCE\_LSE        RCC\_DCKCFGR2\_LPTIM1SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00491}00491 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00499}\mbox{\hyperlink{group___r_c_c_ex___c_l_k48___clock___source_gaf4cf9f569dde5acd749d49e19f64796a}{00499}} \textcolor{preprocessor}{\#define RCC\_CLK48SOURCE\_PLL         ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00500}\mbox{\hyperlink{group___r_c_c_ex___c_l_k48___clock___source_ga3e0b8965f1c67887486e9201c0384cbc}{00500}} \textcolor{preprocessor}{\#define RCC\_CLK48SOURCE\_PLLSAIP     RCC\_DCKCFGR2\_CK48MSEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00508}\mbox{\hyperlink{group___r_c_c_ex___t_i_m___prescaler___selection_ga8151264a427f3eec6e6b641b8bbcbafa}{00508}} \textcolor{preprocessor}{\#define RCC\_TIMPRES\_DESACTIVATED        ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00509}\mbox{\hyperlink{group___r_c_c_ex___t_i_m___prescaler___selection_gae93dc9065111c8aa0e44c30dacc38536}{00509}} \textcolor{preprocessor}{\#define RCC\_TIMPRES\_ACTIVATED           RCC\_DCKCFGR1\_TIMPRE}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00517}\mbox{\hyperlink{group___r_c_c_ex___s_d_m_m_c1___clock___source_ga81222c2a958eb074fd79dce5650e5742}{00517}} \textcolor{preprocessor}{\#define RCC\_SDMMC1CLKSOURCE\_CLK48              ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00518}\mbox{\hyperlink{group___r_c_c_ex___s_d_m_m_c1___clock___source_ga88caf00e619ba2e5dc55a346ff8dbccb}{00518}} \textcolor{preprocessor}{\#define RCC\_SDMMC1CLKSOURCE\_SYSCLK             RCC\_DCKCFGR2\_SDMMC1SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00523}00523 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00524}00524 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00528}00528 \textcolor{preprocessor}{\#define RCC\_SDMMC2CLKSOURCE\_CLK48              ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00529}00529 \textcolor{preprocessor}{\#define RCC\_SDMMC2CLKSOURCE\_SYSCLK             RCC\_DCKCFGR2\_SDMMC2SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00533}00533 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00534}00534 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00535}00535 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00539}00539 \textcolor{preprocessor}{\#define RCC\_DFSDM1CLKSOURCE\_PCLK2             ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00540}00540 \textcolor{preprocessor}{\#define RCC\_DFSDM1CLKSOURCE\_SYSCLK           RCC\_DCKCFGR1\_DFSDM1SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00548}00548 \textcolor{preprocessor}{\#define RCC\_DFSDM1AUDIOCLKSOURCE\_SAI1        ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00549}00549 \textcolor{preprocessor}{\#define RCC\_DFSDM1AUDIOCLKSOURCE\_SAI2        RCC\_DCKCFGR1\_ADFSDM1SEL}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00553}00553 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00554}00554 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00555}00555 \textcolor{preprocessor}{\#if defined (STM32F769xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00559}00559 \textcolor{preprocessor}{\#define RCC\_DSICLKSOURCE\_DSIPHY             ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00560}00560 \textcolor{preprocessor}{\#define RCC\_DSICLKSOURCE\_PLLR               ((uint32\_t)RCC\_DCKCFGR2\_DSISEL)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00564}00564 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F769xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00565}00565 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00570}00570 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00587}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga0e00f0ad54ffe188998d9fa4dbc211f2}{00587}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00588}00588 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00589}00589 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00590}00590 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00591}00591 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00592}00592 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00593}00593 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00594}00594 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00595}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gab78b8f70151109b2c5b1de20e5cb652b}{00595}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00596}00596 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00597}00597 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DTCMRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00598}00598 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00599}00599 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DTCMRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00600}00600 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00601}00601 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00602}00602 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00603}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1b5c4bd52d8e7c70e105dd415a191afd}{00603}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00604}00604 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00605}00605 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00606}00606 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00607}00607 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00608}00608 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00609}00609 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00610}00610 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00611}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga6cd90a27bee2a971a2d4db353eeef8bb}{00611}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00612}00612 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00613}00613 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00614}00614 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00615}00615 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00616}00616 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00617}00617 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00618}00618 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00619}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga8405636136663e172da7d578d8e861b4}{00619}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00620}00620 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00621}00621 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00622}00622 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00623}00623 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00624}00624 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00625}00625 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00626}00626 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00627}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}{00627}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00628}00628 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00629}00629 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00630}00630 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00631}00631 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00632}00632 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00633}00633 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00634}00634 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00635}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{00635}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00636}00636 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00637}00637 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00638}00638 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00639}00639 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00640}00640 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00641}00641 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00642}00642 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00643}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}{00643}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00644}00644 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00645}00645 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00646}00646 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00647}00647 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00648}00648 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00649}00649 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00650}00650 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00651}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}{00651}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00652}00652 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00653}00653 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00654}00654 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00655}00655 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00656}00656 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00657}00657 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00658}00658 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00659}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga2cba7d47b6aee57d469f1d8972d442f1}{00659}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00660}00660 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00661}00661 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00662}00662 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00663}00663 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00664}00664 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00665}00665 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00666}00666 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00667}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}{00667}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00668}00668 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00669}00669 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00670}00670 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00671}00671 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00672}00672 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00673}00673 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00674}00674 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00675}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaf0816a01f8153700ff758c8783e84e9e}{00675}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00676}00676 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00677}00677 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00678}00678 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00679}00679 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00680}00680 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00681}00681 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00682}00682 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00683}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga041e72359b94f19569e774030fc6ebff}{00683}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00684}00684 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00685}00685 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00686}00686 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00687}00687 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00688}00688 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00689}00689 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00690}00690 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00691}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga9ae57792f686037858b05cf7da84c909}{00691}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00692}00692 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00693}00693 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00694}00694 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00695}00695 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00696}00696 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00697}00697 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00698}00698 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00699}00699 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00700}00700 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00701}00701 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00702}00702 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00703}00703 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00704}00704 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00705}00705 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00706}00706 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00707}00707 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00708}00708 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00709}00709 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00710}00710 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00711}00711 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00712}00712 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00713}00713 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00714}00714 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00715}00715 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00716}00716 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00717}00717 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00718}00718 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00719}00719 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00720}00720 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00721}00721 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00722}00722 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00723}00723 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00724}00724 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00725}00725 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00726}00726 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00727}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga99d6bde82e92bd4b7f45fde7fd0a6760}{00727}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE()         (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_BKPSRAMEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00728}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga513814e098695e070035414285a0eb39}{00728}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCMRAMEN\_CLK\_DISABLE()       (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_DTCMRAMEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00729}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaa97383d7ee14e9a638eb8c9ba35658f0}{00729}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE()            (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_DMA2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00730}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga222a9bad41499b041c5dbd0e64e78a2d}{00730}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE()      (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_OTGHSEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00731}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga0dab1b49a8c36801028f0d7dccd9aedd}{00731}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE() (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_OTGHSULPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00732}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}{00732}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOAEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00733}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}{00733}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOBEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00734}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}{00734}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00735}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}{00735}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00736}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gad8982750e98b22493ae0677b3021b01b}{00736}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00737}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}{00737}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00738}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga9d4578e9566823639e049fe69cbaba69}{00738}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00739}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1eb7dd0a520cef518fb624bf7117b7e1}{00739}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOHEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00740}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gacd0be8e0abc7a66d55f5bb663df1098a}{00740}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00741}00741 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00742}00742 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00743}00743 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00744}00744 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOJEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00745}00745 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_GPIOKEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00746}00746 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_DMA2DEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00747}00747 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00748}00748 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00749}00749 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00750}00750 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00751}00751 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00755}00755 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00756}00756 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00757}00757 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00758}00758 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00759}00759 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00760}00760 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00761}00761 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00762}00762 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00763}00763 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00764}00764 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00765}00765 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00766}00766 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00767}00767 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00768}00768 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00769}00769 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00770}00770 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00771}00771 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00772}00772 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00773}00773 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00774}00774 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00775}00775 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00776}00776 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00777}00777 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00778}00778 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00779}00779 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00780}00780 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00781}00781 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00782}00782 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00783}00783 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00784}00784 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00785}00785 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00786}00786 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00787}00787 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH\_CLK\_ENABLE()       do \{                            \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00788}00788 \textcolor{preprocessor}{                                     \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE();      \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00789}00789 \textcolor{preprocessor}{                                     \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE();    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00790}00790 \textcolor{preprocessor}{                                     \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE();    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00791}00791 \textcolor{preprocessor}{                                    \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00795}00795 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE()    (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00796}00796 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE()  (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACTXEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00797}00797 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE()  (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACRXEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00798}00798 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_CLK\_DISABLE() (RCC-\/>AHB1ENR \&= \string~(RCC\_AHB1ENR\_ETHMACPTPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00799}00799 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH\_CLK\_DISABLE()       do \{                             \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00800}00800 \textcolor{preprocessor}{                                      \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE();    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00801}00801 \textcolor{preprocessor}{                                      \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE();    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00802}00802 \textcolor{preprocessor}{                                      \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE();      \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00803}00803 \textcolor{preprocessor}{                                     \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00804}00804 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00805}00805 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00811}00811 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00812}00812 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00813}00813 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00814}00814 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00815}00815 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00816}00816 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00817}00817 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00818}00818 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00819}00819 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00820}00820 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00821}00821 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00822}00822 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00823}00823 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00824}00824 \textcolor{preprocessor}{\#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00825}00825 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00826}00826 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00827}00827 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_JPEGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00828}00828 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00829}00829 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_JPEGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00830}00830 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00831}00831 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00832}00832 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_JPEGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00833}00833 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00834}00834 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00835}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}{00835}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00836}00836 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00837}00837 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00838}00838 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00839}00839 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00840}00840 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00841}00841 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00842}00842 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00843}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gade1fdadf89ca65cdaf8fc75de7a3aa1e}{00843}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00844}00844 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00845}00845 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_OTGFSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00846}00846 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00847}00847 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_OTGFSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00848}00848 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00849}00849 \textcolor{preprocessor}{                                        \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00850}00850 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00851}00851 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00852}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga8f885339c99130e538e4d7474933d470}{00852}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()   (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00853}00853 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00854}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga2564a1cc04e854a0aa895416f11e32a6}{00854}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE() (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00855}00855 \textcolor{preprocessor}{\#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00856}00856 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00857}00857 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00858}00858 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00859}00859 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00860}00860 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00861}00861 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00862}00862 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00863}00863 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00864}00864 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00865}00865 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00866}00866 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00867}00867 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00868}00868 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00869}00869 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00870}00870 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00871}00871 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00872}00872 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00873}00873 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00874}00874 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F756x || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00875}00875 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00876}00876 \textcolor{preprocessor}{\#if defined(STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00877}00877 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_ENABLE()    do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00878}00878 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00879}00879 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00880}00880 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00881}00881 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00882}00882 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00883}00883 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00884}00884 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00885}00885 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_DISABLE()  (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_AESEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00886}00886 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F732xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00887}00887 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00893}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga4f95da0bcb204e40ca556b27290a7541}{00893}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00894}00894 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00895}00895 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00896}00896 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00897}00897 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00898}00898 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00899}00899 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00900}00900 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00901}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga5d05bd0bea3df92036c0195d5fb7f5ef}{00901}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00902}00902 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00903}00903 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00904}00904 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00905}00905 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00906}00906 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00907}00907 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00908}00908 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00909}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga96dffcf5a982b89e776d0011e2904c28}{00909}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()   (RCC-\/>AHB3ENR \&= \string~(RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00910}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gabea7af5741c00891980da84022e945c0}{00910}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()  (RCC-\/>AHB3ENR \&= \string~(RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00911}00911 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00917}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}{00917}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00918}00918 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00919}00919 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00920}00920 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00921}00921 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00922}00922 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00923}00923 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00924}00924 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00925}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}{00925}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00926}00926 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00927}00927 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00928}00928 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00929}00929 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00930}00930 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00931}00931 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00932}00932 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00933}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaf9b08205c361d1779b6c7a3afdb67e7c}{00933}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00934}00934 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00935}00935 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00936}00936 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00937}00937 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00938}00938 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00939}00939 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00940}00940 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00941}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gab6669f7a9f892e39fb22b349c1afd78d}{00941}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00942}00942 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00943}00943 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00944}00944 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00945}00945 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00946}00946 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00947}00947 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00948}00948 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00949}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga669982035ad2dd6cf095fd8b281f9dab}{00949}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00950}00950 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00951}00951 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00952}00952 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00953}00953 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00954}00954 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00955}00955 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00956}00956 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00957}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga92313068bbe6883497ca424b24f31d44}{00957}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00958}00958 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00959}00959 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00960}00960 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00961}00961 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00962}00962 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00963}00963 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00964}00964 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00965}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga72597483d0d6da14553329d2da3ad45e}{00965}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00966}00966 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00967}00967 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00968}00968 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00969}00969 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00970}00970 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00971}00971 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00972}00972 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00973}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gade7a5313eb8b50127a40c5c130c7f3e1}{00973}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00974}00974 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00975}00975 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00976}00976 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00977}00977 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00978}00978 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00979}00979 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00980}00980 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00981}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga28c0bd63fbc7500f9c209ef42c0931b6}{00981}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00982}00982 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00983}00983 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00984}00984 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00985}00985 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00986}00986 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00987}00987 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00988}00988 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00989}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga7e1e013e28c2c8049e057d5f797ef077}{00989}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00990}00990 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00991}00991 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00992}00992 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00993}00993 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00994}00994 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00995}00995 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00996}00996 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00997}00997 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00998}00998 \textcolor{preprocessor}{    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l00999}00999 \textcolor{preprocessor}{    defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01000}01000 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01001}01001 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01002}01002 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_RTCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01003}01003 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01004}01004 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_RTCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01005}01005 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01006}01006 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01007}01007 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01008}01008 \textcolor{comment}{          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01009}01009 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01010}01010 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01011}01011 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01012}01012 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01013}01013 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01014}01014 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01015}01015 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01016}01016 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01017}01017 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01018}01018 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01019}01019 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01020}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}{01020}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01021}01021 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01022}01022 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01023}01023 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01024}01024 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01025}01025 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01026}01026 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01027}01027 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01028}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga16612e19c1a7d4cd3c601bf2be916026}{01028}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01029}01029 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01030}01030 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01031}01031 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01032}01032 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01033}01033 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01034}01034 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01035}01035 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01036}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}{01036}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01037}01037 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01038}01038 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01039}01039 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01040}01040 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01041}01041 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01042}01042 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01043}01043 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01044}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga34a7bf921d694c001b67dcd531c807a3}{01044}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01045}01045 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01046}01046 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01047}01047 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01048}01048 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01049}01049 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01050}01050 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01051}01051 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01052}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga4a09294d81a526606fb6e2a8bd8f2955}{01052}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01053}01053 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01054}01054 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01055}01055 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01056}01056 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01057}01057 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01058}01058 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01059}01059 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01060}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga801a26037f0fd4fa1bad78fefe677f89}{01060}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01061}01061 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01062}01062 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01063}01063 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01064}01064 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01065}01065 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01066}01066 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01067}01067 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01068}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}{01068}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01069}01069 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01070}01070 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01071}01071 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01072}01072 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01073}01073 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01074}01074 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01075}01075 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01076}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}{01076}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01077}01077 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01078}01078 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01079}01079 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01080}01080 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01081}01081 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01082}01082 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01083}01083 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01084}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1c510498725fb0c1245edaae3d9b1e53}{01084}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01085}01085 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01086}01086 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01087}01087 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01088}01088 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01089}01089 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01090}01090 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01091}01091 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01092}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga886a8892d3ad60d020ccb1e0d2d6f06c}{01092}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01093}01093 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01094}01094 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01095}01095 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01096}01096 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01097}01097 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01098}01098 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01099}01099 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01100}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gabf537ba2ca2f41342fdfb724b1f3f260}{01100}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01101}01101 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01102}01102 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01103}01103 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01104}01104 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01105}01105 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01106}01106 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01107}01107 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01108}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaaa03f5b5b0959fbd6989d04516dafa7e}{01108}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01109}01109 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01110}01110 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01111}01111 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01112}01112 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01113}01113 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01114}01114 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01115}01115 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01116}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gac55d407e224e9aae78e7a8f8ae55fcbf}{01116}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01117}01117 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01118}01118 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01119}01119 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01120}01120 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01121}01121 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01122}01122 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01123}01123 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01124}01124 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01125}01125 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01126}01126 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01127}01127 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01128}01128 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01129}01129 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01130}01130 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01131}01131 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01132}01132 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01133}01133 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01134}01134 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01135}01135 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01136}01136 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01137}01137 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01138}01138 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01139}01139 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01140}01140 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01141}01141 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01142}01142 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01143}01143 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01144}01144 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01145}01145 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01146}01146 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01147}01147 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01148}01148 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01149}01149 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01150}01150 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01151}01151 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01152}01152 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01153}01153 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01154}01154 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01155}01155 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1ENR, RCC\_APB1ENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01156}01156 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01157}01157 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01158}01158 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01159}01159 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01160}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gad2def81b1df0e62cd322ab60b31ba59f}{01160}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01161}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23}{01161}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01162}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga8888dfd8a1e50f8019f581506ec776d8}{01162}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01163}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga44f246a1407fadc350e416e4c3256f6e}{01163}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01164}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1ee14a6e314a50eee7a1a09482a25abf}{01164}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01165}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga865f11c3f70a9b85ebc5f09baf60eec9}{01165}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01166}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga40b70e57e0b7741e6f62d1f2a25b0a3e}{01166}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01167}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga501dca0467cb5d6119144dbab79243f6}{01167}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01168}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga492911cce1e54350519e7793c897102b}{01168}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01169}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaed03071c92bed23b141d05c8409893aa}{01169}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE() (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_LPTIM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01170}01170 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01171}01171 \textcolor{preprocessor}{    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01172}01172 \textcolor{preprocessor}{    defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01173}01173 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_RTCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01174}01174 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01175}01175 \textcolor{comment}{          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01176}01176 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01177}01177 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01178}01178 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01179}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}{01179}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_SPI2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01180}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gadc6ab93c1c538a7f2ee24a85a6831274}{01180}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01181}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}{01181}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_DISABLE() (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_USART2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01182}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga5b0866dac14f73ddeafa6308ac447bec}{01182}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_DISABLE() (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01183}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga0c7d9a072dd5ad3f28220667001bfc08}{01183}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01184}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga8a95ee8616f039fd0b00b0efa7297e6c}{01184}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01185}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}{01185}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01186}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}{01186}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01187}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gab015d6340996f59fa36354ddcc10759d}{01187}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01188}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gad8f3d2055731b09adc0e9588a1dce823}{01188}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01189}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga6817d8397756e235e5d29e980c7dbb47}{01189}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01190}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga9938ea115b1c865b757f54673ca8c97b}{01190}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01191}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga741b1908bd8c5ba1822dd87d507510a7}{01191}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_DISABLE()  (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_UART8EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01192}01192 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01193}01193 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01194}01194 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01195}01195 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CLK\_DISABLE()(RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_SPDIFRXEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01196}01196 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_I2C4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01197}01197 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()   (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01198}01198 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CLK\_DISABLE()    (RCC-\/>APB1ENR \&= \string~(RCC\_APB1ENR\_CECEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01199}01199 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01200}01200 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01206}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}{01206}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01207}01207 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01208}01208 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01209}01209 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01210}01210 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01211}01211 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01212}01212 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01213}01213 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01214}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaaa5393a02b936b1d6de896a6c09103a4}{01214}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01215}01215 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01216}01216 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01217}01217 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01218}01218 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01219}01219 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01220}01220 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01221}01221 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01222}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}{01222}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01223}01223 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01224}01224 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01225}01225 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01226}01226 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01227}01227 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01228}01228 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01229}01229 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01230}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga840be8a915492c85d968faec688c73ea}{01230}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01231}01231 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01232}01232 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01233}01233 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01234}01234 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01235}01235 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01236}01236 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01237}01237 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01238}01238 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01239}01239 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01240}01240 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01241}01241 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01242}01242 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01243}01243 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01244}01244 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01245}01245 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01246}01246 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01247}01247 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01248}01248 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01249}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}{01249}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01250}01250 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01251}01251 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01252}01252 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01253}01253 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01254}01254 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01255}01255 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01256}01256 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01257}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga39066209e4e4386d4924bb8ee31ff761}{01257}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01258}01258 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01259}01259 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01260}01260 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01261}01261 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01262}01262 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01263}01263 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01264}01264 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01265}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaeceb46d7b24fd1147ce660ba21a8c9c6}{01265}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01266}01266 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01267}01267 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01268}01268 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01269}01269 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01270}01270 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01271}01271 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01272}01272 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01273}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga6608439910ba24a3f1ca91223fef67f2}{01273}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01274}01274 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01275}01275 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01276}01276 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01277}01277 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01278}01278 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01279}01279 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01280}01280 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01281}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga856c7460aa481976644736c703c6702d}{01281}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01282}01282 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01283}01283 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01284}01284 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01285}01285 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01286}01286 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01287}01287 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01288}01288 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01289}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga2ad5daf60ee8a66825b91afa3eb7f75c}{01289}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01290}01290 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01291}01291 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01292}01292 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01293}01293 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01294}01294 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01295}01295 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01296}01296 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01297}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga4af6c3c30271fa16eb113e5c0a89d953}{01297}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM9\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01298}01298 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01299}01299 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM9EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01300}01300 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01301}01301 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM9EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01302}01302 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01303}01303 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01304}01304 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01305}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga4e340e8887d84210e36db6903643ea27}{01305}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01306}01306 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01307}01307 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01308}01308 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01309}01309 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01310}01310 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01311}01311 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01312}01312 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01313}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gab13c6974274c609546b93847b8bf42ae}{01313}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM11\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01314}01314 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01315}01315 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM11EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01316}01316 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01317}01317 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM11EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01318}01318 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01319}01319 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01320}01320 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01321}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga7a70c26339bbcffc2ecd3d7b61066b2c}{01321}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01322}01322 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01323}01323 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01324}01324 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01325}01325 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01326}01326 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01327}01327 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01328}01328 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01329}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gabf2662a3a1baa7261e1bfa1aae10b90f}{01329}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01330}01330 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01331}01331 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01332}01332 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01333}01333 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01334}01334 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01335}01335 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01336}01336 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01337}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaf00544b52c47b22490cd0bdf32c8ccfb}{01337}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01338}01338 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01339}01339 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01340}01340 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01341}01341 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01342}01342 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01343}01343 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01344}01344 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01345}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga06606a3cfe265f742a918426385a17fc}{01345}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01346}01346 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01347}01347 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01348}01348 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01349}01349 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01350}01350 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01351}01351 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01352}01352 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01353}01353 \textcolor{preprocessor}{\#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01354}01354 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01355}01355 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01356}01356 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01357}01357 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01358}01358 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01359}01359 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01360}01360 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01361}01361 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01362}01362 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01363}01363 \textcolor{preprocessor}{\#if defined (STM32F769xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01364}01364 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01365}01365 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01366}01366 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01367}01367 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01368}01368 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01369}01369 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01370}01370 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01371}01371 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F769xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01372}01372 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01373}01373 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01374}01374 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01375}01375 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01376}01376 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01377}01377 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01378}01378 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01379}01379 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01380}01380 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01381}01381 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01382}01382 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIO\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01383}01383 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01384}01384 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_MDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01385}01385 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01386}01386 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_MDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01387}01387 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01388}01388 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01389}01389 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01390}01390 \textcolor{preprocessor}{\#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01391}01391 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGPHYC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01392}01392 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01393}01393 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_OTGPHYCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01394}01394 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01395}01395 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_OTGPHYCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01396}01396 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01397}01397 \textcolor{preprocessor}{                                      \} while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01398}01398 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F723xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01399}01399 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01400}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2}{01400}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01401}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gabb93b1527822da05736d8fcae78597c9}{01401}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01402}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}{01402}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_USART1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01403}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gac4b142412ef1e3dab8dcf5d5f7ca4d92}{01403}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_USART6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01404}01404 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01405}01405 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01406}01406 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SDMMC2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01407}01407 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01408}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}{01408}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_ADC1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01409}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gab85790f59a2033b43e7b58e2bfd91aa7}{01409}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_ADC2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01410}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaaf239c6212b26796bb449f240bcc1045}{01410}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_ADC3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01411}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gab94e29d67ee313b4fbdbb491114a412e}{01411}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SDMMC1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01412}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}{01412}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01413}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga85678767f2c727a545b1095d9ef69a67}{01413}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01414}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga6c858a3c7df429051fe4459a8a22da43}{01414}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM9\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM9EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01415}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga33f3e5d6b2c337d84ae550b701e37455}{01415}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()  (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01416}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga2ea675ace35a7a536c9f4cec522f28bc}{01416}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM11\_CLK\_DISABLE()  (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_TIM11EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01417}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga68c2a52fef447801cb641586a57d15e5}{01417}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01418}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gabab1133742baef14e8d76e1b6cba9926}{01418}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SPI6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01419}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga1f8e5c20350d611721053981830bbb12}{01419}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SAI1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01420}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga86941cfe8c189143837806bd4f486da5}{01420}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_SAI2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01421}01421 \textcolor{preprocessor}{\#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01422}01422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_LTDCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01423}01423 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01424}01424 \textcolor{preprocessor}{\#if defined (STM32F769xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01425}01425 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_DISABLE()    (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_DSIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01426}01426 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F769xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01427}01427 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01428}01428 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_DFSDM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01429}01429 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIO\_CLK\_DISABLE()   (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_MDIOEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01430}01430 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01431}01431 \textcolor{preprocessor}{\#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01432}01432 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGPHYC\_CLK\_DISABLE() (RCC-\/>APB2ENR \&= \string~(RCC\_APB2ENR\_OTGPHYCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01433}01433 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F723xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01434}01434 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01452}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga71189681029c9b592e24f61de213ff29}{01452}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED()          ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_BKPSRAMEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01453}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacb9b2ee99a11b3e0c4ef39bcf1d07600}{01453}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_DTCMRAMEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01454}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad0ccdaf669ea327e80c455db4dc36177}{01454}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED()             ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_DMA2EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01455}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gafdd0ec36a385956cd1985a6595e366d8}{01455}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED()       ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01456}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga512dfe593947d251c924b586c9fc59fb}{01456}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSULPIEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01457}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4}{01457}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOAEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01458}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{01458}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOBEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01459}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe}{01459}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOCEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01460}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7a8a0e334d69163b25692f0450dc569a}{01460}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01461}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2c0dd8ae5cf2026dab691c05f55fa384}{01461}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01462}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}{01462}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOFEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01463}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3770796716f63a656285dcfedf8c0651}{01463}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOGEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01464}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8e182ed43301e2586bc198a729b50436}{01464}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOHEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01465}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga00e483b835f0fb709a98aefa63bf5b44}{01465}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOIEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01466}01466 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01467}01467 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01468}01468 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01469}01469 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOJEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01470}01470 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOKEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01471}01471 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_DMA2DEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01472}01472 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01473}01473 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01474}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga87b77dc5cf8c1ead0609710cdd07e1b4}{01474}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED()         ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_BKPSRAMEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01475}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga176be7a655dcbdc84be1155758ce8e3a}{01475}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCMRAMEN\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_DTCMRAMEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01476}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga725d2a38d8519867922438d48a5885cf}{01476}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED()            ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_DMA2EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01477}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5f60d9108d0ac35b86d18119f3370bcd}{01477}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED()      ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01478}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga22ba871dc6c91cf2f44de1ac4d2727eb}{01478}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED() ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_OTGHSULPIEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01479}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd}{01479}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOAEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01480}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb}{01480}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOBEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01481}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81}{01481}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOCEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01482}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga01c2b4166bbcf59a529cd3c5f8b93d76}{01482}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIODEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01483}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga04deb9fe7c5fad8f1644682c1114613f}{01483}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOEEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01484}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga843a7fcc2441b978cadacbea548dff93}{01484}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOFEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01485}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga56838183bdecd8b53c8b23bfcad5b28f}{01485}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOGEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01486}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9c405e3a8e5219c98d0262e18bd0eed9}{01486}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOHEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01487}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga46d368ee1021d0e9e3939bc714fc5c2b}{01487}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOIEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01488}01488 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01489}01489 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01490}01490 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01491}01491 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOJEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01492}01492 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_GPIOKEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01493}01493 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_DMA2DEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01494}01494 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01495}01495 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01496}01496 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01497}01497 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01498}01498 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01502}01502 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()     ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01503}01503 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACTXEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01504}01504 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACRXEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01505}01505 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACPTPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01506}01506 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH\_IS\_CLK\_ENABLED()        (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()   \&\& \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01507}01507 \textcolor{preprocessor}{                                               \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED() \&\& \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01508}01508 \textcolor{preprocessor}{                                               \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED())}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01509}01509 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01513}01513 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()    ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01514}01514 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACTXEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01515}01515 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACRXEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01516}01516 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_DISABLED() ((RCC-\/>AHB1ENR \& (RCC\_AHB1ENR\_ETHMACPTPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01517}01517 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH\_IS\_CLK\_DISABLED()        (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()   \&\& \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01518}01518 \textcolor{preprocessor}{                                                \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED() \&\& \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01519}01519 \textcolor{preprocessor}{                                                \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED())}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01520}01520 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01521}01521 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01527}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb083459b7bbd56c9b89db59bb75fdc2}{01527}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()         ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_RNGEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01528}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaa4b2148406841d5459e86a25c277e0a3}{01528}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01529}01529 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01530}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9b17b31dc3e560ead96b7d8a74c8c679}{01530}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()        ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_RNGEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01531}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaba93147e1e153d37a4a82e979de6d53e}{01531}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_IS\_OTG\_FS\_CLK\_DISABLED() ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_OTGFSEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01532}01532 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01533}01533 \textcolor{preprocessor}{\#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01534}01534 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_CRYPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01535}01535 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_HASHEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01536}01536 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_CRYPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01537}01537 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_HASHEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01538}01538 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F756xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01539}01539 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01540}01540 \textcolor{preprocessor}{\#if defined(STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01541}01541 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_AESEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01542}01542 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_AESEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01543}01543 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F732xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01544}01544 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01545}01545 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01546}01546 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01547}01547 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01548}01548 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_DCMIEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01549}01549 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_DCMIEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01550}01550 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01551}01551 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01552}01552 \textcolor{preprocessor}{\#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01553}01553 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_JPEGEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01554}01554 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB2ENR \& (RCC\_AHB2ENR\_JPEGEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01555}01555 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01556}01556 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01562}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga93863872b8bedab2b9714ad82f672f3d}{01562}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()   ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_FMCEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01563}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga041cb673a0d3d614577723362110f81b}{01563}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_QSPIEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01564}01564 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01565}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaa10a685a46de1822cc3004073ff47f65}{01565}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()   ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_FMCEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01566}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8b55c72b44466fa1ddcd9681b6cbd61f}{01566}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()  ((RCC-\/>AHB3ENR \& (RCC\_AHB3ENR\_QSPIEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01567}01567 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01573}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadee5016adb1c8b62a5bb05f055859de0}{01573}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01574}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf6090239db6a8a6917b3f3accea15ed0}{01574}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01575}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga62bee605d886067f86f890ee3af68eb5}{01575}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01576}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga76f0a16fed0812fbab8bf15621939c8b}{01576}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM5EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01577}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb273361eaae66c857b5db26b639ff45}{01577}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM6EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01578}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5642c4226ce18792efeca9d39cb0c5e0}{01578}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM7EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01579}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7afed5bd30e0175ae5e46e78173b112f}{01579}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM12EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01580}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaeb7cf0d708375a807c690fbb070298dd}{01580}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM13EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01581}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf40a1f6a134b09aaa211ad159e613d1a}{01581}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM14EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01582}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9c3c0f83528521d1122fe9436271ec70}{01582}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_LPTIM1EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01583}01583 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01584}01584 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN3EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01585}01585 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01586}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga282522dda9557cf715be3ee13c031a5b}{01586}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI2EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01587}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3de049f8b2ad6c2d4561863021f9e2f9}{01587}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01588}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad3bbe0639658ed2cc56f8328b26373ea}{01588}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_USART2EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01589}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga5addec8b6604857d81c1386cad21c391}{01589}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_USART3EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01590}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga76b47e85a8669651c01256ec11ebdc3f}{01590}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART4EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01591}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabb2b7e20045558372779949fb841ae00}{01591}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART5EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01592}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7570e5654fd61b44dabe0546e524c906}{01592}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C1EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01593}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga2ae540056d72f4230da38c082b6c34c1}{01593}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C2EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01594}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gae291bd8b020dff7ea7f52fec61aa3f9d}{01594}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01595}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga33330d380c0f0c7b3122e86aa3a1ae2c}{01595}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN1EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01596}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga22c9af6855a6f9f9c947497908adcc9f}{01596}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()     ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_DACEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01597}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf6beaa399462e32b4052ff3428f17710}{01597}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART7EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01598}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gab3b6d673061453f062ba13bf6a28742a}{01598}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART8EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01599}01599 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01600}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacaaa75c78c8ef4cf85f30fb20d522054}{01600}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM2EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01601}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga50f8e043a42eaf534c1efa2477078c0a}{01601}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM3EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01602}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga30913be6e4b95cf2ebdf79647af18f34}{01602}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM4EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01603}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacbe7ae446991adf3d9d6102549a3faac}{01603}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM5EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01604}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga70e84a0b11a0dab64a048f8dd6bbafb2}{01604}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM6EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01605}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac230813514cd9ee769f8f46b83d83f23}{01605}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM7EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01606}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga211c8274b7043802f9c746ac4f18e0fd}{01606}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM12EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01607}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3b40e8e614be95d4a667a3f924ac1bb7}{01607}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM13EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01608}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga89072bbdf8efacb3d243c50711f60766}{01608}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_TIM14EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01609}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga82602c2897dd670f007aea02f3a36dc8}{01609}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_LPTIM1EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01610}01610 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01611}01611 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN3EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01612}01612 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01613}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaab213cf8807d6e7e8b3867ffb404d763}{01613}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI2EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01614}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga625e04cf32d6c74d418ba29368f680d4}{01614}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPI3EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01615}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga61e4b1f3e82831cdc7508d4c38312eab}{01615}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_USART2EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01616}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga9c6b66352f998564a6492d3e5d6aa536}{01616}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_USART3EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01617}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga1384af5e720a24c083a2154c22e60391}{01617}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART4EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01618}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga1e5611011911ef745b5e9d2c8d3160f6}{01618}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART5EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01619}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8868ab331b4bb14a1d5cc55c9133e4de}{01619}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C1EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01620}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gae051ecb26de5c5b44f1827923c9837a5}{01620}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C2EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01621}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8b791b360bab639782613994e9ef0aa6}{01621}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C3EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01622}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga817f67e1c99ce380a0e399efd8d32db0}{01622}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN1EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01623}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadb2c1ec9bfcc21993094506a39e08f33}{01623}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_DACEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01624}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga347b2b22378634cdeeef11daa132aa84}{01624}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART7EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01625}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga3db2e9bae86ff5f5e376ce47599673c7}{01625}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED()  ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_UART8EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01626}01626 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01627}01627 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01628}01628 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01629}01629 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_ENABLED() ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPDIFRXEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01630}01630 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN2EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01631}01631 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_IS\_CLK\_ENABLED()     ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CECEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01632}01632 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_ENABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C4EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01633}01633 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01634}01634 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_DISABLED()((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_SPDIFRXEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01635}01635 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CAN2EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01636}01636 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_CECEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01637}01637 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_DISABLED()   ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_I2C4EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01638}01638 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01639}01639 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01640}01640 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01641}01641 \textcolor{preprocessor}{    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01642}01642 \textcolor{preprocessor}{    defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01643}01643 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_IS\_CLK\_ENABLED()     ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_RTCEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01644}01644 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_IS\_CLK\_DISABLED()    ((RCC-\/>APB1ENR \& (RCC\_APB1ENR\_RTCEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01645}01645 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01646}01646 \textcolor{comment}{          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01647}01647 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01653}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}{01653}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM1EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01654}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadbc388ef3676e37b227320df83e9d1f2}{01654}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM8EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01655}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}{01655}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_USART1EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01656}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga639ccb1e63662b309fc875bc608aa7e6}{01656}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_USART6EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01657}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}{01657}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC1EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01658}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga15b3a60ca51c76fa9da900d5cbcd4234}{01658}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC2EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01659}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga57679c13a42654a4c1d73fb3ec347d13}{01659}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC3EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01660}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga146964bf211aad404f4fd87b1a1efd60}{01660}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDMMC1EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01661}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}{01661}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI1EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01662}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga875c081e76f456494d5e06dae3581281}{01662}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01663}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gafab635405d33757b42a3df0d89416e8a}{01663}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM9EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01664}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7a4890d9368f8ea8c87c64d48f09686d}{01664}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01665}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}{01665}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM11EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01666}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga8a762d7f473a98f820faa57284626b28}{01666}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI5EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01667}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac972718836d2c4e0d3bc477ee2c8a6fc}{01667}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI6EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01668}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga64dcc05f8484e6a139d0f6f4e1531fff}{01668}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SAI1EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01669}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gadaadbe8243cce3a024b50c710314af58}{01669}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SAI2EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01670}01670 \textcolor{preprocessor}{\#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01671}01671 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_LTDCEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01672}01672 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01673}01673 \textcolor{preprocessor}{\#if defined (STM32F769xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01674}01674 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_ENABLED()     ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_DSIEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01675}01675 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F769xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01676}01676 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01677}01677 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01678}01678 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_ENABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDMMC2EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01679}01679 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01680}01680 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01681}01681 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_ENABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_DFSDM1EN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01682}01682 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIO\_IS\_CLK\_ENABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_MDIOEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01683}01683 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01684}01684 \textcolor{preprocessor}{\#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01685}01685 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGPHYC\_IS\_CLK\_ENABLED() ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_OTGPHYCEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01686}01686 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F723xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01687}01687 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01688}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}{01688}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM1EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01689}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gae8d9acd515c3fa3a3607c4d527d431c5}{01689}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM8EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01690}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}{01690}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED() ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_USART1EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01691}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga0c3fd42d5fb38243e195ed04d7390672}{01691}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED() ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_USART6EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01692}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}{01692}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC1EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01693}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga0768b7e93fe5c5d335e4da3cac2218b6}{01693}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC2EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01694}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga671297f1622638efa2acc4951639a95b}{01694}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_ADC3EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01695}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga4f1420c6464c2c914b150c52ce7e551d}{01695}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED() ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDMMC1EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01696}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}{01696}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI1EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01697}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac16a7c0d1778ba7cee83c45143f81c9b}{01697}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI4EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01698}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga83b7ae4eea41d7c7914716157b4072f4}{01698}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM9EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01699}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf9ec8a421c88ea172a5f3cb13c220672}{01699}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM10EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01700}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gacee7220c840db84ec10d0b89ab20fa1e}{01700}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED()  ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_TIM11EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01701}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga01d92a5d361dde16cf9b69e93d93f94c}{01701}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI5EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01702}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gaf1478d44aef81f3e94f06eb3790cb94c}{01702}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SPI6EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01703}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_ga6ab9ff98419017940fdd2c608e2f4db0}{01703}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SAI1EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01704}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status_gac15c475c402488b4244e0cb18814708f}{01704}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SAI2EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01705}01705 \textcolor{preprocessor}{\#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01706}01706 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_LTDCEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01707}01707 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01708}01708 \textcolor{preprocessor}{\#if defined (STM32F769xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01709}01709 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_DISABLED()    ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_DSIEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01710}01710 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F769xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01711}01711 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01712}01712 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01713}01713 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_DISABLED() ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_SDMMC2EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01714}01714 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01715}01715 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01716}01716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_DISABLED() ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_DFSDM1EN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01717}01717 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIO\_IS\_CLK\_DISABLED()   ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_MDIOEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01718}01718 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01719}01719 \textcolor{preprocessor}{\#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01720}01720 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGPHYC\_IS\_CLK\_DISABLED() ((RCC-\/>APB2ENR \& (RCC\_APB2ENR\_OTGPHYCEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01721}01721 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F723xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01722}01722 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01734}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaf0be736e6cdebf31eeded223acc25613}{01734}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_DMA2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01735}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gabae5d5cc27063a2a963a69c131b426c5}{01735}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01736}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gab329bd497cccffd979bcca9fd42bbc79}{01736}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOARST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01737}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga3b89be9638638ffce3ebd4f08a3b64cf}{01737}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOBRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01738}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}{01738}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01739}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaf0f7c49787fc94edeea74aa4218aeaf6}{01739}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01740}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga00bf47b2dc642a42de9c96477db2a2c3}{01740}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01741}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaddfca42e493e7c163e9decf0462183df}{01741}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01742}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaf9d186d1ede1071931d87645bddb07d0}{01742}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01743}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga4f05c575d762edf40a6d17f88671b68d}{01743}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01744}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga9570ddd4e5237c67654ffa3ef32a1a3a}{01744}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01745}01745 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01746}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gab7d22b3d82cd2616c8e3fa930e437757}{01746}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_DMA2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01747}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga3a66bffab4f38d4ee9dfd9271209b32d}{01747}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01748}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gad56e47c2eacd972491f94296053d0cc3}{01748}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOARST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01749}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaf03da3b36478071844fbd77df618a686}{01749}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOBRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01750}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga1df0e3536d3450435bdccdbe9c878736}{01750}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01751}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga29fbf71f71ea27ffa38e7283b6dce03d}{01751}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01752}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga38fcc37f656d6f5e5698d9eb01d4c552}{01752}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01753}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga9f9a67f57c0ca219d0cf0c2e07114f27}{01753}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01754}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gae5e39d5fdc6dee36bba521d096ca320d}{01754}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01755}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaaf11aa8bacb98c4e567bbaa58635acec}{01755}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01756}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga7a6122d3d983a29c94568dd6229d897a}{01756}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01757}01757 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01758}01758 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01759}01759 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01760}01760 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01761}01761 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_FORCE\_RESET()    (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_DMA2DRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01762}01762 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01763}01763 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOJRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01764}01764 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_FORCE\_RESET()   (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_GPIOKRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01765}01765 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01766}01766 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_RELEASE\_RESET()  (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_DMA2DRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01767}01767 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01768}01768 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOJRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01769}01769 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_RELEASE\_RESET() (RCC-\/>AHB1RSTR \&= \string~(RCC\_AHB1RSTR\_GPIOKRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01770}01770 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01771}01771 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01774}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gae82cd541f933be46ec8d6c3ea50d402c}{01774}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()    (RCC-\/>AHB2RSTR = 0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01775}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gad5f1fa1feca39e3aaa09aee9a14015b9}{01775}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_FORCE\_RESET()    (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01776}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaaa1c3a6f5933e1a0c7335a20b34b6f4d}{01776}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01777}01777 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01778}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gae5bd400860d81b996fafa310df1f2eec}{01778}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR = 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01779}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gabdd1350e70f9c77e25ea67c9929003e8}{01779}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()  (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01780}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaa6020376afc45814f682e039aa1248e7}{01780}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01781}01781 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01782}01782 \textcolor{preprocessor}{\#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01783}01783 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_JPEGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01784}01784 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_JPEGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01785}01785 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01786}01786 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01787}01787 \textcolor{preprocessor}{\#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01788}01788 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01789}01789 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01790}01790 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01791}01791 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01792}01792 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F756xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01793}01793 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01794}01794 \textcolor{preprocessor}{\#if defined(STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01795}01795 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_AESRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01796}01796 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_AESRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01797}01797 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F732xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01798}01798 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01799}01799 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01800}01800 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01801}01801 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01802}01802 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()   (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01803}01803 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET() (RCC-\/>AHB2RSTR \&= \string~(RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01804}01804 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01805}01805 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01808}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga230a57ed6c129076b4fd17bdb07d79f6}{01808}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()   (RCC-\/>AHB3RSTR = 0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01809}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gacc5e9454e3e387166d5caf94e91dfdf2}{01809}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_FORCE\_RESET()    (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01810}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga74a4afc21ca89d872351c19d2dee2f4d}{01810}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()   (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01811}01811 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01812}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga200c904f6644fc13da81eed085bc6850}{01812}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET() (RCC-\/>AHB3RSTR = 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01813}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga191d8277915b05918cc1d9a79269f025}{01813}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()  (RCC-\/>AHB3RSTR \&= \string~(RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01814}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaba6a441e1c8f8ae009f51d7d9fa8233d}{01814}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET() (RCC-\/>AHB3RSTR \&= \string~(RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01815}01815 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01818}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga1010b7c4a9122449860babb341f01d7b}{01818}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01819}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga80ff127f3c25bde58ee5c1f224e2dca4}{01819}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01820}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga16ff4de009e6cf02e8bfff068866837a}{01820}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01821}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga20ca12317dd14485d79902863aad063b}{01821}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01822}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga3446c3ea4d5e101b591fcb0222d0fb10}{01822}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01823}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga350e60b0e21e094ff1624e1da9855e65}{01823}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01824}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga1c4fa1efafbaad1e9ac513412df04f21}{01824}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01825}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gac3ec3222d8441040695cb64a7be91026}{01825}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01826}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaee5b3b45c9e419c7dc2815fea8ca131f}{01826}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01827}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga76cc40a6695938f9b0fb602a68a4ac31}{01827}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_LPTIM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01828}01828 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01829}01829 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01830}01830 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01831}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga869e4f5c1132e3dfce084099cf454c51}{01831}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_SPI2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01832}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gafb0c679992eba330a2d47ac722a5c143}{01832}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01833}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gab4de80173ffa0e599baab0e76d562cc3}{01833}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_USART2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01834}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga8902e16d49b4335d213b6a115c19127b}{01834}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_FORCE\_RESET()   (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01835}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga462f7bbb84307a5841556d43d7932d83}{01835}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01836}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga326264be9dae134e1bdccdd0161b23d1}{01836}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01837}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga551c171f88af86ca985db634ac9e3275}{01837}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01838}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaed404dfdc9bc032cf718b7ed17f664f0}{01838}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01839}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaf0d824c0c76161daaefa6fd7ba2c0302}{01839}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01840}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga9cadd1984daacca632f99a6f77677c28}{01840}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01841}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gad8ea14ca039a7298fecf64b829dc6384}{01841}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_FORCE\_RESET()      (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01842}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga01ea883740306b58beb1a7413bc41109}{01842}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01843}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gac9bb36a0223b0dedf911cfb6fe4aeef1}{01843}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_FORCE\_RESET()    (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_UART8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01844}01844 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01845}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga4b1b3b45c95788edb29ccd2bf6994826}{01845}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01846}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga27cf9c39217fff6ae9bce2285d9aff8c}{01846}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01847}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaab43d37f4682740d15c4b1fadb908d51}{01847}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01848}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaf7e0cde5ea8f6425d87ebf2d91e8b360}{01848}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01849}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga7eba1763b83169bc7cec3e10bfbccf20}{01849}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01850}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga4451d9cbc82223d913fae1f6b8187996}{01850}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01851}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gab26147981205dd120cfc129d3031459c}{01851}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01852}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gad95dc322d87913d9bee93a1f41ff5403}{01852}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01853}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga241bf274a6fba46a49b50aedaf1e08d3}{01853}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01854}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga70b1086ae23902e74a5a2a596a848430}{01854}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_LPTIM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01855}01855 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01856}01856 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01857}01857 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01858}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gacb910fd0c3c5a27d020ef3df20fce4c7}{01858}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_SPI2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01859}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga1fb7a5367cfed25545058af0eb4f55f1}{01859}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01860}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga8baebf28a2739de5f3c5ef72519b9499}{01860}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_USART2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01861}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga25b71d0f7fb3b9455fb360fcb780c492}{01861}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_RELEASE\_RESET() (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01862}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gabbfb393dffbb0652bbd581302f4de609}{01862}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01863}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga7009cc550412874444d1d519b0b56b07}{01863}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01864}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}{01864}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01865}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga2fa8cc909b285813af86c253ec110356}{01865}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01866}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga383f01978613c3b08659efab5153b4b9}{01866}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01867}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga4b2e677ba2e3a39f1c8f0c074ce50664}{01867}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01868}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga1ac476b29c9395378bc16a7c4df08c7c}{01868}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01869}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaeee4f925c087fe23254850891330c5b5}{01869}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01870}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gabb419c2b0ac65b965ccdba4645ef9ff5}{01870}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_RELEASE\_RESET()  (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_UART8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01871}01871 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01872}01872 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01873}01873 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01874}01874 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01875}01875 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_FORCE\_RESET()  (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_SPDIFRXRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01876}01876 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_I2C4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01877}01877 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()     (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01878}01878 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_FORCE\_RESET()      (RCC-\/>APB1RSTR |= (RCC\_APB1RSTR\_CECRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01879}01879 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01880}01880 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_RELEASE\_RESET()(RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_SPDIFRXRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01881}01881 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_I2C4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01882}01882 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()   (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01883}01883 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_RELEASE\_RESET()    (RCC-\/>APB1RSTR \&= \string~(RCC\_APB1RSTR\_CECRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01884}01884 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01885}01885 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01888}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gac423d6a52fa42423119844e4a7d68c7b}{01888}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01889}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gabec722f05fbf534feb64a767b1bac1ba}{01889}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01890}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga5db01cf30bf3c5c7fc0b42220f4c70ad}{01890}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_USART1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01891}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga36242e7bdc7abbbdc33c06e72c4b45c7}{01891}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_USART6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01892}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga915c2f73eef5fc0e95d76219280ef6c0}{01892}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_FORCE\_RESET()      (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_ADCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01893}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gadb5820aecbb63af340610bab9370c544}{01893}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SDMMC1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01894}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga87e6bc588fa1d5ce3928d2fd2a3156a4}{01894}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01895}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga79eef5116f30b60d64a7ef5bce8fca05}{01895}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01896}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga9a62b264dec3df075dc7207993a9650e}{01896}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM9\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM9RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01897}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaa40d4e3fd1261bb0cd239575a433e8e8}{01897}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()    (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01898}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaeaf6b459cfeb85e2e098b78825e476f2}{01898}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM11\_FORCE\_RESET()    (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_TIM11RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01899}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gac704a83b1296914d004b6c915758eaeb}{01899}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01900}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga3c63279f892ce515d74ee8facfee1345}{01900}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SPI6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01901}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga08adabe36014364464e61606606e184d}{01901}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01902}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gae126c8da64cf14a57e439731fe8393b2}{01902}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SAI2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01903}01903 \textcolor{preprocessor}{\#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01904}01904 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_FORCE\_RESET()     (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_LTDCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01905}01905 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01906}01906 \textcolor{preprocessor}{\#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01907}01907 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGPHYC\_FORCE\_RESET()  (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_OTGPHYCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01908}01908 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F723xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01909}01909 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01910}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga1857f223177c9548ce1bae9753e0a7b4}{01910}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01911}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga1eb65ddc0b32886b140d71e252dc4727}{01911}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01912}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga243061674e38d05d222697046d43813a}{01912}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_USART1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01913}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga6b60ae1fd712732bea57de27f79a20d3}{01913}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_USART6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01914}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga06411259bd987c32186d5851815cbd59}{01914}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_RELEASE\_RESET()    (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_ADCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01915}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga5ace3308265d0972961560ac0bb6c320}{01915}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SDMMC1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01916}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gad7b4bc8c8a9146529a175c45eecf25e5}{01916}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01917}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga8ac40732e63db2fff9e31d57b841c633}{01917}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01918}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga71fee37e3aff2c5040e2e9f4e153f4ff}{01918}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM9\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM9RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01919}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga704b80ff2f733e161d30e4138f90614d}{01919}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()  (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01920}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gab66378d2b26c2c47522f268e129b6709}{01920}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM11\_RELEASE\_RESET()  (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_TIM11RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01921}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gaffa4ac19e4880063de6fe38ec07ef993}{01921}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01922}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_gadc8c017d7fa2e91725be59bd017ae940}{01922}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SPI6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01923}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga6f43cdb59c0bf2f5315ff8a576db05ef}{01923}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01924}\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset_ga7f4ac1e4ce92656c91279b64c8aae985}{01924}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SAI2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01925}01925 \textcolor{preprocessor}{\#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01926}01926 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_RELEASE\_RESET()   (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_LTDCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01927}01927 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01928}01928 \textcolor{preprocessor}{\#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01929}01929 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTGPHYC\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_OTGPHYCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01930}01930 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F723xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01931}01931 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01932}01932 \textcolor{preprocessor}{\#if defined (STM32F769xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01933}01933 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_FORCE\_RESET()      (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_DSIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01934}01934 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_RELEASE\_RESET()    (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_DSIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01935}01935 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F769xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01936}01936 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01937}01937 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01938}01938 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01939}01939 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_FORCE\_RESET()   (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_SDMMC2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01940}01940 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_RELEASE\_RESET() (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_SDMMC2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01941}01941 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01942}01942 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01943}01943 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01944}01944 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_FORCE\_RESET()    (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_DFSDM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01945}01945 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIO\_FORCE\_RESET()    (RCC-\/>APB2RSTR |= (RCC\_APB2RSTR\_MDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01946}01946 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_RELEASE\_RESET()  (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_DFSDM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01947}01947 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIO\_RELEASE\_RESET()  (RCC-\/>APB2RSTR \&= \string~(RCC\_APB2RSTR\_MDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01948}01948 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01964}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga13e370f94b39c72876a321cdc5b31915}{01964}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01965}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6f8081c628233d5adef1f81c19eb4d62}{01965}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_ENABLE()        (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_AXILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01966}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga94b6e96c9d5058f9bf0e0c1aaf19ab37}{01966}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01967}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga485ced56558657be69e01a48e5d62f6d}{01967}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01968}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaa68382ab65f37deee2b43712fd819ace}{01968}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE()    (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01969}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga50a59244cf0d43211057b36b2138fadc}{01969}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_ENABLE()       (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DTCMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01970}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga16c048816a705de87bb5fd3ce4003a82}{01970}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE()       (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01971}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gabb43476c09deccb66a55a2fbdc2176cd}{01971}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01972}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac62a3a9510d500e6ed32dc925f7ef028}{01972}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE() (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01973}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaff8820b47bd3764e7cded76b9368460b}{01973}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOALPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01974}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0e718efc965ab07752cd865c3f33551a}{01974}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOBLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01975}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac62505cc695d985fcf18ca1fd2f1a421}{01975}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01976}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5f04963ee5709230888d50574008372f}{01976}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01977}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga18d20464a11db42973a0cc6df21b0e22}{01977}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01978}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac520a0043affccd819818a11b19523a2}{01978}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01979}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gab1d4773e76bae0871b8dace747971fc4}{01979}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01980}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3e9419b44e83ed1e6951801c390a69ad}{01980}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01981}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga303d0d577afc9d9c30883f9559e3ad1b}{01981}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01982}01982 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01983}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3d776af7d892a32ea3c68edf7891e4f5}{01983}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01984}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga1f10eb651d6a25c8b9182aca04b86eeb}{01984}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXI\_CLK\_SLEEP\_DISABLE()       (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_AXILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01985}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga725f14ee455c726c2a99be4714180dac}{01985}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01986}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6313cca024215b6681c273ea588e2ecf}{01986}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01987}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga4138d3bc751d640d5841655554acb574}{01987}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE()   (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01988}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga019f911e3c1d4cd92ad8059a816ddcfb}{01988}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM\_CLK\_SLEEP\_DISABLE()      (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_DTCMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01989}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6af5c50e1a578bcc17c9514c5ab976c9}{01989}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE()      (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01990}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga340ec5b29760feb901ae6b7ed86c243e}{01990}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE()      (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01991}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gacf24f1f20b4159bafb67e7d7d3dc0fe0}{01991}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01992}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad6753edbd9047eeac39ae4f234642942}{01992}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOALPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01993}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}{01993}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOBLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01994}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga293f9870ba631d23f8011bad12420f83}{01994}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01995}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga8520028c77aa2ecdd497c313665fa381}{01995}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01996}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2204e5cccaf75bc541f901fd2beb7381}{01996}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01997}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga035d018d1c3984de9cc06dcb661fff60}{01997}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01998}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga296c8414e577cab553cc903752315a88}{01998}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l01999}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3150a9552cca2ec7e0f00d799fc52adb}{01999}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02000}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5cbe09217a8512d6a29763cb3e387607}{02000}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02001}02001 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02002}02002 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02003}02003 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02004}02004 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02005}02005 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02006}02006 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02007}02007 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02008}02008 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_ENABLE()   (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02009}02009 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02010}02010 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOJLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02011}02011 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_GPIOKLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02012}02012 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02013}02013 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02014}02014 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02015}02015 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02016}02016 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_DISABLE()  (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02017}02017 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02018}02018 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOJLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02019}02019 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_DISABLE()     (RCC-\/>AHB1LPENR \&= \string~(RCC\_AHB1LPENR\_GPIOKLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02020}02020 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02021}02021 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02028}02028 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02029}02029 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02030}02030 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02031}02031 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()        (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02032}02032 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()       (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02033}02033 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02034}02034 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02035}02035 \textcolor{preprocessor}{\#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02036}02036 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_CLK\_SLEEP\_ENABLE()        (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_JPEGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02037}02037 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_CLK\_SLEEP\_DISABLE()       (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_JPEGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02038}02038 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02039}02039 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02040}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga03ec704e7309312630b3a572fb6f8856}{02040}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()         (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02041}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}{02041}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()        (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02042}02042 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02043}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga043ce43b32ec91f2b032f746509079cd}{02043}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02044}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga4d8498985e2b924e443065da8a2890b2}{02044}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02045}02045 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02046}02046 \textcolor{preprocessor}{\#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02047}02047 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE()        (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02048}02048 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE()        (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02049}02049 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02050}02050 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE()       (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02051}02051 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE()       (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02052}02052 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F756xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02053}02053 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02054}02054 \textcolor{preprocessor}{\#if defined(STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02055}02055 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE()        (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_AESLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02056}02056 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE()       (RCC-\/>AHB2LPENR \&= \string~(RCC\_AHB2LPENR\_AESLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02057}02057 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F732xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02058}02058 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02065}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga387cf373f0b77ef8d434a3a6f93bbd11}{02065}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02066}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6b5acf19e24d90165eb5bd6bee84f5be}{02066}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB3LPENR \&= \string~(RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02067}02067 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02068}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaaa7ac6f21ab0318d7fa79968ddfbff78}{02068}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()  (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02069}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga89f565eece1302ef852333fb1ccf063d}{02069}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB3LPENR \&= \string~(RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02070}02070 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02077}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga975142c90b4e1baf21b361524518235d}{02077}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02078}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2e165dd342f4ab6ea9b2edab08723cf8}{02078}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02079}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga7911836a0e66ab2e4719b298f74b783b}{02079}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02080}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae99e46f9e40655dc9b5c07b03fdc4a4e}{02080}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02081}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga906c45719dcf2113473f2c3281926368}{02081}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02082}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2a1c22a18251e0dac7f77ba8398af543}{02082}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02083}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad8b3e0a9f9cb30a02d3c3e5070a9ee29}{02083}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02084}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae00ec905f6763aaaa93e6ed69afbd48c}{02084}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02085}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaabdcae7edf493254fee3064775ab5023}{02085}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02086}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae4782a5ec14457be65b7329655014ef7}{02086}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02087}02087 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02088}02088 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02089}02089 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02090}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga8a281ca72aff1c9fa87755c3854cc316}{02090}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_SPI2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02091}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gae6fb9249362d38de5191ea0bf8bb1922}{02091}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02092}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga12132da4a7f5c62f32cd9d91b1c99495}{02092}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_USART2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02093}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2a18798b0e216c3ccc3caa76e741a689}{02093}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02094}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac2ea0bded521d6ef463f543719ac6bc2}{02094}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02095}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga81daeac46390e57328957a5b2d020b1b}{02095}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02096}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga894dbeada170b01faef303d35de84917}{02096}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02097}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac0167c77fa1c00add900bb1cf788e68c}{02097}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02098}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga989121c3284e586d4fb14549d15dc0db}{02098}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02099}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga60947e98578d8436243e286349cbbd4c}{02099}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02100}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad50feef6d1bdd1d254d96ce2786a502b}{02100}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02101}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga619f901afe8c514f0782a0ab22465519}{02101}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02102}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga649a26c04fcad09ba3597c8829f8e9eb}{02102}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_UART8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02103}02103 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02104}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}{02104}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02105}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf380a14a537b7a6e1c0e20fea72d65aa}{02105}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02106}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6d1fd6d4f7375b4abf93bd2ec4948d1d}{02106}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02107}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaac91e3596950c8d33760debce6b0e416}{02107}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02108}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3dd5073cae99e103545801e21f6e25fb}{02108}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02109}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga65016901a197f433425aca0a206b0c77}{02109}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02110}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga505a2a0607d8b7993e365d169aa9b53a}{02110}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02111}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga329e7011f85631cd41cfaa2dc7467934}{02111}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02112}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga7f7d650bc39949c0612a553fecd46fa7}{02112}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02113}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5f05fa1cd35c33e8c10ee13eca75e304}{02113}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02114}02114 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02115}02115 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02116}02116 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02117}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga4fff9b3416d2940cac20962e6d5655ec}{02117}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_SPI2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02118}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf53bea66d100b5039d4db0140a9948bf}{02118}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02119}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga3ad038000c76cee2e7ca00d56ba64c17}{02119}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_USART2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02120}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaa395d9d235caf02cac62e5dfb1d0c957}{02120}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02121}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gad07183bab161bd0524036c2dcce2ab9c}{02121}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02122}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6425e05b7e3d30a060b075575740a9bb}{02122}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02123}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}{02123}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02124}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga46fe2d4331320cfe49b751b5488fc0cd}{02124}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02125}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6bd3af59e8a11e3321a41bc29ba51f18}{02125}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02126}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaa4222e958047e126f69e2ee362196a16}{02126}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02127}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gab24893ba4a827492272e611d2756d928}{02127}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02128}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaee0e23b484918cc87d4f7f902b737dae}{02128}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02129}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga10a9bf8a3752536b50ebda7a812b63f6}{02129}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_UART8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02130}02130 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02131}02131 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02132}02132 \textcolor{preprocessor}{    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02133}02133 \textcolor{preprocessor}{    defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02134}02134 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_RTCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02135}02135 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_RTCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02136}02136 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02137}02137 \textcolor{comment}{          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02138}02138 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02139}02139 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02140}02140 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02141}02141 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02142}02142 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CLK\_SLEEP\_ENABLE() (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_SPDIFRXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02143}02143 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_I2C4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02144}02144 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02145}02145 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB1LPENR |= (RCC\_APB1LPENR\_CECLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02146}02146 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02147}02147 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_SPDIFRXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02148}02148 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_I2C4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02149}02149 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02150}02150 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB1LPENR \&= \string~(RCC\_APB1LPENR\_CECLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02151}02151 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02152}02152 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02159}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}{02159}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02160}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0b7b3e090b53ddcf951239d450c5d23e}{02160}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02161}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga454514918be60a95069da332eb212712}{02161}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_USART1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02162}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga47fc15bdbf943a0b7164d888f1811184}{02162}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_USART6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02163}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga37931819af9a7b1a05385e0ae6c984b6}{02163}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_ADC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02164}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gafbb316ea37b8d92f7260c2bba7e47e3a}{02164}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02165}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga0063ad56c493dee710421f620332db05}{02165}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02166}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga864140e8659290a56eea3230bbb2ecc2}{02166}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02167}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}{02167}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02168}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf66efe83b28ede4592f8bc8c4e10b8d3}{02168}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02169}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga8fb59f888889fc998d1f7e64e370c9d1}{02169}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM9LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02170}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gac1215603b81a7d52b7225ec8f628e51d}{02170}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02171}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2d808a429ceb72c79908770e79ff3cfa}{02171}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_TIM11LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02172}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf0183ac6107344a8dcc43e1ab795644b}{02172}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02173}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaeb86a4570fd6d66626d25d45b7e9d86e}{02173}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02174}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga367f58b538b321e6b931b0157e116873}{02174}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SAI2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02175}02175 \textcolor{preprocessor}{\#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02176}02176 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_LTDCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02177}02177 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02178}02178 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02179}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}{02179}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02180}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga95ea11d39c41c23f619668ce078d4d8d}{02180}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02181}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}{02181}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_USART1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02182}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga7df7a1b0a2e5d8b9318cf68de7665b3b}{02182}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_USART6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02183}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga9534ddc24145ef6335d76b35632b7fe2}{02183}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_ADC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02184}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2ab85836860965c7c7292e9e5f930faf}{02184}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02185}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga05450a8b04c1d2cdd122af78eeaad99a}{02185}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02186}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gabe72608d1927f58cffdec6c56c51f002}{02186}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02187}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}{02187}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02188}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga6953cffe3f6f2c92414df6c3ff07bb95}{02188}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02189}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga531cefe824de1fa7461b34030d30d75f}{02189}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM9LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02190}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga884747bf8ec12a16a37c512c6979fb4d}{02190}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02191}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_gaf9c48fd8cd99db0e44d5427afe10c383}{02191}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_TIM11LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02192}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga282b97b01275b2926059e1a9469c3aef}{02192}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02193}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga443ab84b0451a65d63416c0b8750a238}{02193}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02194}\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable_ga5e39d751b1846122c50ff1058f93737c}{02194}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SAI2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02195}02195 \textcolor{preprocessor}{\#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)|| defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02196}02196 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_LTDCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02197}02197 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02198}02198 \textcolor{preprocessor}{\#if defined (STM32F769xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02199}02199 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_ENABLE()     (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_DSILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02200}02200 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_DISABLE()    (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_DSILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02201}02201 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F769xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02202}02202 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02203}02203 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_ENABLE()   (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_DFSDM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02204}02204 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIO\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_MDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02205}02205 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_DISABLE()  (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_DFSDM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02206}02206 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIO\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_MDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02207}02207 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02208}02208 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02209}02209 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02210}02210 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CLK\_SLEEP\_ENABLE()  (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02211}02211 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CLK\_SLEEP\_DISABLE() (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02212}02212 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02213}02213 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02214}02214 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02215}02215 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02216}02216 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02217}02217 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_ENABLE()    (RCC-\/>APB2LPENR |= (RCC\_APB2LPENR\_SPI6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02218}02218 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_DISABLE()   (RCC-\/>APB2LPENR \&= \string~(RCC\_APB2LPENR\_SPI6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02219}02219 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02239}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga968fb378568454a2913e11a238131ae4}{02239}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_FLITFLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02240}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaefc08586153c9d0366dfdf1e93f2c5b7}{02240}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_ENABLED()        ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_AXILPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02241}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga2efc49cf2ff318aa9ce6300b77b01a6c}{02241}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_SRAM1LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02242}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga39511ffeafa47299604652cb2603e519}{02242}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_SRAM2LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02243}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga65777dbcb6c89e0cc94790283c904915}{02243}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_BKPSRAMLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02244}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga027c46509182e700d0dd1251ad22c3b9}{02244}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_ENABLED()       ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_DTCMLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02245}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaffd54b2e17f88a7dbf9f3d30c728d8f1}{02245}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED()       ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_DMA2LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02246}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga8d69e2d620f4a3ec7123068d5bf4bc53}{02246}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_ENABLED() ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_OTGHSLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02247}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga279241e2312097f8ca4030331cbc45aa}{02247}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED() ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_OTGHSULPILPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02248}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gabfca340e2266b35f9eb8bda9f24fb272}{02248}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOALPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02249}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gae5f9c8d570ca5ce52bd3d1766ad96265}{02249}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOBLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02250}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga91d9bb261e4eb51ae5c83276ca94ba9e}{02250}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOCLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02251}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga9be4e7cb3610f3242eedb2c38f05cafe}{02251}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIODLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02252}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaaaf7c0b082ec2d976c4ac33c4f1fd461}{02252}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOELPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02253}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gab2fca3cfeeeb50539e2c5702cff4d719}{02253}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOFLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02254}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga6696a0a055bb4707b05e237c8a10334b}{02254}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOGLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02255}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gac60e430f28a40aecfc376ad9c00e94f5}{02255}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOHLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02256}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga9342ae94bf90d2c966e75214755c2a20}{02256}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOILPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02257}02257 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02258}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga06858d9e8310f1d9d2763472d37e9d9c}{02258}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_FLITFLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02259}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gacf8d2f4a34aa0308700e92acc535e992}{02259}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_DISABLED()       ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_AXILPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02260}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga80892166d5a107df14d2420859bbd4e0}{02260}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_SRAM1LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02261}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga78941ee33c71aa732c6e865048574d37}{02261}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_SRAM2LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02262}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gabdd24f8df73719bdebf692b490e57cd3}{02262}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_BKPSRAMLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02263}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga96f30a32ec59f6043743e8cf692ec0e9}{02263}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_DISABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_DTCMLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02264}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaef7e3ef7b34fec8e351c0d35a0c0b914}{02264}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_DMA2LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02265}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gafbf2bdc7f1694ec4d193c0a3d729dd3c}{02265}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_OTGHSLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02266}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga5a248f5fa1b10b3bae1f840395d52812}{02266}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_OTGHSULPILPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02267}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gafb90a4c788e0b1e1dee61e462ada7f17}{02267}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOALPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02268}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga2eac033c5d40d9e6eda85985322ece6f}{02268}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOBLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02269}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga4dd6a13690da372d5ea52476d0f972c8}{02269}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOCLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02270}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gafdc54fb0d223358257ea5c9f2d9c2db6}{02270}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIODLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02271}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaf8ff1048471b8b380eed743946d73b73}{02271}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOELPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02272}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gac1d248974d2d16be159c52beb41bb648}{02272}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOFLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02273}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga965ed6d910633d0f9006e287f96bbc68}{02273}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOGLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02274}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gae53e66bfd35d315af80f7d33a811de7c}{02274}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOHLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02275}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaa36c8ec6073b3e4c1f6ddf5c21bd66da}{02275}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOILPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02276}02276 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02277}02277 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02278}02278 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02279}02279 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02280}02280 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_DMA2DLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02281}02281 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_SLEEP\_ENABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETHMACLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02282}02282 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_SLEEP\_ENABLED()   ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETHMACTXLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02283}02283 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_SLEEP\_ENABLED()   ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETHMACRXLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02284}02284 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETHMACPTPLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02285}02285 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOJLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02286}02286 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_SLEEP\_ENABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOKLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02287}02287 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02288}02288 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_DMA2DLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02289}02289 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_SLEEP\_DISABLED()    ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETHMACLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02290}02290 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_SLEEP\_DISABLED()  ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETHMACTXLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02291}02291 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_SLEEP\_DISABLED()  ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETHMACRXLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02292}02292 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETHMACPTPLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02293}02293 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOJLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02294}02294 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_GPIOKLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02295}02295 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02296}02296 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02303}02303 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02304}02304 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02305}02305 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02306}02306 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED()        ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_DCMILPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02307}02307 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_DISABLED()       ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_DCMILPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02308}02308 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02309}02309 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02310}02310 \textcolor{preprocessor}{\#if defined(STM32F767xx) || defined(STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02311}02311 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_IS\_CLK\_SLEEP\_ENABLED()        ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_JPEGLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02312}02312 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPEG\_IS\_CLK\_SLEEP\_DISABLED()       ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_JPEGLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02313}02313 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02314}02314 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02315}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga536dc31ed0e24ad8b82f5b8c2a920b42}{02315}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED()         ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_RNGLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02316}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gac7b5c1c60774ca2af36591d897eb352b}{02316}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED()        ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_RNGLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02317}02317 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02318}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gae909235d04d1d7f80c39ce1f1f7c1ca9}{02318}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_OTGFSLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02319}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga024f17028026c6c954378beeb1deca10}{02319}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_OTGFSLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02320}02320 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02321}02321 \textcolor{preprocessor}{\#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02322}02322 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_IS\_CLK\_SLEEP\_ENABLED()        ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_CRYPLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02323}02323 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_SLEEP\_ENABLED()        ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_HASHLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02324}02324 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02325}02325 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_IS\_CLK\_SLEEP\_DISABLED()       ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_CRYPLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02326}02326 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_SLEEP\_DISABLED()       ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_HASHLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02327}02327 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F756xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02328}02328 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02329}02329 \textcolor{preprocessor}{\#if defined(STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02330}02330 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED()        ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_AESLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02331}02331 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_DISABLED()       ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_AESLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02332}02332 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F732xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02333}02333 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02340}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga48c04810c9a18c1a80f14361b3c421c6}{02340}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>AHB3LPENR \& (RCC\_AHB3LPENR\_FMCLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02341}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gab0219202590eeb28176221cfdfdb0a36}{02341}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>AHB3LPENR \& (RCC\_AHB3LPENR\_FMCLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02342}02342 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02343}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga6045813cfc84282f250adc5fbc24e394}{02343}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>AHB3LPENR \& (RCC\_AHB3LPENR\_QSPILPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02344}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga54b93ecc117368deda75a46dd019df49}{02344}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>AHB3LPENR \& (RCC\_AHB3LPENR\_QSPILPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02345}02345 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02352}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaf38181befdeecf6a61c03885d3645bf1}{02352}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM2LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02353}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gabe8c0a343d9bb288dae09aadbab028a6}{02353}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM3LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02354}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga57a6fc55a53a8c9d8cc0303ec5d7177e}{02354}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM4LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02355}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaa32ba6dea54de9af4f8f9eaadbd90df8}{02355}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM5LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02356}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga8d5d8a349946a4c0698d754ee107c3cf}{02356}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM6LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02357}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gab1c825aefb8ae4ab199150ce061e7a8e}{02357}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM7LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02358}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gac4317d5e98fb245f87ecea642732c7fd}{02358}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_ENABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM12LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02359}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga800d326a63101506b52340cc38990f8c}{02359}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_ENABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM13LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02360}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaa280dfb85ebcc1d58d93cb9ced93a86f}{02360}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_ENABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM14LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02361}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaffbc4ed076ab667f6d48b734a8d2220e}{02361}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_LPTIM1LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02362}02362 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02363}02363 \textcolor{preprocessor}{    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02364}02364 \textcolor{preprocessor}{    defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02365}02365 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_IS\_CLK\_SLEEP\_ENABLED()     ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_RTCLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02366}02366 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02367}02367 \textcolor{comment}{          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02368}02368 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02369}02369 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_CAN3LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02370}02370 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02371}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gad6ee3d390b2b2748575725f5b0c42cfc}{02371}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_SPI2LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02372}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga817817bac995cdace960abeeea6a26b6}{02372}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_SPI3LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02373}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga91dc6d0fdf5c1c70158336df3bf5e097}{02373}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_USART2LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02374}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga998cffc84c7d5866a7e4cfae1f764327}{02374}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_USART3LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02375}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga5504a1aef7fbc81176238cc55e180e61}{02375}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_UART4LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02376}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga02d346b69a45b942d0e7eeb5e31d597b}{02376}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_UART5LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02377}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga39a3efabea0fb3cffae7be7726dd668e}{02377}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_I2C1LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02378}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaffe9902aa539eca59920b6b165bd1c71}{02378}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_I2C2LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02379}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaae09cbe8d45bdf89178a4adfed223f4b}{02379}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_I2C3LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02380}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga505f485ab0cbc82525211be50fc4b9af}{02380}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_CAN1LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02381}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gad97aab0cffdef7edd52e48e0e5bef9dc}{02381}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED()     ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_DACLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02382}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga50fe316bea792eb1ae49c13445496193}{02382}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_ENABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_UART7LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02383}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga2ae6d306df3dcdc37c26446506f948c2}{02383}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_ENABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_UART8LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02384}02384 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02385}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga0a89c97a19d5057d710e475ff24b71ec}{02385}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM2LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02386}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gade73c47dc34e5841b826a0e641220801}{02386}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM3LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02387}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaa138ce5c7fcfcfd42726b03e7de02c41}{02387}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM4LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02388}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaae1f723dc4b64657e58112c53514e8bc}{02388}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM5LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02389}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaafa07cf3cfeac5be4071e52201dfcc7d}{02389}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM6LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02390}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga64c55482f4bb2cdb236796b18c28d786}{02390}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM7LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02391}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga5cc99570c53f54e236d951d4e00525ee}{02391}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_DISABLED()  ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM12LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02392}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gab81e27646b973bb95acac933c79c4522}{02392}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_DISABLED()  ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM13LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02393}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gad93c4faee8e545c41c29bdf53aa866a6}{02393}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_DISABLED()  ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_TIM14LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02394}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga4b5d0c823a0efc995389abaa7e8bef4a}{02394}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_LPTIM1LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02395}02395 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02396}02396 \textcolor{preprocessor}{    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02397}02397 \textcolor{preprocessor}{    defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02398}02398 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_IS\_CLK\_SLEEP\_DISABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_RTCLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02399}02399 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02400}02400 \textcolor{comment}{          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02401}02401 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02402}02402 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN3\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_CAN3LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02403}02403 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02404}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga38ba0cbb661739ca615881f2ecfcd1c4}{02404}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_SPI2LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02405}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga1cb97681bfd048c5adda494d33b18392}{02405}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_SPI3LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02406}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gad83f4e02928278fc0d9373020a82f4e0}{02406}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_USART2LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02407}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gad5c5c2cf7612ea68ae679de26f0bc26e}{02407}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_USART3LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02408}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaf8226e0579e9204a426d86d21e6c1ee0}{02408}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED()  ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_UART4LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02409}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gab5d9590d92d52ff1aaa141bc565c6f84}{02409}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED()  ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_UART5LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02410}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga133208873edc0be1774bf4f3c224a2ac}{02410}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_I2C1LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02411}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga901cecc03cce495d9f01a7228a3bce1c}{02411}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_I2C2LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02412}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga06401c2fc03285cb8a484569d0ec2f3a}{02412}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_I2C3LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02413}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaeee7db1bdbc5961b955b9530a15e0545}{02413}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_CAN1LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02414}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga12790e0adb572f2cd2c1b643906aa377}{02414}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_DISABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_DACLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02415}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga0b97aa0da40ed7519b3ddeb8267cccd8}{02415}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_DISABLED()  ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_UART7LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02416}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaf2de27f622cf9f740a925dcf1b533bdd}{02416}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_DISABLED()  ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_UART8LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02417}02417 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02418}02418 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02419}02419 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02420}02420 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02421}02421 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_SLEEP\_ENABLED() ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_SPDIFRXLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02422}02422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_I2C4LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02423}02423 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_CAN2LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02424}02424 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_IS\_CLK\_SLEEP\_ENABLED()     ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_CECLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02425}02425 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02426}02426 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_SLEEP\_DISABLED()((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_SPDIFRXLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02427}02427 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_I2C4LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02428}02428 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_CAN2LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02429}02429 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_IS\_CLK\_SLEEP\_DISABLED()    ((RCC-\/>APB1LPENR \& (RCC\_APB1LPENR\_CECLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02430}02430 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02431}02431 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02438}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga0b265851c7557da6b372ff462819caa9}{02438}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM1LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02439}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga9a9f2ce9884285efd81f5fa66242cc9f}{02439}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM8LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02440}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga1059a391a514543547809a524b4cdf0d}{02440}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_USART1LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02441}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga7699273dbae6749ce8debf9971c72ffc}{02441}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_USART6LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02442}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaf477ab254684bdedec1dd28ddd7585ed}{02442}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_ADC1LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02443}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga095fae973278057aca5c989eb325ac61}{02443}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_ADC2LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02444}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gadbde7fb4a644ed42f33f415902711d6b}{02444}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_ADC3LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02445}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga8669fae9cd9180844501db82f72f3b4f}{02445}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SDMMC1LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02446}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga2db4e1edb831584a39e791c16edfea28}{02446}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI1LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02447}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga56ffeb3ac3595705bd1e8be895242943}{02447}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI4LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02448}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga255709a840c9a7e6f894df4f40ee6e64}{02448}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM9LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02449}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga420cca0cf8e74d769361540b398154ea}{02449}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_ENABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM10LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02450}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga4eb8d9a7dcfdba9b830f54c0f19c87c4}{02450}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_ENABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM11LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02451}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga25d02f053a40bef81c45562486cbaf8d}{02451}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI5LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02452}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga9104ce5c4edc990dbea591e10e221d76}{02452}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SAI1LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02453}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga00caa3045e1ac7a34706a44ba4a1c65b}{02453}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SAI2LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02454}02454 \textcolor{preprocessor}{\#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02455}02455 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_LTDCLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02456}02456 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02457}02457 \textcolor{preprocessor}{\#if defined (STM32F769xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02458}02458 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_SLEEP\_ENABLED()     ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_DSILPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02459}02459 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F769xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02460}02460 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02461}02461 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02462}02462 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SDMMC2LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02463}02463 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02464}02464 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02465}02465 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_ENABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_DFSDM1LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02466}02466 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIO\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_MDIOLPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02467}02467 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02468}02468 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02469}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga78a957797ebffd3e539bb4c833c29a3d}{02469}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM1LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02470}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga605970ce7bf7802eba14e5edf27973f6}{02470}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM8LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02471}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga2123ed8a27c8cf060899c1e7a923b8c8}{02471}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_USART1LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02472}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga3fe070ff84207cc0827889954947815d}{02472}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_USART6LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02473}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga5b3baade56bc0603ac5b3ae3bf3b7da9}{02473}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_ADC1LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02474}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gac440620a8ec2cbeb45fc57ff74901d4f}{02474}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_ADC2LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02475}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga443125428852ea38a7e59eabd07b9b6b}{02475}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_ADC3LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02476}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga8b41f06ce1b40fd1e0481be7e364e6f6}{02476}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SDMMC1LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02477}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gab9a82b96c7950398956ee6f58c3d5dda}{02477}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI1LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02478}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gafaac663897775c9d6c6ed2f8dadafcf8}{02478}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI4LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02479}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga8b043bd22bd1c6aa4617d37e5565f8c6}{02479}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM9LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02480}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga6fe0d52321bc2c97d649ddcc335bffc4}{02480}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_DISABLED()  ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM10LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02481}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gabf2f10634fa4a6a8b4957e46611d2824}{02481}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_DISABLED()  ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM11LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02482}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga87122c894f691156d000537b3e963e5d}{02482}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI5LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02483}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga260939535e89c796b23f9c79a23967e6}{02483}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SAI1LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02484}\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga22103da2b2c092a0be896cce875d5da7}{02484}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SAI2LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02485}02485 \textcolor{preprocessor}{\#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02486}02486 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_LTDCLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02487}02487 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02488}02488 \textcolor{preprocessor}{\#if defined (STM32F769xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02489}02489 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_SLEEP\_DISABLED()     ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_DSILPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02490}02490 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F769xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02491}02491 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02492}02492 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02493}02493 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_SLEEP\_DISABLED()  ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SDMMC2LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02494}02494 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02495}02495 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02496}02496 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_DFSDM1LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02497}02497 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIO\_IS\_CLK\_SLEEP\_DISABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_MDIOLPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02498}02498 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02499}02499 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02500}02500 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02501}02501 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02502}02502 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02503}02503 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_IS\_CLK\_SLEEP\_ENABLED()    ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI6LPEN)) != RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02504}02504 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_IS\_CLK\_SLEEP\_DISABLED()   ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI6LPEN)) == RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02505}02505 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02510}02510 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ PLL Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02511}02511 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02541}02541 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_CONFIG(\_\_RCC\_PLLSource\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLP\_\_, \_\_PLLQ\_\_,\_\_PLLR\_\_)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02542}02542 \textcolor{preprocessor}{                            (RCC-\/>PLLCFGR = ((\_\_RCC\_PLLSource\_\_) | (\_\_PLLM\_\_)                   | \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02543}02543 \textcolor{preprocessor}{                            ((\_\_PLLN\_\_) << RCC\_PLLCFGR\_PLLN\_Pos)                      | \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02544}02544 \textcolor{preprocessor}{                            ((((\_\_PLLP\_\_) >> 1) -\/1) << RCC\_PLLCFGR\_PLLP\_Pos)          | \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02545}02545 \textcolor{preprocessor}{                            ((\_\_PLLQ\_\_) << RCC\_PLLCFGR\_PLLQ\_Pos)                      | \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02546}02546 \textcolor{preprocessor}{                            ((\_\_PLLR\_\_) << RCC\_PLLCFGR\_PLLR\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02547}02547 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02575}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga56d9ad48b28e7aa4ad3aadca5b4fd431}{02575}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_CONFIG(\_\_RCC\_PLLSource\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLP\_\_, \_\_PLLQ\_\_)     \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02576}02576 \textcolor{preprocessor}{                            (RCC-\/>PLLCFGR = (0x20000000 | (\_\_RCC\_PLLSource\_\_) | (\_\_PLLM\_\_)| \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02577}02577 \textcolor{preprocessor}{                            ((\_\_PLLN\_\_) << RCC\_PLLCFGR\_PLLN\_Pos)                          | \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02578}02578 \textcolor{preprocessor}{                            ((((\_\_PLLP\_\_) >> 1) -\/1) << RCC\_PLLCFGR\_PLLP\_Pos)              | \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02579}02579 \textcolor{preprocessor}{                            ((\_\_PLLQ\_\_) << RCC\_PLLCFGR\_PLLQ\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02580}02580 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02581}02581 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02582}02582 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02595}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga292ca7c84f192778314125ed6d7c8333}{02595}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIMCLKPRESCALER(\_\_PRESC\_\_) do \{RCC-\/>DCKCFGR1 \&= \string~(RCC\_DCKCFGR1\_TIMPRE);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02596}02596 \textcolor{preprocessor}{                                                 RCC-\/>DCKCFGR1 |= (\_\_PRESC\_\_);           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02597}02597 \textcolor{preprocessor}{                                                \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02598}02598 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02602}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga829deb86fa0bf2b9303599f25143bb83}{02602}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_ENABLE() (RCC-\/>CR |= (RCC\_CR\_PLLSAION))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02603}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8ec70b1740682f5145ac93c17eb87ce8}{02603}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_DISABLE() (RCC-\/>CR \&= \string~(RCC\_CR\_PLLSAION))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02604}02604 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02605}02605 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02619}02619 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_CONFIG(\_\_PLLSAIN\_\_, \_\_PLLSAIP\_\_, \_\_PLLSAIQ\_\_)                        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02620}02620 \textcolor{preprocessor}{                               (RCC-\/>PLLSAICFGR = ((\_\_PLLSAIN\_\_) << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02621}02621 \textcolor{preprocessor}{                               ((\_\_PLLSAIP\_\_) << RCC\_PLLSAICFGR\_PLLSAIP\_Pos)                    |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02622}02622 \textcolor{preprocessor}{                               ((\_\_PLLSAIQ\_\_) << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02623}02623 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02639}02639 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_CONFIG(\_\_PLLI2SN\_\_, \_\_PLLI2SQ\_\_, \_\_PLLI2SR\_\_)                        \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02640}02640 \textcolor{preprocessor}{                               (RCC-\/>PLLI2SCFGR = ((\_\_PLLI2SN\_\_) << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02641}02641 \textcolor{preprocessor}{                               ((\_\_PLLI2SQ\_\_) << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos)                    |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02642}02642 \textcolor{preprocessor}{                               ((\_\_PLLI2SR\_\_) << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02643}02643 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02659}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaceef24f97e3781b61c14681fb7cc7346}{02659}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_CONFIG(\_\_PLLSAIN\_\_, \_\_PLLSAIP\_\_, \_\_PLLSAIQ\_\_, \_\_PLLSAIR\_\_)              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02660}02660 \textcolor{preprocessor}{                               (RCC-\/>PLLSAICFGR = ((\_\_PLLSAIN\_\_) << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02661}02661 \textcolor{preprocessor}{                               ((\_\_PLLSAIP\_\_) << RCC\_PLLSAICFGR\_PLLSAIP\_Pos)                    |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02662}02662 \textcolor{preprocessor}{                               ((\_\_PLLSAIQ\_\_) << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos)                    |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02663}02663 \textcolor{preprocessor}{                               ((\_\_PLLSAIR\_\_) << RCC\_PLLSAICFGR\_PLLSAIR\_Pos))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02664}02664 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02682}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}{02682}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_CONFIG(\_\_PLLI2SN\_\_, \_\_PLLI2SP\_\_, \_\_PLLI2SQ\_\_, \_\_PLLI2SR\_\_)              \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02683}02683 \textcolor{preprocessor}{                               (RCC-\/>PLLI2SCFGR = ((\_\_PLLI2SN\_\_) << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02684}02684 \textcolor{preprocessor}{                               ((\_\_PLLI2SP\_\_) << RCC\_PLLI2SCFGR\_PLLI2SP\_Pos)                    |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02685}02685 \textcolor{preprocessor}{                               ((\_\_PLLI2SQ\_\_) << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos)                    |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02686}02686 \textcolor{preprocessor}{                               ((\_\_PLLI2SR\_\_) << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02687}02687 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02688}02688 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02695}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gafc7cf4dd4c7859bcefe0d46cc56426bb}{02695}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG(\_\_PLLI2SDivQ\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR1, RCC\_DCKCFGR1\_PLLI2SDIVQ, (\_\_PLLI2SDivQ\_\_)-\/1))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02696}02696 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02703}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad4fc19bc8f6c50dca02f9d0b14fc41fd}{02703}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG(\_\_PLLSAIDivQ\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR1, RCC\_DCKCFGR1\_PLLSAIDIVQ, ((\_\_PLLSAIDivQ\_\_)-\/1)<<8))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02704}02704 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02705}02705 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02706}02706 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02707}02707 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02714}02714 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVR\_CONFIG(\_\_PLLSAIDivR\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02715}02715 \textcolor{preprocessor}{                            MODIFY\_REG(RCC-\/>DCKCFGR1, RCC\_DCKCFGR1\_PLLSAIDIVR, (uint32\_t)(\_\_PLLSAIDivR\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02716}02716 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02717}02717 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02733}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga57c7909a2eb8ee312705c224607d00c6}{02733}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CONFIG(\_\_SOURCE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02734}02734 \textcolor{preprocessor}{                             MODIFY\_REG(RCC-\/>DCKCFGR1, RCC\_DCKCFGR1\_SAI1SEL, (uint32\_t)(\_\_SOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02735}02735 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02748}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9af45dae7c2f2f1c8848be68d7bded7e}{02748}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR1, RCC\_DCKCFGR1\_SAI1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02749}02749 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02765}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga18ab74d31998863f042a39d50f27c163}{02765}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CONFIG(\_\_SOURCE\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02766}02766 \textcolor{preprocessor}{                            MODIFY\_REG(RCC-\/>DCKCFGR1, RCC\_DCKCFGR1\_SAI2SEL, (uint32\_t)(\_\_SOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02767}02767 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02768}02768 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02781}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac12f70a6d677938196f8d8a64d0c743e}{02781}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SAI2\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR1, RCC\_DCKCFGR1\_SAI2SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02782}02782 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02783}02783 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02786}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8948d01638a1ff52529310a1eba70caa}{02786}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_ENABLE\_IT() (RCC-\/>CIR |= (RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02787}02787 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02790}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga90647b25667347150cdf62a0f580736e}{02790}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_DISABLE\_IT() (RCC-\/>CIR \&= \string~(RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02791}02791 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02794}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9e755ee880ecfa4142683029c601a296}{02794}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_CLEAR\_IT() (RCC-\/>CIR |= (RCC\_CIR\_PLLSAIRDYF))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02795}02795 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02799}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga478a4064faa2f2f1fa7320fe6b60b5ba}{02799}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_GET\_IT() ((RCC-\/>CIR \& (RCC\_CIR\_PLLSAIRDYIE)) == (RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02800}02800 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02804}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga573e020db1ec841ff9c9d36da2b82a6b}{02804}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLSAI\_GET\_FLAG() ((RCC-\/>CR \& (RCC\_CR\_PLLSAIRDY)) == (RCC\_CR\_PLLSAIRDY))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02805}02805 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02811}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a027bee91b86bd6c280265c43624fc6}{02811}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2SCLKSOURCE() (READ\_BIT(RCC-\/>CFGR, RCC\_CFGR\_I2SSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02812}02812 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02821}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga90e36ab9a2478f1c6066432e230845a2}{02821}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CONFIG(\_\_I2C1\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02822}02822 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_I2C1SEL, (uint32\_t)(\_\_I2C1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02823}02823 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02830}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab9372aa811e622a602d2b3657790c8e7}{02830}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_I2C1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02831}02831 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02840}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga49280a374f55802d8063a083350572ab}{02840}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CONFIG(\_\_I2C2\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02841}02841 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_I2C2SEL, (uint32\_t)(\_\_I2C2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02842}02842 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02849}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga374d6807df83720c548fdea1d86d3852}{02849}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C2\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_I2C2SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02850}02850 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02859}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2ca9240d0a7d79ca5f72b298255e73ee}{02859}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CONFIG(\_\_I2C3\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02860}02860 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_I2C3SEL, (uint32\_t)(\_\_I2C3\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02861}02861 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02868}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac1a897c77611227b305f8dde521c0d9e}{02868}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C3\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_I2C3SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02869}02869 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02878}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5ef626e39760793f37dd107f633c1404}{02878}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CONFIG(\_\_I2C4\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02879}02879 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_I2C4SEL, (uint32\_t)(\_\_I2C4\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02880}02880 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02887}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga6632a1fbc809f6f6dedde0d36cbaa3c9}{02887}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_I2C4\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_I2C4SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02888}02888 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02898}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}{02898}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CONFIG(\_\_USART1\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02899}02899 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_USART1SEL, (uint32\_t)(\_\_USART1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02900}02900 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02908}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf6ff545446befd6af48cd5108e8fbc2e}{02908}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_USART1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02909}02909 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02919}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaa413643f4a106ca54111e8ff510290ca}{02919}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CONFIG(\_\_USART2\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02920}02920 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_USART2SEL, (uint32\_t)(\_\_USART2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02921}02921 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02929}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}{02929}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART2\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_USART2SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02930}02930 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02940}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga732383844537c59f16d5882a8fa1670d}{02940}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CONFIG(\_\_USART3\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02941}02941 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_USART3SEL, (uint32\_t)(\_\_USART3\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02942}02942 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02950}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab52c0cea73126e6f71f7ea7cb9d37378}{02950}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART3\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_USART3SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02951}02951 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02961}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab9ffca069f4dfc371811e084170998c5}{02961}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CONFIG(\_\_UART4\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02962}02962 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_UART4SEL, (uint32\_t)(\_\_UART4\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02963}02963 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02971}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga91d2925bf5e1d3dad19e77d620591ae0}{02971}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_UART4\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_UART4SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02972}02972 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02982}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga3115ed733d8be4b363e3324a024479b5}{02982}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CONFIG(\_\_UART5\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02983}02983 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_UART5SEL, (uint32\_t)(\_\_UART5\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02984}02984 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02992}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8c0fc64b4ab3fbb914788d1f5731f28e}{02992}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_UART5\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_UART5SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l02993}02993 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03003}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga43e1d7400af3a191b3fc89d461799f3d}{03003}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_CONFIG(\_\_USART6\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03004}03004 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_USART6SEL, (uint32\_t)(\_\_USART6\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03005}03005 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03013}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga544fa1b282526a1e12562e35bea55d13}{03013}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_USART6\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_USART6SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03014}03014 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03024}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaccf73dcde838afb32d15e578e2097607}{03024}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CONFIG(\_\_UART7\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03025}03025 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_UART7SEL, (uint32\_t)(\_\_UART7\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03026}03026 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03034}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga50e3e434918cccde0b2a78df2c25ffed}{03034}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_UART7\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_UART7SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03035}03035 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03045}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2d9185e53c66b1b79d117988487093a2}{03045}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CONFIG(\_\_UART8\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03046}03046 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_UART8SEL, (uint32\_t)(\_\_UART8\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03047}03047 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03055}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gace745b2a77de9c74e19d6d029869fe5b}{03055}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_UART8\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_UART8SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03056}03056 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03066}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}{03066}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_LPTIM1\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03067}03067 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_LPTIM1SEL, (uint32\_t)(\_\_LPTIM1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03068}03068 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03076}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad6688c07a2a8c314df547de8caf378bb}{03076}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_LPTIM1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03077}03077 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03085}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9e0aa37c13e7e0751abf5c271ff0affb}{03085}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CONFIG(\_\_CEC\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03086}03086 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_CECSEL, (uint32\_t)(\_\_CEC\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03087}03087 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03093}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7a636a5c50887bba7270924c3eb6ef2f}{03093}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_CEC\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_CECSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03094}03094 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03102}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga24e95e53683115f1e978ad1bff021a77}{03102}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLK48\_CONFIG(\_\_CLK48\_SOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03103}03103 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_CK48MSEL, (uint32\_t)(\_\_CLK48\_SOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03104}03104 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03110}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9b3a77cb4bb659160407d3dcf96b6915}{03110}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_CLK48\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_CK48MSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03111}03111 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03119}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab0f67736ba0c44c47e38b83ceedd3c17}{03119}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CONFIG(\_\_SDMMC1\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03120}03120 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_SDMMC1SEL, (uint32\_t)(\_\_SDMMC1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03121}03121 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03127}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaec0b9b20a99feaf35a2b072485b82b83}{03127}} \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_SDMMC1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03128}03128 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03129}03129 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03130}03130 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03137}03137 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CONFIG(\_\_SDMMC2\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03138}03138 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_SDMMC2SEL, (uint32\_t)(\_\_SDMMC2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03139}03139 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03145}03145 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SDMMC2\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_SDMMC2SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03146}03146 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx  || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03147}03147 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03148}03148 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03155}03155 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CONFIG(\_\_DFSDM1\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03156}03156 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR1, RCC\_DCKCFGR1\_DFSDM1SEL, (uint32\_t)(\_\_DFSDM1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03157}03157 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03163}03163 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR1, RCC\_DCKCFGR1\_DFSDM1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03164}03164 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03171}03171 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1AUDIO\_CONFIG(\_\_DFSDM1AUDIO\_CLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03172}03172 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>DCKCFGR1, RCC\_DCKCFGR1\_ADFSDM1SEL, (uint32\_t)(\_\_DFSDM1AUDIO\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03173}03173 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03179}03179 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DFSDM1AUDIO\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR1, RCC\_DCKCFGR1\_ADFSDM1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03180}03180 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03181}03181 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03182}03182 \textcolor{preprocessor}{\#if defined (STM32F769xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03189}03189 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CONFIG(\_\_DSI\_CLKSOURCE\_\_) (MODIFY\_REG(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_DSISEL, (uint32\_t)(\_\_DSI\_CLKSOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03190}03190 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03196}03196 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_DSI\_SOURCE() (READ\_BIT(RCC-\/>DCKCFGR2, RCC\_DCKCFGR2\_DSISEL))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03197}03197 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F769xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03202}03202 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03206}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{03206}} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}  *PeriphClkInit);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03207}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{03207}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}  *PeriphClkInit);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03208}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{03208}} uint32\_t \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t PeriphClk);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03209}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab38471af14446e69ac3e299b2e76fd30}{03209}} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab38471af14446e69ac3e299b2e76fd30}{HAL\_RCCEx\_EnablePLLI2S}}(\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{RCC\_PLLI2SInitTypeDef}}  *PLLI2SInit);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03210}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafd47e0656151bd2ea5b23e8d25a7cf98}{03210}} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafd47e0656151bd2ea5b23e8d25a7cf98}{HAL\_RCCEx\_DisablePLLI2S}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03211}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga1a6563391373a8a2fab5e09dc1ef9209}{03211}} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga1a6563391373a8a2fab5e09dc1ef9209}{HAL\_RCCEx\_EnablePLLSAI}}(\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def}{RCC\_PLLSAIInitTypeDef}}  *PLLSAIInit);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03212}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gad1182235efd169df7de0a0e09cd3766d}{03212}} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gad1182235efd169df7de0a0e09cd3766d}{HAL\_RCCEx\_DisablePLLSAI}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03216}03216 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03223}03223 \textcolor{preprocessor}{\#if defined(STM32F756xx) || defined(STM32F746xx) || defined(STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03224}03224 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03225}03225 \textcolor{preprocessor}{               ((((SELECTION) \& RCC\_PERIPHCLK\_I2S)         == RCC\_PERIPHCLK\_I2S)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03226}03226 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_LTDC)        == RCC\_PERIPHCLK\_LTDC)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03227}03227 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_TIM)         == RCC\_PERIPHCLK\_TIM)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03228}03228 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART1)      == RCC\_PERIPHCLK\_USART1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03229}03229 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART2)      == RCC\_PERIPHCLK\_USART2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03230}03230 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART3)      == RCC\_PERIPHCLK\_USART3)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03231}03231 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART4)       == RCC\_PERIPHCLK\_UART4)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03232}03232 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART5)       == RCC\_PERIPHCLK\_UART5)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03233}03233 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART6)      == RCC\_PERIPHCLK\_USART6)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03234}03234 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART7)       == RCC\_PERIPHCLK\_UART7)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03235}03235 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART8)       == RCC\_PERIPHCLK\_UART8)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03236}03236 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C1)        == RCC\_PERIPHCLK\_I2C1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03237}03237 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C2)        == RCC\_PERIPHCLK\_I2C2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03238}03238 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C3)        == RCC\_PERIPHCLK\_I2C3)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03239}03239 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C4)        == RCC\_PERIPHCLK\_I2C4)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03240}03240 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_LPTIM1)      == RCC\_PERIPHCLK\_LPTIM1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03241}03241 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SAI1)        == RCC\_PERIPHCLK\_SAI1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03242}03242 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SAI2)        == RCC\_PERIPHCLK\_SAI2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03243}03243 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_CLK48)       == RCC\_PERIPHCLK\_CLK48)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03244}03244 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_CEC)         == RCC\_PERIPHCLK\_CEC)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03245}03245 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SDMMC1)      == RCC\_PERIPHCLK\_SDMMC1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03246}03246 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SPDIFRX)     == RCC\_PERIPHCLK\_SPDIFRX) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03247}03247 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_RTC)         == RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03248}03248 \textcolor{preprocessor}{\#elif defined(STM32F745xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03249}03249 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03250}03250 \textcolor{preprocessor}{               ((((SELECTION) \& RCC\_PERIPHCLK\_I2S)         == RCC\_PERIPHCLK\_I2S)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03251}03251 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_TIM)         == RCC\_PERIPHCLK\_TIM)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03252}03252 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART1)      == RCC\_PERIPHCLK\_USART1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03253}03253 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART2)      == RCC\_PERIPHCLK\_USART2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03254}03254 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART3)      == RCC\_PERIPHCLK\_USART3)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03255}03255 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART4)       == RCC\_PERIPHCLK\_UART4)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03256}03256 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART5)       == RCC\_PERIPHCLK\_UART5)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03257}03257 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART6)      == RCC\_PERIPHCLK\_USART6)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03258}03258 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART7)       == RCC\_PERIPHCLK\_UART7)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03259}03259 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART8)       == RCC\_PERIPHCLK\_UART8)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03260}03260 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C1)        == RCC\_PERIPHCLK\_I2C1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03261}03261 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C2)        == RCC\_PERIPHCLK\_I2C2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03262}03262 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C3)        == RCC\_PERIPHCLK\_I2C3)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03263}03263 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C4)        == RCC\_PERIPHCLK\_I2C4)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03264}03264 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_LPTIM1)      == RCC\_PERIPHCLK\_LPTIM1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03265}03265 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SAI1)        == RCC\_PERIPHCLK\_SAI1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03266}03266 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SAI2)        == RCC\_PERIPHCLK\_SAI2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03267}03267 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_CLK48)       == RCC\_PERIPHCLK\_CLK48)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03268}03268 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_CEC)         == RCC\_PERIPHCLK\_CEC)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03269}03269 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SDMMC1)      == RCC\_PERIPHCLK\_SDMMC1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03270}03270 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SPDIFRX)     == RCC\_PERIPHCLK\_SPDIFRX) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03271}03271 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_RTC)         == RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03272}03272 \textcolor{preprocessor}{\#elif defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03273}03273 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03274}03274 \textcolor{preprocessor}{               ((((SELECTION) \& RCC\_PERIPHCLK\_I2S)         == RCC\_PERIPHCLK\_I2S)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03275}03275 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_LTDC)        == RCC\_PERIPHCLK\_LTDC)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03276}03276 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_TIM)         == RCC\_PERIPHCLK\_TIM)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03277}03277 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART1)      == RCC\_PERIPHCLK\_USART1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03278}03278 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART2)      == RCC\_PERIPHCLK\_USART2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03279}03279 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART3)      == RCC\_PERIPHCLK\_USART3)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03280}03280 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART4)       == RCC\_PERIPHCLK\_UART4)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03281}03281 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART5)       == RCC\_PERIPHCLK\_UART5)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03282}03282 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART6)      == RCC\_PERIPHCLK\_USART6)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03283}03283 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART7)       == RCC\_PERIPHCLK\_UART7)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03284}03284 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART8)       == RCC\_PERIPHCLK\_UART8)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03285}03285 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C1)        == RCC\_PERIPHCLK\_I2C1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03286}03286 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C2)        == RCC\_PERIPHCLK\_I2C2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03287}03287 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C3)        == RCC\_PERIPHCLK\_I2C3)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03288}03288 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C4)        == RCC\_PERIPHCLK\_I2C4)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03289}03289 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_LPTIM1)      == RCC\_PERIPHCLK\_LPTIM1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03290}03290 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SAI1)        == RCC\_PERIPHCLK\_SAI1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03291}03291 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SAI2)        == RCC\_PERIPHCLK\_SAI2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03292}03292 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_CLK48)       == RCC\_PERIPHCLK\_CLK48)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03293}03293 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_CEC)         == RCC\_PERIPHCLK\_CEC)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03294}03294 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SDMMC1)      == RCC\_PERIPHCLK\_SDMMC1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03295}03295 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SDMMC2)      == RCC\_PERIPHCLK\_SDMMC2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03296}03296 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_DFSDM1)       == RCC\_PERIPHCLK\_DFSDM1)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03297}03297 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_DFSDM1\_AUDIO) == RCC\_PERIPHCLK\_DFSDM1\_AUDIO) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03298}03298 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SPDIFRX)     == RCC\_PERIPHCLK\_SPDIFRX) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03299}03299 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_RTC)         == RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03300}03300 \textcolor{preprocessor}{\#elif defined (STM32F765xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03301}03301 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03302}03302 \textcolor{preprocessor}{               ((((SELECTION) \& RCC\_PERIPHCLK\_I2S)         == RCC\_PERIPHCLK\_I2S)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03303}03303 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_TIM)         == RCC\_PERIPHCLK\_TIM)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03304}03304 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART1)      == RCC\_PERIPHCLK\_USART1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03305}03305 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART2)      == RCC\_PERIPHCLK\_USART2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03306}03306 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART3)      == RCC\_PERIPHCLK\_USART3)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03307}03307 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART4)       == RCC\_PERIPHCLK\_UART4)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03308}03308 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART5)       == RCC\_PERIPHCLK\_UART5)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03309}03309 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART6)      == RCC\_PERIPHCLK\_USART6)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03310}03310 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART7)       == RCC\_PERIPHCLK\_UART7)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03311}03311 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART8)       == RCC\_PERIPHCLK\_UART8)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03312}03312 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C1)        == RCC\_PERIPHCLK\_I2C1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03313}03313 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C2)        == RCC\_PERIPHCLK\_I2C2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03314}03314 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C3)        == RCC\_PERIPHCLK\_I2C3)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03315}03315 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C4)        == RCC\_PERIPHCLK\_I2C4)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03316}03316 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_LPTIM1)      == RCC\_PERIPHCLK\_LPTIM1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03317}03317 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SAI1)        == RCC\_PERIPHCLK\_SAI1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03318}03318 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SAI2)        == RCC\_PERIPHCLK\_SAI2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03319}03319 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_CLK48)       == RCC\_PERIPHCLK\_CLK48)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03320}03320 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_CEC)         == RCC\_PERIPHCLK\_CEC)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03321}03321 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SDMMC1)      == RCC\_PERIPHCLK\_SDMMC1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03322}03322 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SDMMC2)      == RCC\_PERIPHCLK\_SDMMC2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03323}03323 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_DFSDM1)       == RCC\_PERIPHCLK\_DFSDM1)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03324}03324 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_DFSDM1\_AUDIO) == RCC\_PERIPHCLK\_DFSDM1\_AUDIO) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03325}03325 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SPDIFRX)     == RCC\_PERIPHCLK\_SPDIFRX) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03326}03326 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_RTC)         == RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03327}03327 \textcolor{preprocessor}{\#elif defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03328}03328 \textcolor{preprocessor}{\#define IS\_RCC\_PERIPHCLOCK(SELECTION)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03329}03329 \textcolor{preprocessor}{               ((((SELECTION) \& RCC\_PERIPHCLK\_I2S)         == RCC\_PERIPHCLK\_I2S)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03330}03330 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_TIM)         == RCC\_PERIPHCLK\_TIM)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03331}03331 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART1)      == RCC\_PERIPHCLK\_USART1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03332}03332 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART2)      == RCC\_PERIPHCLK\_USART2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03333}03333 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART3)      == RCC\_PERIPHCLK\_USART3)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03334}03334 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART4)       == RCC\_PERIPHCLK\_UART4)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03335}03335 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART5)       == RCC\_PERIPHCLK\_UART5)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03336}03336 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_USART6)      == RCC\_PERIPHCLK\_USART6)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03337}03337 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART7)       == RCC\_PERIPHCLK\_UART7)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03338}03338 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_UART8)       == RCC\_PERIPHCLK\_UART8)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03339}03339 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C1)        == RCC\_PERIPHCLK\_I2C1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03340}03340 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C2)        == RCC\_PERIPHCLK\_I2C2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03341}03341 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_I2C3)        == RCC\_PERIPHCLK\_I2C3)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03342}03342 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_LPTIM1)      == RCC\_PERIPHCLK\_LPTIM1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03343}03343 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SAI1)        == RCC\_PERIPHCLK\_SAI1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03344}03344 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SAI2)        == RCC\_PERIPHCLK\_SAI2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03345}03345 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_CLK48)       == RCC\_PERIPHCLK\_CLK48)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03346}03346 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SDMMC1)      == RCC\_PERIPHCLK\_SDMMC1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03347}03347 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_SDMMC2)      == RCC\_PERIPHCLK\_SDMMC2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03348}03348 \textcolor{preprocessor}{                (((SELECTION) \& RCC\_PERIPHCLK\_RTC)         == RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03349}03349 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03350}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac30fb7f6fe9f22a7d6c5585909db5c3c}{03350}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SN\_VALUE(VALUE) ((50 <= (VALUE)) \&\& ((VALUE) <= 432))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03351}03351 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03352}03352 \textcolor{preprocessor}{    defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03353}03353 \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SP\_VALUE(VALUE) (((VALUE) == RCC\_PLLI2SP\_DIV2) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03354}03354 \textcolor{preprocessor}{                                     ((VALUE) == RCC\_PLLI2SP\_DIV4) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03355}03355 \textcolor{preprocessor}{                                     ((VALUE) == RCC\_PLLI2SP\_DIV6) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03356}03356 \textcolor{preprocessor}{                                     ((VALUE) == RCC\_PLLI2SP\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03357}03357 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03358}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gafedb34faed940069eb7485776e5875c5}{03358}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SQ\_VALUE(VALUE) ((2 <= (VALUE)) \&\& ((VALUE) <= 15))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03359}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{03359}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2SR\_VALUE(VALUE) ((2 <= (VALUE)) \&\& ((VALUE) <= 7))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03360}03360 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03361}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga400e5231409376eba690f252db7b2a19}{03361}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIN\_VALUE(VALUE) ((50 <= (VALUE)) \&\& ((VALUE) <= 432))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03362}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga791ec63459670d689176cdd9b70a9661}{03362}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIP\_VALUE(VALUE) (((VALUE) == RCC\_PLLSAIP\_DIV2) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03363}03363 \textcolor{preprocessor}{                                     ((VALUE) == RCC\_PLLSAIP\_DIV4) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03364}03364 \textcolor{preprocessor}{                                     ((VALUE) == RCC\_PLLSAIP\_DIV6) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03365}03365 \textcolor{preprocessor}{                                     ((VALUE) == RCC\_PLLSAIP\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03366}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga505ad7125d7fbf79e8520912e4bbd761}{03366}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIQ\_VALUE(VALUE) ((2 <= (VALUE)) \&\& ((VALUE) <= 15))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03367}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga62ec96fd175b9eaa54709bf76f5a344b}{03367}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAIR\_VALUE(VALUE) ((2 <= (VALUE)) \&\& ((VALUE) <= 7))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03368}03368 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03369}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gade1d727f609c44d4b13a57261edffaf9}{03369}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAI\_DIVQ\_VALUE(VALUE) ((1 <= (VALUE)) \&\& ((VALUE) <= 32))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03370}03370 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03371}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac5c5714485768563fbfc6aafaf1084b7}{03371}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLI2S\_DIVQ\_VALUE(VALUE) ((1 <= (VALUE)) \&\& ((VALUE) <= 32))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03372}03372 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03373}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac6e3736031b122076e3831cc57da4efe}{03373}} \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAI\_DIVR\_VALUE(VALUE) (((VALUE) == RCC\_PLLSAIDIVR\_2) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03374}03374 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLLSAIDIVR\_4) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03375}03375 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLLSAIDIVR\_8) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03376}03376 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLLSAIDIVR\_16))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03377}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga7295b3452c4055afd3928a588d5ed9de}{03377}} \textcolor{preprocessor}{\#define IS\_RCC\_I2SCLKSOURCE(SOURCE)  (((SOURCE) == RCC\_I2SCLKSOURCE\_PLLI2S) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03378}03378 \textcolor{preprocessor}{                                      ((SOURCE) == RCC\_I2SCLKSOURCE\_EXT))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03379}03379 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03380}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga88ebd64a677165d98835aaa07f5c4ae7}{03380}} \textcolor{preprocessor}{\#define IS\_RCC\_SDMMC1CLKSOURCE(SOURCE) (((SOURCE) == RCC\_SDMMC1CLKSOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03381}03381 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_SDMMC1CLKSOURCE\_CLK48))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03382}03382 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03383}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga007960aa04439c47fd14e2d2226681a5}{03383}} \textcolor{preprocessor}{\#define IS\_RCC\_CECCLKSOURCE(SOURCE)  (((SOURCE) == RCC\_CECCLKSOURCE\_HSI) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03384}03384 \textcolor{preprocessor}{                                      ((SOURCE) == RCC\_CECCLKSOURCE\_LSE))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03385}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga828f9258a850973f6ee939e325e239c3}{03385}} \textcolor{preprocessor}{\#define IS\_RCC\_USART1CLKSOURCE(SOURCE)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03386}03386 \textcolor{preprocessor}{               (((SOURCE) == RCC\_USART1CLKSOURCE\_PCLK2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03387}03387 \textcolor{preprocessor}{                ((SOURCE) == RCC\_USART1CLKSOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03388}03388 \textcolor{preprocessor}{                ((SOURCE) == RCC\_USART1CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03389}03389 \textcolor{preprocessor}{                ((SOURCE) == RCC\_USART1CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03390}03390 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03391}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga36b5ab7748dc62f1f8dc5f82359d04ff}{03391}} \textcolor{preprocessor}{\#define IS\_RCC\_USART2CLKSOURCE(SOURCE)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03392}03392 \textcolor{preprocessor}{               (((SOURCE) == RCC\_USART2CLKSOURCE\_PCLK1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03393}03393 \textcolor{preprocessor}{                ((SOURCE) == RCC\_USART2CLKSOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03394}03394 \textcolor{preprocessor}{                ((SOURCE) == RCC\_USART2CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03395}03395 \textcolor{preprocessor}{                ((SOURCE) == RCC\_USART2CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03396}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gabe38dcde09511137c21b6f71ac2ae66f}{03396}} \textcolor{preprocessor}{\#define IS\_RCC\_USART3CLKSOURCE(SOURCE)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03397}03397 \textcolor{preprocessor}{               (((SOURCE) == RCC\_USART3CLKSOURCE\_PCLK1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03398}03398 \textcolor{preprocessor}{                ((SOURCE) == RCC\_USART3CLKSOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03399}03399 \textcolor{preprocessor}{                ((SOURCE) == RCC\_USART3CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03400}03400 \textcolor{preprocessor}{                ((SOURCE) == RCC\_USART3CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03401}03401 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03402}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaea7135b652e0031769de0fbeed229e34}{03402}} \textcolor{preprocessor}{\#define IS\_RCC\_UART4CLKSOURCE(SOURCE)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03403}03403 \textcolor{preprocessor}{               (((SOURCE) == RCC\_UART4CLKSOURCE\_PCLK1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03404}03404 \textcolor{preprocessor}{                ((SOURCE) == RCC\_UART4CLKSOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03405}03405 \textcolor{preprocessor}{                ((SOURCE) == RCC\_UART4CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03406}03406 \textcolor{preprocessor}{                ((SOURCE) == RCC\_UART4CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03407}03407 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03408}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga524a449fc0038d8d8cb5d6ece08bbecc}{03408}} \textcolor{preprocessor}{\#define IS\_RCC\_UART5CLKSOURCE(SOURCE)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03409}03409 \textcolor{preprocessor}{               (((SOURCE) == RCC\_UART5CLKSOURCE\_PCLK1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03410}03410 \textcolor{preprocessor}{                ((SOURCE) == RCC\_UART5CLKSOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03411}03411 \textcolor{preprocessor}{                ((SOURCE) == RCC\_UART5CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03412}03412 \textcolor{preprocessor}{                ((SOURCE) == RCC\_UART5CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03413}03413 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03414}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gace2db76eeea59d1b23ed270cf20d9cf2}{03414}} \textcolor{preprocessor}{\#define IS\_RCC\_USART6CLKSOURCE(SOURCE)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03415}03415 \textcolor{preprocessor}{               (((SOURCE) == RCC\_USART6CLKSOURCE\_PCLK2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03416}03416 \textcolor{preprocessor}{                ((SOURCE) == RCC\_USART6CLKSOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03417}03417 \textcolor{preprocessor}{                ((SOURCE) == RCC\_USART6CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03418}03418 \textcolor{preprocessor}{                ((SOURCE) == RCC\_USART6CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03419}03419 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03420}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga08c6ce993835bf5a345efcf8ef2d6bc5}{03420}} \textcolor{preprocessor}{\#define IS\_RCC\_UART7CLKSOURCE(SOURCE)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03421}03421 \textcolor{preprocessor}{               (((SOURCE) == RCC\_UART7CLKSOURCE\_PCLK1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03422}03422 \textcolor{preprocessor}{                ((SOURCE) == RCC\_UART7CLKSOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03423}03423 \textcolor{preprocessor}{                ((SOURCE) == RCC\_UART7CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03424}03424 \textcolor{preprocessor}{                ((SOURCE) == RCC\_UART7CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03425}03425 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03426}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga2196e372f374632181f3842f8490d1d9}{03426}} \textcolor{preprocessor}{\#define IS\_RCC\_UART8CLKSOURCE(SOURCE)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03427}03427 \textcolor{preprocessor}{               (((SOURCE) == RCC\_UART8CLKSOURCE\_PCLK1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03428}03428 \textcolor{preprocessor}{                ((SOURCE) == RCC\_UART8CLKSOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03429}03429 \textcolor{preprocessor}{                ((SOURCE) == RCC\_UART8CLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03430}03430 \textcolor{preprocessor}{                ((SOURCE) == RCC\_UART8CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03431}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga8820aaf1685a3ad72352035de333e959}{03431}} \textcolor{preprocessor}{\#define IS\_RCC\_I2C1CLKSOURCE(SOURCE)   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03432}03432 \textcolor{preprocessor}{               (((SOURCE) == RCC\_I2C1CLKSOURCE\_PCLK1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03433}03433 \textcolor{preprocessor}{                ((SOURCE) == RCC\_I2C1CLKSOURCE\_SYSCLK)|| \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03434}03434 \textcolor{preprocessor}{                ((SOURCE) == RCC\_I2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03435}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gafe6e7fc531ad84703bdd51cfe1ade549}{03435}} \textcolor{preprocessor}{\#define IS\_RCC\_I2C2CLKSOURCE(SOURCE)   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03436}03436 \textcolor{preprocessor}{               (((SOURCE) == RCC\_I2C2CLKSOURCE\_PCLK1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03437}03437 \textcolor{preprocessor}{                ((SOURCE) == RCC\_I2C2CLKSOURCE\_SYSCLK)|| \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03438}03438 \textcolor{preprocessor}{                ((SOURCE) == RCC\_I2C2CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03439}03439 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03440}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga9e8e2558d03c4f1411649e4bea4de5fd}{03440}} \textcolor{preprocessor}{\#define IS\_RCC\_I2C3CLKSOURCE(SOURCE)   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03441}03441 \textcolor{preprocessor}{               (((SOURCE) == RCC\_I2C3CLKSOURCE\_PCLK1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03442}03442 \textcolor{preprocessor}{                ((SOURCE) == RCC\_I2C3CLKSOURCE\_SYSCLK)|| \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03443}03443 \textcolor{preprocessor}{                ((SOURCE) == RCC\_I2C3CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03444}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gae09979039363e6d3dd27cf28b73f3aa3}{03444}} \textcolor{preprocessor}{\#define IS\_RCC\_I2C4CLKSOURCE(SOURCE)   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03445}03445 \textcolor{preprocessor}{               (((SOURCE) == RCC\_I2C4CLKSOURCE\_PCLK1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03446}03446 \textcolor{preprocessor}{                ((SOURCE) == RCC\_I2C4CLKSOURCE\_SYSCLK)|| \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03447}03447 \textcolor{preprocessor}{                ((SOURCE) == RCC\_I2C4CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03448}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gabbfe812d791edf4a04afcd155b504691}{03448}} \textcolor{preprocessor}{\#define IS\_RCC\_LPTIM1CLK(SOURCE)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03449}03449 \textcolor{preprocessor}{               (((SOURCE) == RCC\_LPTIM1CLKSOURCE\_PCLK1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03450}03450 \textcolor{preprocessor}{                ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_LSI)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03451}03451 \textcolor{preprocessor}{                ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_HSI)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03452}03452 \textcolor{preprocessor}{                ((SOURCE) == RCC\_LPTIM1CLKSOURCE\_LSE))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03453}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga3acaaa5c04c6161735068861f999f5c5}{03453}} \textcolor{preprocessor}{\#define IS\_RCC\_CLK48SOURCE(SOURCE)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03454}03454 \textcolor{preprocessor}{               (((SOURCE) == RCC\_CLK48SOURCE\_PLLSAIP) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03455}03455 \textcolor{preprocessor}{                ((SOURCE) == RCC\_CLK48SOURCE\_PLL))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03456}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gae39160e663f013f1c34faafdae884388}{03456}} \textcolor{preprocessor}{\#define IS\_RCC\_TIMPRES(VALUE)  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03457}03457 \textcolor{preprocessor}{               (((VALUE) == RCC\_TIMPRES\_DESACTIVATED) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03458}03458 \textcolor{preprocessor}{                ((VALUE) == RCC\_TIMPRES\_ACTIVATED))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03459}03459 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03460}03460 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F745xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03461}03461 \textcolor{preprocessor}{    defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F730xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03462}03462 \textcolor{preprocessor}{\#define IS\_RCC\_SAI1CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_SAI1CLKSOURCE\_PLLSAI) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03463}03463 \textcolor{preprocessor}{                                       ((SOURCE) == RCC\_SAI1CLKSOURCE\_PLLI2S) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03464}03464 \textcolor{preprocessor}{                                       ((SOURCE) == RCC\_SAI1CLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03465}03465 \textcolor{preprocessor}{\#define IS\_RCC\_SAI2CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_SAI2CLKSOURCE\_PLLSAI) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03466}03466 \textcolor{preprocessor}{                                       ((SOURCE) == RCC\_SAI2CLKSOURCE\_PLLI2S) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03467}03467 \textcolor{preprocessor}{                                       ((SOURCE) == RCC\_SAI2CLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03468}03468 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F745xx || STM32F746xx || STM32F756xx || STM32F750xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03469}03469 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03470}03470 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03471}03471 \textcolor{preprocessor}{\#define IS\_RCC\_PLLR\_VALUE(VALUE)            ((2 <= (VALUE)) \&\& ((VALUE) <= 7))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03472}03472 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03473}03473 \textcolor{preprocessor}{\#define IS\_RCC\_SAI1CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_SAI1CLKSOURCE\_PLLSAI) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03474}03474 \textcolor{preprocessor}{                                       ((SOURCE) == RCC\_SAI1CLKSOURCE\_PLLI2S) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03475}03475 \textcolor{preprocessor}{                                       ((SOURCE) == RCC\_SAI1CLKSOURCE\_PIN)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03476}03476 \textcolor{preprocessor}{                                       ((SOURCE) == RCC\_SAI1CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03477}03477 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03478}03478 \textcolor{preprocessor}{\#define IS\_RCC\_SAI2CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_SAI2CLKSOURCE\_PLLSAI) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03479}03479 \textcolor{preprocessor}{                                       ((SOURCE) == RCC\_SAI2CLKSOURCE\_PLLI2S) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03480}03480 \textcolor{preprocessor}{                                       ((SOURCE) == RCC\_SAI2CLKSOURCE\_PIN)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03481}03481 \textcolor{preprocessor}{                                       ((SOURCE) == RCC\_SAI2CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03482}03482 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03483}03483 \textcolor{preprocessor}{\#define IS\_RCC\_DFSDM1CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_DFSDM1CLKSOURCE\_PCLK2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03484}03484 \textcolor{preprocessor}{                                        ((SOURCE) == RCC\_DFSDM1CLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03485}03485 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03486}03486 \textcolor{preprocessor}{\#define IS\_RCC\_DFSDM1AUDIOCLKSOURCE(SOURCE)  (((SOURCE) == RCC\_DFSDM1AUDIOCLKSOURCE\_SAI1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03487}03487 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_DFSDM1AUDIOCLKSOURCE\_SAI2))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03488}03488 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03489}03489 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03490}03490 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03491}03491 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03492}03492 \textcolor{preprocessor}{\#define IS\_RCC\_SDMMC2CLKSOURCE(SOURCE)  (((SOURCE) == RCC\_SDMMC2CLKSOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03493}03493 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_SDMMC2CLKSOURCE\_CLK48))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03494}03494 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03495}03495 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03496}03496 \textcolor{preprocessor}{\#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03497}03497 \textcolor{preprocessor}{\#define IS\_RCC\_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC\_DSICLKSOURCE\_PLLR)  ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03498}03498 \textcolor{preprocessor}{                                             ((SOURCE) == RCC\_DSICLKSOURCE\_DSIPHY))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03499}03499 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03500}03500 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03516}03516 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03517}03517 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03518}03518 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03519}03519 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03520}03520 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F7xx\_HAL\_RCC\_EX\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8h_source_l03521}03521 }

\end{DoxyCode}
