## Hello there ğŸ‘‹

*About Me*:

ğŸ“ **Design & Verification Engineer** with an academic background in Physics (M.Sc. from NIT Surat) and strong hands-on experience and in **Formal verification**.

ğŸ’¡ Trained in **ASIC front-end design and functional verification**, with hands-on experience using **SystemVerilog**, **UVM**, and **FPGA workflows**.

ğŸ” Passionate about building reliable digital systems, writing efficient testbenches, and exploring modular verification techniques.

---

*Technical Skills*:

- **HDLs & Methodologies**: Verilog | SystemVerilog | UVM | Vivado (FPGA)
- **Verification**: Complete Testbench Architecture | Debugging | Constraint Random Testing | Assertions | Code & Functional Coverag | On-chip & Peripheral Protocols
- **FPGA Design**: Vivado  | Xilinx Flow | RTL Design & Debug
- **Digital Design**: ALUs | Memory Blocks | Pattern Detectors | Interrupt/SPI Controllers | Sequential/Combinational
- **Tools & Platforms**: QuestaSim | ModelSim | Cadence | EDA Playground | Vim/GVim | Vivado
- **Soft Skills**: Teamwork | Debugging | Time Management | Clear Communication

---

*Projects*:

- ğŸ§  **UVM-based Dual-Port Memory Testbench**  
  Complete testbench architecture using UVM components, assertions, coverage, and OOP practices in SystemVerilog.

- ğŸ”„ **FSM Coverage & Pattern Detection**  
  Designed FSMs and implemented directed and random verification with constraints and coverage metrics.

- ğŸ§° **SPI & Interrupt Controllers**  
  Designed using APB and SPI protocols, with focused verification and signal analysis.

- ğŸ”§ **FPGA Implementation**  
  Designed and tested and debugged digital circuits on Xilinx FPGA boards using Vivado for synthesis and simulation.

---

*Currently Exploring*:

- Advanced UVM testbench hierarchies with actual on-chip and peripheral protocols.   
- Assertion-based verification and formal approaches  
- Optimizing FPGA flow and debugging real-time signals

---

*Career Focus*:

Looking forward to contributing to **ASIC/FPGA front-end design and verification** roles with a focus on **digital reliability, scalable testbenches**, and **verification automation**.

---

*Let's Connect*:

[ğŸ“« Email](mailto:yashpatel6022@gmail.com) | [ğŸ’¼ LinkedIn](https://www.linkedin.com/in/yash-patel-y0602)

<!--
**yashhh006/yashhh006** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
