WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2505316 heartbeat IPC: 3.992 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5011374 heartbeat IPC: 3.99 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6262599 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6262599 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12710678 heartbeat IPC: 1.299 cumulative IPC: 0.7754 (Simulation time: 00 hr 01 min 24 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_47.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 25861968 heartbeat IPC: 0.7604 cumulative IPC: 0.7653 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 38123640 heartbeat IPC: 0.8155 cumulative IPC: 0.7847 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 50945212 heartbeat IPC: 0.7799 cumulative IPC: 0.7833 (Simulation time: 00 hr 04 min 11 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_47.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 63882583 heartbeat IPC: 0.773 cumulative IPC: 0.781 (Simulation time: 00 hr 05 min 07 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 76725819 heartbeat IPC: 0.7786 cumulative IPC: 0.7805 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 89131667 heartbeat IPC: 0.8061 cumulative IPC: 0.7844 (Simulation time: 00 hr 06 min 57 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_47.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 101718730 heartbeat IPC: 0.7945 cumulative IPC: 0.7857 (Simulation time: 00 hr 07 min 52 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 114982957 heartbeat IPC: 0.7539 cumulative IPC: 0.7818 (Simulation time: 00 hr 08 min 49 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 127267348 heartbeat IPC: 0.814 cumulative IPC: 0.7851 (Simulation time: 00 hr 09 min 43 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_47.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 127844489 cumulative IPC: 0.7822 (Simulation time: 00 hr 10 min 12 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 127844489 cumulative IPC: 0.7822 (Simulation time: 00 hr 10 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_47.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7822 instructions: 100000004 cycles: 127844489
CPU 0 Branch Prediction Accuracy: 81.47% MPKI: 33.1 Average ROB Occupancy at Mispredict: 10.48
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.601
BRANCH_INDIRECT: 21.3
BRANCH_CONDITIONAL: 7
BRANCH_DIRECT_CALL: 1.15
BRANCH_INDIRECT_CALL: 2.25
BRANCH_RETURN: 0.842

L1D TOTAL        ACCESS:   35507559 HIT:   32432507 MISS:    3075052
L1D LOAD         ACCESS:   23021457 HIT:   21700900 MISS:    1320557
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12442279 HIT:   10730361 MISS:    1711918
L1D TRANSLATION  ACCESS:      43823 HIT:       1246 MISS:      42577
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 19.15 cycles
L1I TOTAL        ACCESS:   11459324 HIT:    7917972 MISS:    3541352
L1I LOAD         ACCESS:   11459324 HIT:    7917972 MISS:    3541352
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 11.45 cycles
L2C TOTAL        ACCESS:    5028335 HIT:    3922974 MISS:    1105361
L2C LOAD         ACCESS:    3887861 HIT:    3115052 MISS:     772809
L2C RFO          ACCESS:     447658 HIT:     234411 MISS:     213247
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     650777 HIT:     571165 MISS:      79612
L2C TRANSLATION  ACCESS:      42039 HIT:       2346 MISS:      39693
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 53.29 cycles
LLC TOTAL        ACCESS:    1300961 HIT:    1076474 MISS:     224487
LLC LOAD         ACCESS:     772809 HIT:     647872 MISS:     124937
LLC RFO          ACCESS:     213247 HIT:     163753 MISS:      49494
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     275212 HIT:     252463 MISS:      22749
LLC TRANSLATION  ACCESS:      39693 HIT:      12386 MISS:      27307
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 170.1 cycles
cpu0_DTLB TOTAL        ACCESS:   27208215 HIT:   26376908 MISS:     831307
cpu0_DTLB LOAD         ACCESS:   27208215 HIT:   26376908 MISS:     831307
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.25 cycles
cpu0_ITLB TOTAL        ACCESS:   10241273 HIT:    9023127 MISS:    1218146
cpu0_ITLB LOAD         ACCESS:   10241273 HIT:    9023127 MISS:    1218146
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.749 cycles
cpu0_STLB TOTAL        ACCESS:    1210192 HIT:    1181327 MISS:      28865
cpu0_STLB LOAD         ACCESS:    1210192 HIT:    1181327 MISS:      28865
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 235.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      79505
  ROW_BUFFER_MISS:     122215
 AVG DBUS CONGESTED CYCLE: 3.871
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      10664
  FULL:      56636
