Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/huchao/vivado/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 677a86e31c004618b5999f494e300815 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_2_tb_behav xil_defaultlib.lab3_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port k [/home/huchao/Daily-Learning/Digital-Logic/Desktop/lab3_2/lab3_2.srcs/sources_1/new/lab3_2.v:31]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port j [/home/huchao/Daily-Learning/Digital-Logic/Desktop/lab3_2/lab3_2.srcs/sources_1/new/lab3_2.v:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port k [/home/huchao/Daily-Learning/Digital-Logic/Desktop/lab3_2/lab3_2.srcs/sources_1/new/lab3_2.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port j [/home/huchao/Daily-Learning/Digital-Logic/Desktop/lab3_2/lab3_2.srcs/sources_1/new/lab3_2.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jk_ff
Compiling module xil_defaultlib.lab3_2
Compiling module xil_defaultlib.lab3_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_2_tb_behav
