;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SPL 400, <0
	SLT 12, @-10
	SLT 12, @-10
	SUB 30, 209
	MOV -7, <-20
	MOV 0, 101
	SUB @3, 0
	SUB @3, 0
	SUB #72, @201
	SPL 9, <402
	ADD 30, 9
	SUB #207, <110
	ADD #270, <0
	SUB #207, <110
	SUB #-27, 50
	SLT 12, @10
	JMP 100, 10
	SUB @121, 106
	SUB #0, -40
	SUB #-27, 50
	SUB #0, -5
	SUB #0, -5
	ADD 39, 409
	ADD #270, <0
	JMZ -1, @-20
	SUB @121, 164
	CMP #207, <110
	SUB #0, -40
	JMN -207, @-190
	JMN -207, @-190
	SUB 702, 0
	SPL 9, <402
	ADD 270, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	JMP 100, 10
	MOV -1, <-20
	SUB #0, -5
	SPL 0, <402
	MOV -7, <-20
	SUB #0, -5
	CMP -207, <-120
	SUB #372, @201
