
Car_F103C8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a048  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  0800a158  0800a158  0001a158  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4e0  0800a4e0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800a4e0  0800a4e0  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a4e0  0800a4e0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4e0  0800a4e0  0001a4e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a4e4  0800a4e4  0001a4e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a4e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  200001e0  0800a6c8  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  0800a6c8  000203d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019db0  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003662  00000000  00000000  00039fb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001110  00000000  00000000  0003d620  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fa0  00000000  00000000  0003e730  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000c1f4  00000000  00000000  0003f6d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000518d  00000000  00000000  0004b8c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  00050a51  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005a1c  00000000  00000000  00050acc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a140 	.word	0x0800a140

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	0800a140 	.word	0x0800a140

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c24:	f1a2 0201 	sub.w	r2, r2, #1
 8000c28:	d1ed      	bne.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <CppMain>:
#include "CPPmain.h"




void CppMain() {
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
	if (!MPU_Init())	//MPU60500!01
 8001160:	f004 fa6e 	bl	8005640 <_Z8MPU_Initv>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	bf0c      	ite	eq
 800116a:	2301      	moveq	r3, #1
 800116c:	2300      	movne	r3, #0
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2b00      	cmp	r3, #0
 8001172:	d002      	beq.n	800117a <CppMain+0x1e>
	{
		printf("MPU-6050 Init Successfully");// MPU-6050 Init Successfully
 8001174:	480b      	ldr	r0, [pc, #44]	; (80011a4 <CppMain+0x48>)
 8001176:	f005 fc3f 	bl	80069f8 <iprintf>
//	Button button(Button_GPIO_Port, Button_Pin);
//	Motor motor(&htim3, TIM_CHANNEL_2, BIN1_GPIO_Port, BIN1_Pin, BIN2_GPIO_Port,
//	BIN2_Pin);
//	Encoder encoder(&htim4);
//	motor.frontRun();
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);//TIM4
 800117a:	213c      	movs	r1, #60	; 0x3c
 800117c:	480a      	ldr	r0, [pc, #40]	; (80011a8 <CppMain+0x4c>)
 800117e:	f003 f941 	bl	8004404 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);//TIM2
 8001182:	213c      	movs	r1, #60	; 0x3c
 8001184:	4809      	ldr	r0, [pc, #36]	; (80011ac <CppMain+0x50>)
 8001186:	f003 f93d 	bl	8004404 <HAL_TIM_Encoder_Start>
    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);//TIM3_CH1PWM
 800118a:	2100      	movs	r1, #0
 800118c:	4808      	ldr	r0, [pc, #32]	; (80011b0 <CppMain+0x54>)
 800118e:	f002 fff5 	bl	800417c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);//TIM3_CH2PWM
 8001192:	2104      	movs	r1, #4
 8001194:	4806      	ldr	r0, [pc, #24]	; (80011b0 <CppMain+0x54>)
 8001196:	f002 fff1 	bl	800417c <HAL_TIM_PWM_Start>
//		MPU_Get_Accelerometer(&accx, &accy, &accz);	//MPU6050
//		MPU_Get_Gyroscope(&gyrox, &gyroy, &gyroz);	//MPU6050
//		printf("accx=%d,accy=%d,accz=%d\n", accx, accy, accz);	//MPU6050
//		printf("gyrox=%d,gyroy=%d,gyroz=%d\n", gyrox, gyroy, gyroz);//MPU6050
//		printf(" = %f\r\n",g_fCarAngle);//
		HAL_Delay(5);    //0.5s
 800119a:	2005      	movs	r0, #5
 800119c:	f000 ffdc 	bl	8002158 <HAL_Delay>
 80011a0:	e7fb      	b.n	800119a <CppMain+0x3e>
 80011a2:	bf00      	nop
 80011a4:	0800a158 	.word	0x0800a158
 80011a8:	200002b4 	.word	0x200002b4
 80011ac:	20000344 	.word	0x20000344
 80011b0:	200002fc 	.word	0x200002fc

080011b4 <_ZSt5atan2ff>:
  using ::atan2;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan2(float __y, float __x)
  { return __builtin_atan2f(__y, __x); }
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
 80011be:	6839      	ldr	r1, [r7, #0]
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f004 fc0b 	bl	80059dc <atan2f>
 80011c6:	4603      	mov	r3, r0
 80011c8:	4618      	mov	r0, r3
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <GetMpuData>:

float g_fLeftMotorOut, g_fRightMotorOut;
float g_fAngleControlOut;

void GetMpuData(void) //MPU-6050
		{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
	MPU_Get_Accelerometer(&x_nAcc, &y_nAcc, &z_nAcc); //MPU6050
 80011d4:	4a05      	ldr	r2, [pc, #20]	; (80011ec <GetMpuData+0x1c>)
 80011d6:	4906      	ldr	r1, [pc, #24]	; (80011f0 <GetMpuData+0x20>)
 80011d8:	4806      	ldr	r0, [pc, #24]	; (80011f4 <GetMpuData+0x24>)
 80011da:	f004 fb25 	bl	8005828 <_Z21MPU_Get_AccelerometerPsS_S_>
	MPU_Get_Gyroscope(&x_nGyro, &y_nGyro, &z_nGyro); //MPU6050
 80011de:	4a06      	ldr	r2, [pc, #24]	; (80011f8 <GetMpuData+0x28>)
 80011e0:	4906      	ldr	r1, [pc, #24]	; (80011fc <GetMpuData+0x2c>)
 80011e2:	4807      	ldr	r0, [pc, #28]	; (8001200 <GetMpuData+0x30>)
 80011e4:	f004 faee 	bl	80057c4 <_Z17MPU_Get_GyroscopePsS_S_>
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000200 	.word	0x20000200
 80011f0:	200001fe 	.word	0x200001fe
 80011f4:	200001fc 	.word	0x200001fc
 80011f8:	20000206 	.word	0x20000206
 80011fc:	20000204 	.word	0x20000204
 8001200:	20000202 	.word	0x20000202
 8001204:	00000000 	.word	0x00000000

08001208 <AngleCalculate>:

void AngleCalculate(void) //
		{
 8001208:	b598      	push	{r3, r4, r7, lr}
 800120a:	af00      	add	r7, sp, #0
	//---------------------------------
	//2g16384 LSB/g
	x_fAcc = x_nAcc / 16384.0;
 800120c:	4b4a      	ldr	r3, [pc, #296]	; (8001338 <AngleCalculate+0x130>)
 800120e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff f8f6 	bl	8000404 <__aeabi_i2d>
 8001218:	f04f 0200 	mov.w	r2, #0
 800121c:	4b47      	ldr	r3, [pc, #284]	; (800133c <AngleCalculate+0x134>)
 800121e:	f7ff fa85 	bl	800072c <__aeabi_ddiv>
 8001222:	4603      	mov	r3, r0
 8001224:	460c      	mov	r4, r1
 8001226:	4618      	mov	r0, r3
 8001228:	4621      	mov	r1, r4
 800122a:	f7ff fc4d 	bl	8000ac8 <__aeabi_d2f>
 800122e:	4602      	mov	r2, r0
 8001230:	4b43      	ldr	r3, [pc, #268]	; (8001340 <AngleCalculate+0x138>)
 8001232:	601a      	str	r2, [r3, #0]
	y_fAcc = y_nAcc / 16384.0;
 8001234:	4b43      	ldr	r3, [pc, #268]	; (8001344 <AngleCalculate+0x13c>)
 8001236:	f9b3 3000 	ldrsh.w	r3, [r3]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff f8e2 	bl	8000404 <__aeabi_i2d>
 8001240:	f04f 0200 	mov.w	r2, #0
 8001244:	4b3d      	ldr	r3, [pc, #244]	; (800133c <AngleCalculate+0x134>)
 8001246:	f7ff fa71 	bl	800072c <__aeabi_ddiv>
 800124a:	4603      	mov	r3, r0
 800124c:	460c      	mov	r4, r1
 800124e:	4618      	mov	r0, r3
 8001250:	4621      	mov	r1, r4
 8001252:	f7ff fc39 	bl	8000ac8 <__aeabi_d2f>
 8001256:	4602      	mov	r2, r0
 8001258:	4b3b      	ldr	r3, [pc, #236]	; (8001348 <AngleCalculate+0x140>)
 800125a:	601a      	str	r2, [r3, #0]
	z_fAcc = z_nAcc / 16384.0;
 800125c:	4b3b      	ldr	r3, [pc, #236]	; (800134c <AngleCalculate+0x144>)
 800125e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff f8ce 	bl	8000404 <__aeabi_i2d>
 8001268:	f04f 0200 	mov.w	r2, #0
 800126c:	4b33      	ldr	r3, [pc, #204]	; (800133c <AngleCalculate+0x134>)
 800126e:	f7ff fa5d 	bl	800072c <__aeabi_ddiv>
 8001272:	4603      	mov	r3, r0
 8001274:	460c      	mov	r4, r1
 8001276:	4618      	mov	r0, r3
 8001278:	4621      	mov	r1, r4
 800127a:	f7ff fc25 	bl	8000ac8 <__aeabi_d2f>
 800127e:	4602      	mov	r2, r0
 8001280:	4b33      	ldr	r3, [pc, #204]	; (8001350 <AngleCalculate+0x148>)
 8001282:	601a      	str	r2, [r3, #0]

	g_fAccAngle = atan2(y_fAcc, z_fAcc) * 180.0 / 3.14;
 8001284:	4b30      	ldr	r3, [pc, #192]	; (8001348 <AngleCalculate+0x140>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4b31      	ldr	r3, [pc, #196]	; (8001350 <AngleCalculate+0x148>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4619      	mov	r1, r3
 800128e:	4610      	mov	r0, r2
 8001290:	f7ff ff90 	bl	80011b4 <_ZSt5atan2ff>
 8001294:	4603      	mov	r3, r0
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff f8c6 	bl	8000428 <__aeabi_f2d>
 800129c:	f04f 0200 	mov.w	r2, #0
 80012a0:	4b2c      	ldr	r3, [pc, #176]	; (8001354 <AngleCalculate+0x14c>)
 80012a2:	f7ff f919 	bl	80004d8 <__aeabi_dmul>
 80012a6:	4603      	mov	r3, r0
 80012a8:	460c      	mov	r4, r1
 80012aa:	4618      	mov	r0, r3
 80012ac:	4621      	mov	r1, r4
 80012ae:	a31e      	add	r3, pc, #120	; (adr r3, 8001328 <AngleCalculate+0x120>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7ff fa3a 	bl	800072c <__aeabi_ddiv>
 80012b8:	4603      	mov	r3, r0
 80012ba:	460c      	mov	r4, r1
 80012bc:	4618      	mov	r0, r3
 80012be:	4621      	mov	r1, r4
 80012c0:	f7ff fc02 	bl	8000ac8 <__aeabi_d2f>
 80012c4:	4602      	mov	r2, r0
 80012c6:	4b24      	ldr	r3, [pc, #144]	; (8001358 <AngleCalculate+0x150>)
 80012c8:	601a      	str	r2, [r3, #0]

	//--------------------------------
	//2000deg/s16.4 LSB/(deg/s)
	g_fGyroAngleSpeed = x_nGyro / 16.4;  //
 80012ca:	4b24      	ldr	r3, [pc, #144]	; (800135c <AngleCalculate+0x154>)
 80012cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f897 	bl	8000404 <__aeabi_i2d>
 80012d6:	a316      	add	r3, pc, #88	; (adr r3, 8001330 <AngleCalculate+0x128>)
 80012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012dc:	f7ff fa26 	bl	800072c <__aeabi_ddiv>
 80012e0:	4603      	mov	r3, r0
 80012e2:	460c      	mov	r4, r1
 80012e4:	4618      	mov	r0, r3
 80012e6:	4621      	mov	r1, r4
 80012e8:	f7ff fbee 	bl	8000ac8 <__aeabi_d2f>
 80012ec:	4602      	mov	r2, r0
 80012ee:	4b1c      	ldr	r3, [pc, #112]	; (8001360 <AngleCalculate+0x158>)
 80012f0:	601a      	str	r2, [r3, #0]

	//----------------------
	g_fCarAngle = ComplementaryFilter(g_fAccAngle, g_fGyroAngleSpeed, dt);
 80012f2:	4b19      	ldr	r3, [pc, #100]	; (8001358 <AngleCalculate+0x150>)
 80012f4:	6818      	ldr	r0, [r3, #0]
 80012f6:	4b1a      	ldr	r3, [pc, #104]	; (8001360 <AngleCalculate+0x158>)
 80012f8:	6819      	ldr	r1, [r3, #0]
 80012fa:	4b1a      	ldr	r3, [pc, #104]	; (8001364 <AngleCalculate+0x15c>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	461a      	mov	r2, r3
 8001300:	f004 fb2a 	bl	8005958 <_Z19ComplementaryFilterfff>
 8001304:	4602      	mov	r2, r0
 8001306:	4b18      	ldr	r3, [pc, #96]	; (8001368 <AngleCalculate+0x160>)
 8001308:	601a      	str	r2, [r3, #0]

	OutData[0] = g_fAccAngle;  //
 800130a:	4b13      	ldr	r3, [pc, #76]	; (8001358 <AngleCalculate+0x150>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a17      	ldr	r2, [pc, #92]	; (800136c <AngleCalculate+0x164>)
 8001310:	6013      	str	r3, [r2, #0]
	OutData[1] = g_fGyroAngleSpeed;  //
 8001312:	4b13      	ldr	r3, [pc, #76]	; (8001360 <AngleCalculate+0x158>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a15      	ldr	r2, [pc, #84]	; (800136c <AngleCalculate+0x164>)
 8001318:	6053      	str	r3, [r2, #4]
	OutData[2] = g_fCarAngle;  //
 800131a:	4b13      	ldr	r3, [pc, #76]	; (8001368 <AngleCalculate+0x160>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a13      	ldr	r2, [pc, #76]	; (800136c <AngleCalculate+0x164>)
 8001320:	6093      	str	r3, [r2, #8]
}
 8001322:	bf00      	nop
 8001324:	bd98      	pop	{r3, r4, r7, pc}
 8001326:	bf00      	nop
 8001328:	51eb851f 	.word	0x51eb851f
 800132c:	40091eb8 	.word	0x40091eb8
 8001330:	66666666 	.word	0x66666666
 8001334:	40306666 	.word	0x40306666
 8001338:	200001fc 	.word	0x200001fc
 800133c:	40d00000 	.word	0x40d00000
 8001340:	20000208 	.word	0x20000208
 8001344:	200001fe 	.word	0x200001fe
 8001348:	2000020c 	.word	0x2000020c
 800134c:	20000200 	.word	0x20000200
 8001350:	20000210 	.word	0x20000210
 8001354:	40668000 	.word	0x40668000
 8001358:	20000214 	.word	0x20000214
 800135c:	20000202 	.word	0x20000202
 8001360:	20000218 	.word	0x20000218
 8001364:	20000000 	.word	0x20000000
 8001368:	2000021c 	.word	0x2000021c
 800136c:	20000240 	.word	0x20000240

08001370 <GetMotorPulse>:

void GetMotorPulse(void)  //
		{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
	g_nLeftMotorPulse = (short) (__HAL_TIM_GET_COUNTER(&htim4));  //
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <GetMotorPulse+0x38>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800137a:	b21b      	sxth	r3, r3
 800137c:	461a      	mov	r2, r3
 800137e:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <GetMotorPulse+0x3c>)
 8001380:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim4, 0);  //TIM4
 8001382:	4b09      	ldr	r3, [pc, #36]	; (80013a8 <GetMotorPulse+0x38>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	2200      	movs	r2, #0
 8001388:	625a      	str	r2, [r3, #36]	; 0x24
	g_nRightMotorPulse = (short) (__HAL_TIM_GET_COUNTER(&htim2));  //
 800138a:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <GetMotorPulse+0x40>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001390:	b21b      	sxth	r3, r3
 8001392:	461a      	mov	r2, r3
 8001394:	4b07      	ldr	r3, [pc, #28]	; (80013b4 <GetMotorPulse+0x44>)
 8001396:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim2, 0);  //TIM2
 8001398:	4b05      	ldr	r3, [pc, #20]	; (80013b0 <GetMotorPulse+0x40>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2200      	movs	r2, #0
 800139e:	625a      	str	r2, [r3, #36]	; 0x24

}
 80013a0:	bf00      	nop
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr
 80013a8:	200002b4 	.word	0x200002b4
 80013ac:	20000224 	.word	0x20000224
 80013b0:	20000344 	.word	0x20000344
 80013b4:	20000228 	.word	0x20000228

080013b8 <SetMotorVoltageAndDirection>:

	return nPwm;    //
}

void SetMotorVoltageAndDirection(int nLeftMotorPwm, int nRightMotorPwm) //
		{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
	if (nRightMotorPwm < 0)    //
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	da11      	bge.n	80013ec <SetMotorVoltageAndDirection+0x34>
			{
		HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_SET);
 80013c8:	2201      	movs	r2, #1
 80013ca:	2101      	movs	r1, #1
 80013cc:	4822      	ldr	r0, [pc, #136]	; (8001458 <SetMotorVoltageAndDirection+0xa0>)
 80013ce:	f001 f9da 	bl	8002786 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET);
 80013d2:	2200      	movs	r2, #0
 80013d4:	2102      	movs	r1, #2
 80013d6:	4820      	ldr	r0, [pc, #128]	; (8001458 <SetMotorVoltageAndDirection+0xa0>)
 80013d8:	f001 f9d5 	bl	8002786 <HAL_GPIO_WritePin>
		nRightMotorPwm = (-nRightMotorPwm); //PWM
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	425b      	negs	r3, r3
 80013e0:	603b      	str	r3, [r7, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, nRightMotorPwm);
 80013e2:	683a      	ldr	r2, [r7, #0]
 80013e4:	4b1d      	ldr	r3, [pc, #116]	; (800145c <SetMotorVoltageAndDirection+0xa4>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	635a      	str	r2, [r3, #52]	; 0x34
 80013ea:	e00d      	b.n	8001408 <SetMotorVoltageAndDirection+0x50>
	} else    //
	{
		HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_RESET);
 80013ec:	2200      	movs	r2, #0
 80013ee:	2101      	movs	r1, #1
 80013f0:	4819      	ldr	r0, [pc, #100]	; (8001458 <SetMotorVoltageAndDirection+0xa0>)
 80013f2:	f001 f9c8 	bl	8002786 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_SET);
 80013f6:	2201      	movs	r2, #1
 80013f8:	2102      	movs	r1, #2
 80013fa:	4817      	ldr	r0, [pc, #92]	; (8001458 <SetMotorVoltageAndDirection+0xa0>)
 80013fc:	f001 f9c3 	bl	8002786 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, nRightMotorPwm);
 8001400:	683a      	ldr	r2, [r7, #0]
 8001402:	4b16      	ldr	r3, [pc, #88]	; (800145c <SetMotorVoltageAndDirection+0xa4>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	635a      	str	r2, [r3, #52]	; 0x34
	}
	if (nLeftMotorPwm < 0)    //
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	da11      	bge.n	8001432 <SetMotorVoltageAndDirection+0x7a>
			{
		HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, GPIO_PIN_SET);
 800140e:	2201      	movs	r2, #1
 8001410:	2108      	movs	r1, #8
 8001412:	4813      	ldr	r0, [pc, #76]	; (8001460 <SetMotorVoltageAndDirection+0xa8>)
 8001414:	f001 f9b7 	bl	8002786 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, GPIO_PIN_RESET);
 8001418:	2200      	movs	r2, #0
 800141a:	2110      	movs	r1, #16
 800141c:	4810      	ldr	r0, [pc, #64]	; (8001460 <SetMotorVoltageAndDirection+0xa8>)
 800141e:	f001 f9b2 	bl	8002786 <HAL_GPIO_WritePin>
		nLeftMotorPwm = (-nLeftMotorPwm); //PWM
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	425b      	negs	r3, r3
 8001426:	607b      	str	r3, [r7, #4]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, nLeftMotorPwm);
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	4b0c      	ldr	r3, [pc, #48]	; (800145c <SetMotorVoltageAndDirection+0xa4>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, GPIO_PIN_SET);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, nLeftMotorPwm);
	}

}
 8001430:	e00d      	b.n	800144e <SetMotorVoltageAndDirection+0x96>
		HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, GPIO_PIN_RESET);
 8001432:	2200      	movs	r2, #0
 8001434:	2108      	movs	r1, #8
 8001436:	480a      	ldr	r0, [pc, #40]	; (8001460 <SetMotorVoltageAndDirection+0xa8>)
 8001438:	f001 f9a5 	bl	8002786 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, GPIO_PIN_SET);
 800143c:	2201      	movs	r2, #1
 800143e:	2110      	movs	r1, #16
 8001440:	4807      	ldr	r0, [pc, #28]	; (8001460 <SetMotorVoltageAndDirection+0xa8>)
 8001442:	f001 f9a0 	bl	8002786 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, nLeftMotorPwm);
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	4b04      	ldr	r3, [pc, #16]	; (800145c <SetMotorVoltageAndDirection+0xa4>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40010c00 	.word	0x40010c00
 800145c:	200002fc 	.word	0x200002fc
 8001460:	40010800 	.word	0x40010800

08001464 <MotorOutput>:

void MotorOutput(void)    //,,
		{
 8001464:	b598      	push	{r3, r4, r7, lr}
 8001466:	af00      	add	r7, sp, #0

	g_fLeftMotorOut = g_fAngleControlOut;    //
 8001468:	4b43      	ldr	r3, [pc, #268]	; (8001578 <MotorOutput+0x114>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a43      	ldr	r2, [pc, #268]	; (800157c <MotorOutput+0x118>)
 800146e:	6013      	str	r3, [r2, #0]
	g_fRightMotorOut = g_fAngleControlOut;
 8001470:	4b41      	ldr	r3, [pc, #260]	; (8001578 <MotorOutput+0x114>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a42      	ldr	r2, [pc, #264]	; (8001580 <MotorOutput+0x11c>)
 8001476:	6013      	str	r3, [r2, #0]

	/**/
	if ((int) g_fLeftMotorOut > 0)
 8001478:	4b40      	ldr	r3, [pc, #256]	; (800157c <MotorOutput+0x118>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff fe47 	bl	8001110 <__aeabi_f2iz>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	dd0b      	ble.n	80014a0 <MotorOutput+0x3c>
		g_fLeftMotorOut += MOTOR_OUT_DEAD_VAL;
 8001488:	4b3c      	ldr	r3, [pc, #240]	; (800157c <MotorOutput+0x118>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f04f 0100 	mov.w	r1, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fb6f 	bl	8000b74 <__addsf3>
 8001496:	4603      	mov	r3, r0
 8001498:	461a      	mov	r2, r3
 800149a:	4b38      	ldr	r3, [pc, #224]	; (800157c <MotorOutput+0x118>)
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	e00b      	b.n	80014b8 <MotorOutput+0x54>
	else if ((int) g_fLeftMotorOut < 0)
 80014a0:	4b36      	ldr	r3, [pc, #216]	; (800157c <MotorOutput+0x118>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fe33 	bl	8001110 <__aeabi_f2iz>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	da03      	bge.n	80014b8 <MotorOutput+0x54>
		g_fLeftMotorOut -= MOTOR_OUT_DEAD_VAL;
 80014b0:	4b32      	ldr	r3, [pc, #200]	; (800157c <MotorOutput+0x118>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a31      	ldr	r2, [pc, #196]	; (800157c <MotorOutput+0x118>)
 80014b6:	6013      	str	r3, [r2, #0]
	if ((int) g_fRightMotorOut > 0)
 80014b8:	4b31      	ldr	r3, [pc, #196]	; (8001580 <MotorOutput+0x11c>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fe27 	bl	8001110 <__aeabi_f2iz>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	dd0b      	ble.n	80014e0 <MotorOutput+0x7c>
		g_fRightMotorOut += MOTOR_OUT_DEAD_VAL;
 80014c8:	4b2d      	ldr	r3, [pc, #180]	; (8001580 <MotorOutput+0x11c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f04f 0100 	mov.w	r1, #0
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff fb4f 	bl	8000b74 <__addsf3>
 80014d6:	4603      	mov	r3, r0
 80014d8:	461a      	mov	r2, r3
 80014da:	4b29      	ldr	r3, [pc, #164]	; (8001580 <MotorOutput+0x11c>)
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	e00b      	b.n	80014f8 <MotorOutput+0x94>
	else if ((int) g_fRightMotorOut < 0)
 80014e0:	4b27      	ldr	r3, [pc, #156]	; (8001580 <MotorOutput+0x11c>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff fe13 	bl	8001110 <__aeabi_f2iz>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	da03      	bge.n	80014f8 <MotorOutput+0x94>
		g_fRightMotorOut -= MOTOR_OUT_DEAD_VAL;
 80014f0:	4b23      	ldr	r3, [pc, #140]	; (8001580 <MotorOutput+0x11c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a22      	ldr	r2, [pc, #136]	; (8001580 <MotorOutput+0x11c>)
 80014f6:	6013      	str	r3, [r2, #0]

	/*PWM*/
	if ((int) g_fLeftMotorOut > MOTOR_OUT_MAX)
 80014f8:	4b20      	ldr	r3, [pc, #128]	; (800157c <MotorOutput+0x118>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff fe07 	bl	8001110 <__aeabi_f2iz>
 8001502:	4603      	mov	r3, r0
 8001504:	2b64      	cmp	r3, #100	; 0x64
 8001506:	dd02      	ble.n	800150e <MotorOutput+0xaa>
		g_fLeftMotorOut = MOTOR_OUT_MAX;
 8001508:	4b1c      	ldr	r3, [pc, #112]	; (800157c <MotorOutput+0x118>)
 800150a:	4a1e      	ldr	r2, [pc, #120]	; (8001584 <MotorOutput+0x120>)
 800150c:	601a      	str	r2, [r3, #0]
	if ((int) g_fLeftMotorOut < MOTOR_OUT_MIN)
 800150e:	4b1b      	ldr	r3, [pc, #108]	; (800157c <MotorOutput+0x118>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff fdfc 	bl	8001110 <__aeabi_f2iz>
 8001518:	4603      	mov	r3, r0
 800151a:	f113 0f64 	cmn.w	r3, #100	; 0x64
 800151e:	da02      	bge.n	8001526 <MotorOutput+0xc2>
		g_fLeftMotorOut = MOTOR_OUT_MIN;
 8001520:	4b16      	ldr	r3, [pc, #88]	; (800157c <MotorOutput+0x118>)
 8001522:	4a19      	ldr	r2, [pc, #100]	; (8001588 <MotorOutput+0x124>)
 8001524:	601a      	str	r2, [r3, #0]
	if ((int) g_fRightMotorOut > MOTOR_OUT_MAX)
 8001526:	4b16      	ldr	r3, [pc, #88]	; (8001580 <MotorOutput+0x11c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fdf0 	bl	8001110 <__aeabi_f2iz>
 8001530:	4603      	mov	r3, r0
 8001532:	2b64      	cmp	r3, #100	; 0x64
 8001534:	dd02      	ble.n	800153c <MotorOutput+0xd8>
		g_fRightMotorOut = MOTOR_OUT_MAX;
 8001536:	4b12      	ldr	r3, [pc, #72]	; (8001580 <MotorOutput+0x11c>)
 8001538:	4a12      	ldr	r2, [pc, #72]	; (8001584 <MotorOutput+0x120>)
 800153a:	601a      	str	r2, [r3, #0]
	if ((int) g_fRightMotorOut < MOTOR_OUT_MIN)
 800153c:	4b10      	ldr	r3, [pc, #64]	; (8001580 <MotorOutput+0x11c>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff fde5 	bl	8001110 <__aeabi_f2iz>
 8001546:	4603      	mov	r3, r0
 8001548:	f113 0f64 	cmn.w	r3, #100	; 0x64
 800154c:	da02      	bge.n	8001554 <MotorOutput+0xf0>
		g_fRightMotorOut = MOTOR_OUT_MIN;
 800154e:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <MotorOutput+0x11c>)
 8001550:	4a0d      	ldr	r2, [pc, #52]	; (8001588 <MotorOutput+0x124>)
 8001552:	601a      	str	r2, [r3, #0]

	SetMotorVoltageAndDirection((int) g_fLeftMotorOut, (int) g_fRightMotorOut);
 8001554:	4b09      	ldr	r3, [pc, #36]	; (800157c <MotorOutput+0x118>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fdd9 	bl	8001110 <__aeabi_f2iz>
 800155e:	4604      	mov	r4, r0
 8001560:	4b07      	ldr	r3, [pc, #28]	; (8001580 <MotorOutput+0x11c>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff fdd3 	bl	8001110 <__aeabi_f2iz>
 800156a:	4603      	mov	r3, r0
 800156c:	4619      	mov	r1, r3
 800156e:	4620      	mov	r0, r4
 8001570:	f7ff ff22 	bl	80013b8 <SetMotorVoltageAndDirection>
}
 8001574:	bf00      	nop
 8001576:	bd98      	pop	{r3, r4, r7, pc}
 8001578:	20000234 	.word	0x20000234
 800157c:	2000022c 	.word	0x2000022c
 8001580:	20000230 	.word	0x20000230
 8001584:	42c80000 	.word	0x42c80000
 8001588:	c2c80000 	.word	0xc2c80000

0800158c <AngleControl>:

void AngleControl(void)     //
		{
 800158c:	b590      	push	{r4, r7, lr}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
	float fP = 5.0;     //P
 8001592:	4b15      	ldr	r3, [pc, #84]	; (80015e8 <AngleControl+0x5c>)
 8001594:	607b      	str	r3, [r7, #4]
	float fD = 0.2;     //D
 8001596:	4b15      	ldr	r3, [pc, #84]	; (80015ec <AngleControl+0x60>)
 8001598:	603b      	str	r3, [r7, #0]

	g_fAngleControlOut = (CAR_ANGLE_SET - g_fCarAngle) * fP
 800159a:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <AngleControl+0x64>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4619      	mov	r1, r3
 80015a0:	f04f 0000 	mov.w	r0, #0
 80015a4:	f7ff fae4 	bl	8000b70 <__aeabi_fsub>
 80015a8:	4603      	mov	r3, r0
 80015aa:	6879      	ldr	r1, [r7, #4]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff fbe9 	bl	8000d84 <__aeabi_fmul>
 80015b2:	4603      	mov	r3, r0
 80015b4:	461c      	mov	r4, r3
			+ (CAR_ANGLE_SPEED_SET - g_fGyroAngleSpeed) * fD;     //PD
 80015b6:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <AngleControl+0x68>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4619      	mov	r1, r3
 80015bc:	f04f 0000 	mov.w	r0, #0
 80015c0:	f7ff fad6 	bl	8000b70 <__aeabi_fsub>
 80015c4:	4603      	mov	r3, r0
 80015c6:	6839      	ldr	r1, [r7, #0]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff fbdb 	bl	8000d84 <__aeabi_fmul>
 80015ce:	4603      	mov	r3, r0
 80015d0:	4619      	mov	r1, r3
 80015d2:	4620      	mov	r0, r4
 80015d4:	f7ff face 	bl	8000b74 <__addsf3>
 80015d8:	4603      	mov	r3, r0
 80015da:	461a      	mov	r2, r3
	g_fAngleControlOut = (CAR_ANGLE_SET - g_fCarAngle) * fP
 80015dc:	4b06      	ldr	r3, [pc, #24]	; (80015f8 <AngleControl+0x6c>)
 80015de:	601a      	str	r2, [r3, #0]
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd90      	pop	{r4, r7, pc}
 80015e8:	40a00000 	.word	0x40a00000
 80015ec:	3e4ccccd 	.word	0x3e4ccccd
 80015f0:	2000021c 	.word	0x2000021c
 80015f4:	20000218 	.word	0x20000218
 80015f8:	20000234 	.word	0x20000234

080015fc <ShowPlus>:

void ShowPlus() {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
	g_nMainEventCount++;     //1
 8001600:	4b15      	ldr	r3, [pc, #84]	; (8001658 <ShowPlus+0x5c>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	3301      	adds	r3, #1
 8001606:	4a14      	ldr	r2, [pc, #80]	; (8001658 <ShowPlus+0x5c>)
 8001608:	6013      	str	r3, [r2, #0]
	if (g_nMainEventCount >= 5)     //SysTick1ms55ms
 800160a:	4b13      	ldr	r3, [pc, #76]	; (8001658 <ShowPlus+0x5c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2b04      	cmp	r3, #4
 8001610:	d905      	bls.n	800161e <ShowPlus+0x22>
			{
		g_nMainEventCount = 0;     //5ms
 8001612:	4b11      	ldr	r3, [pc, #68]	; (8001658 <ShowPlus+0x5c>)
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
		GetMotorPulse();     //5ms
 8001618:	f7ff feaa 	bl	8001370 <GetMotorPulse>
	} else if (g_nMainEventCount == 3) {
		//1ms
	} else if (g_nMainEventCount == 4) {
		MotorOutput();             //5ms
	}
}
 800161c:	e019      	b.n	8001652 <ShowPlus+0x56>
	} else if (g_nMainEventCount == 1) {     //1ms
 800161e:	4b0e      	ldr	r3, [pc, #56]	; (8001658 <ShowPlus+0x5c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d104      	bne.n	8001630 <ShowPlus+0x34>
		GetMpuData();     //MPU-6050
 8001626:	f7ff fdd3 	bl	80011d0 <GetMpuData>
		AngleCalculate();    //
 800162a:	f7ff fded 	bl	8001208 <AngleCalculate>
}
 800162e:	e010      	b.n	8001652 <ShowPlus+0x56>
	} else if (g_nMainEventCount == 2) {
 8001630:	4b09      	ldr	r3, [pc, #36]	; (8001658 <ShowPlus+0x5c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2b02      	cmp	r3, #2
 8001636:	d102      	bne.n	800163e <ShowPlus+0x42>
		AngleControl();        //1ms
 8001638:	f7ff ffa8 	bl	800158c <AngleControl>
}
 800163c:	e009      	b.n	8001652 <ShowPlus+0x56>
	} else if (g_nMainEventCount == 3) {
 800163e:	4b06      	ldr	r3, [pc, #24]	; (8001658 <ShowPlus+0x5c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2b03      	cmp	r3, #3
 8001644:	d005      	beq.n	8001652 <ShowPlus+0x56>
	} else if (g_nMainEventCount == 4) {
 8001646:	4b04      	ldr	r3, [pc, #16]	; (8001658 <ShowPlus+0x5c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2b04      	cmp	r3, #4
 800164c:	d101      	bne.n	8001652 <ShowPlus+0x56>
		MotorOutput();             //5ms
 800164e:	f7ff ff09 	bl	8001464 <MotorOutput>
}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20000220 	.word	0x20000220

0800165c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b088      	sub	sp, #32
 8001660:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001662:	f107 0310 	add.w	r3, r7, #16
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001670:	4b3f      	ldr	r3, [pc, #252]	; (8001770 <MX_GPIO_Init+0x114>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a3e      	ldr	r2, [pc, #248]	; (8001770 <MX_GPIO_Init+0x114>)
 8001676:	f043 0310 	orr.w	r3, r3, #16
 800167a:	6193      	str	r3, [r2, #24]
 800167c:	4b3c      	ldr	r3, [pc, #240]	; (8001770 <MX_GPIO_Init+0x114>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f003 0310 	and.w	r3, r3, #16
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001688:	4b39      	ldr	r3, [pc, #228]	; (8001770 <MX_GPIO_Init+0x114>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	4a38      	ldr	r2, [pc, #224]	; (8001770 <MX_GPIO_Init+0x114>)
 800168e:	f043 0320 	orr.w	r3, r3, #32
 8001692:	6193      	str	r3, [r2, #24]
 8001694:	4b36      	ldr	r3, [pc, #216]	; (8001770 <MX_GPIO_Init+0x114>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	f003 0320 	and.w	r3, r3, #32
 800169c:	60bb      	str	r3, [r7, #8]
 800169e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a0:	4b33      	ldr	r3, [pc, #204]	; (8001770 <MX_GPIO_Init+0x114>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	4a32      	ldr	r2, [pc, #200]	; (8001770 <MX_GPIO_Init+0x114>)
 80016a6:	f043 0304 	orr.w	r3, r3, #4
 80016aa:	6193      	str	r3, [r2, #24]
 80016ac:	4b30      	ldr	r3, [pc, #192]	; (8001770 <MX_GPIO_Init+0x114>)
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	f003 0304 	and.w	r3, r3, #4
 80016b4:	607b      	str	r3, [r7, #4]
 80016b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b8:	4b2d      	ldr	r3, [pc, #180]	; (8001770 <MX_GPIO_Init+0x114>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	4a2c      	ldr	r2, [pc, #176]	; (8001770 <MX_GPIO_Init+0x114>)
 80016be:	f043 0308 	orr.w	r3, r3, #8
 80016c2:	6193      	str	r3, [r2, #24]
 80016c4:	4b2a      	ldr	r3, [pc, #168]	; (8001770 <MX_GPIO_Init+0x114>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	f003 0308 	and.w	r3, r3, #8
 80016cc:	603b      	str	r3, [r7, #0]
 80016ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 80016d0:	2200      	movs	r2, #0
 80016d2:	2118      	movs	r1, #24
 80016d4:	4827      	ldr	r0, [pc, #156]	; (8001774 <MX_GPIO_Init+0x118>)
 80016d6:	f001 f856 	bl	8002786 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AIN1_Pin|AIN2_Pin|LED_Pin, GPIO_PIN_RESET);
 80016da:	2200      	movs	r2, #0
 80016dc:	f241 0103 	movw	r1, #4099	; 0x1003
 80016e0:	4825      	ldr	r0, [pc, #148]	; (8001778 <MX_GPIO_Init+0x11c>)
 80016e2:	f001 f850 	bl	8002786 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BIN1_Pin|BIN2_Pin;
 80016e6:	2318      	movs	r3, #24
 80016e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ea:	2301      	movs	r3, #1
 80016ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016f2:	2303      	movs	r3, #3
 80016f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f6:	f107 0310 	add.w	r3, r7, #16
 80016fa:	4619      	mov	r1, r3
 80016fc:	481d      	ldr	r0, [pc, #116]	; (8001774 <MX_GPIO_Init+0x118>)
 80016fe:	f000 fed1 	bl	80024a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8001702:	2303      	movs	r3, #3
 8001704:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001706:	2301      	movs	r3, #1
 8001708:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170e:	2302      	movs	r3, #2
 8001710:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001712:	f107 0310 	add.w	r3, r7, #16
 8001716:	4619      	mov	r1, r3
 8001718:	4817      	ldr	r0, [pc, #92]	; (8001778 <MX_GPIO_Init+0x11c>)
 800171a:	f000 fec3 	bl	80024a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 800171e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001722:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001724:	2301      	movs	r3, #1
 8001726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800172c:	2303      	movs	r3, #3
 800172e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001730:	f107 0310 	add.w	r3, r7, #16
 8001734:	4619      	mov	r1, r3
 8001736:	4810      	ldr	r0, [pc, #64]	; (8001778 <MX_GPIO_Init+0x11c>)
 8001738:	f000 feb4 	bl	80024a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 800173c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001740:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001742:	4b0e      	ldr	r3, [pc, #56]	; (800177c <MX_GPIO_Init+0x120>)
 8001744:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001746:	2301      	movs	r3, #1
 8001748:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800174a:	f107 0310 	add.w	r3, r7, #16
 800174e:	4619      	mov	r1, r3
 8001750:	4808      	ldr	r0, [pc, #32]	; (8001774 <MX_GPIO_Init+0x118>)
 8001752:	f000 fea7 	bl	80024a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8001756:	2200      	movs	r2, #0
 8001758:	2101      	movs	r1, #1
 800175a:	2017      	movs	r0, #23
 800175c:	f000 fdf5 	bl	800234a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001760:	2017      	movs	r0, #23
 8001762:	f000 fe0e 	bl	8002382 <HAL_NVIC_EnableIRQ>

}
 8001766:	bf00      	nop
 8001768:	3720      	adds	r7, #32
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40021000 	.word	0x40021000
 8001774:	40010800 	.word	0x40010800
 8001778:	40010c00 	.word	0x40010c00
 800177c:	10210000 	.word	0x10210000

08001780 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <MX_I2C1_Init+0x50>)
 8001786:	4a13      	ldr	r2, [pc, #76]	; (80017d4 <MX_I2C1_Init+0x54>)
 8001788:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800178a:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <MX_I2C1_Init+0x50>)
 800178c:	4a12      	ldr	r2, [pc, #72]	; (80017d8 <MX_I2C1_Init+0x58>)
 800178e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001790:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <MX_I2C1_Init+0x50>)
 8001792:	2200      	movs	r2, #0
 8001794:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001796:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <MX_I2C1_Init+0x50>)
 8001798:	2200      	movs	r2, #0
 800179a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800179c:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <MX_I2C1_Init+0x50>)
 800179e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017a4:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <MX_I2C1_Init+0x50>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017aa:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <MX_I2C1_Init+0x50>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017b0:	4b07      	ldr	r3, [pc, #28]	; (80017d0 <MX_I2C1_Init+0x50>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017b6:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <MX_I2C1_Init+0x50>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017bc:	4804      	ldr	r0, [pc, #16]	; (80017d0 <MX_I2C1_Init+0x50>)
 80017be:	f001 f82b 	bl	8002818 <HAL_I2C_Init>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017c8:	f000 f8b2 	bl	8001930 <Error_Handler>
  }

}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000260 	.word	0x20000260
 80017d4:	40005400 	.word	0x40005400
 80017d8:	000186a0 	.word	0x000186a0

080017dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08a      	sub	sp, #40	; 0x28
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e4:	f107 0314 	add.w	r3, r7, #20
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a1d      	ldr	r2, [pc, #116]	; (800186c <HAL_I2C_MspInit+0x90>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d132      	bne.n	8001862 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fc:	4b1c      	ldr	r3, [pc, #112]	; (8001870 <HAL_I2C_MspInit+0x94>)
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	4a1b      	ldr	r2, [pc, #108]	; (8001870 <HAL_I2C_MspInit+0x94>)
 8001802:	f043 0308 	orr.w	r3, r3, #8
 8001806:	6193      	str	r3, [r2, #24]
 8001808:	4b19      	ldr	r3, [pc, #100]	; (8001870 <HAL_I2C_MspInit+0x94>)
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	f003 0308 	and.w	r3, r3, #8
 8001810:	613b      	str	r3, [r7, #16]
 8001812:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001814:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001818:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800181a:	2312      	movs	r3, #18
 800181c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800181e:	2303      	movs	r3, #3
 8001820:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001822:	f107 0314 	add.w	r3, r7, #20
 8001826:	4619      	mov	r1, r3
 8001828:	4812      	ldr	r0, [pc, #72]	; (8001874 <HAL_I2C_MspInit+0x98>)
 800182a:	f000 fe3b 	bl	80024a4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800182e:	4b12      	ldr	r3, [pc, #72]	; (8001878 <HAL_I2C_MspInit+0x9c>)
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	627b      	str	r3, [r7, #36]	; 0x24
 8001834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001836:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800183a:	627b      	str	r3, [r7, #36]	; 0x24
 800183c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183e:	f043 0302 	orr.w	r3, r3, #2
 8001842:	627b      	str	r3, [r7, #36]	; 0x24
 8001844:	4a0c      	ldr	r2, [pc, #48]	; (8001878 <HAL_I2C_MspInit+0x9c>)
 8001846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001848:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800184a:	4b09      	ldr	r3, [pc, #36]	; (8001870 <HAL_I2C_MspInit+0x94>)
 800184c:	69db      	ldr	r3, [r3, #28]
 800184e:	4a08      	ldr	r2, [pc, #32]	; (8001870 <HAL_I2C_MspInit+0x94>)
 8001850:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001854:	61d3      	str	r3, [r2, #28]
 8001856:	4b06      	ldr	r3, [pc, #24]	; (8001870 <HAL_I2C_MspInit+0x94>)
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001862:	bf00      	nop
 8001864:	3728      	adds	r7, #40	; 0x28
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40005400 	.word	0x40005400
 8001870:	40021000 	.word	0x40021000
 8001874:	40010c00 	.word	0x40010c00
 8001878:	40010000 	.word	0x40010000

0800187c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001880:	f000 fc08 	bl	8002094 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001884:	f000 f80f 	bl	80018a6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001888:	f7ff fee8 	bl	800165c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800188c:	f000 fb4c 	bl	8001f28 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8001890:	f000 fa3c 	bl	8001d0c <MX_TIM4_Init>
  MX_TIM3_Init();
 8001894:	f000 f9b8 	bl	8001c08 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001898:	f7ff ff72 	bl	8001780 <MX_I2C1_Init>
  MX_TIM2_Init();
 800189c:	f000 f960 	bl	8001b60 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	CppMain();
 80018a0:	f7ff fc5c 	bl	800115c <CppMain>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80018a4:	e7fe      	b.n	80018a4 <main+0x28>

080018a6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b090      	sub	sp, #64	; 0x40
 80018aa:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ac:	f107 0318 	add.w	r3, r7, #24
 80018b0:	2228      	movs	r2, #40	; 0x28
 80018b2:	2100      	movs	r1, #0
 80018b4:	4618      	mov	r0, r3
 80018b6:	f004 fa68 	bl	8005d8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018c8:	2301      	movs	r3, #1
 80018ca:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018d0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80018d2:	2300      	movs	r3, #0
 80018d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018d6:	2301      	movs	r3, #1
 80018d8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018da:	2302      	movs	r3, #2
 80018dc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018e4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80018e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018ea:	f107 0318 	add.w	r3, r7, #24
 80018ee:	4618      	mov	r0, r3
 80018f0:	f001 ff80 	bl	80037f4 <HAL_RCC_OscConfig>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <SystemClock_Config+0x58>
  {
    Error_Handler();
 80018fa:	f000 f819 	bl	8001930 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018fe:	230f      	movs	r3, #15
 8001900:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001902:	2302      	movs	r3, #2
 8001904:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800190a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800190e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001910:	2300      	movs	r3, #0
 8001912:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001914:	1d3b      	adds	r3, r7, #4
 8001916:	2102      	movs	r1, #2
 8001918:	4618      	mov	r0, r3
 800191a:	f002 f9eb 	bl	8003cf4 <HAL_RCC_ClockConfig>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001924:	f000 f804 	bl	8001930 <Error_Handler>
  }
}
 8001928:	bf00      	nop
 800192a:	3740      	adds	r7, #64	; 0x40
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001934:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001936:	e7fe      	b.n	8001936 <Error_Handler+0x6>

08001938 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800193e:	4b15      	ldr	r3, [pc, #84]	; (8001994 <HAL_MspInit+0x5c>)
 8001940:	699b      	ldr	r3, [r3, #24]
 8001942:	4a14      	ldr	r2, [pc, #80]	; (8001994 <HAL_MspInit+0x5c>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	6193      	str	r3, [r2, #24]
 800194a:	4b12      	ldr	r3, [pc, #72]	; (8001994 <HAL_MspInit+0x5c>)
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	60bb      	str	r3, [r7, #8]
 8001954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001956:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <HAL_MspInit+0x5c>)
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	4a0e      	ldr	r2, [pc, #56]	; (8001994 <HAL_MspInit+0x5c>)
 800195c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001960:	61d3      	str	r3, [r2, #28]
 8001962:	4b0c      	ldr	r3, [pc, #48]	; (8001994 <HAL_MspInit+0x5c>)
 8001964:	69db      	ldr	r3, [r3, #28]
 8001966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800196e:	4b0a      	ldr	r3, [pc, #40]	; (8001998 <HAL_MspInit+0x60>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	4a04      	ldr	r2, [pc, #16]	; (8001998 <HAL_MspInit+0x60>)
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800198a:	bf00      	nop
 800198c:	3714      	adds	r7, #20
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr
 8001994:	40021000 	.word	0x40021000
 8001998:	40010000 	.word	0x40010000

0800199c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80019a0:	e7fe      	b.n	80019a0 <NMI_Handler+0x4>

080019a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019a6:	e7fe      	b.n	80019a6 <HardFault_Handler+0x4>

080019a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019ac:	e7fe      	b.n	80019ac <MemManage_Handler+0x4>

080019ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019b2:	e7fe      	b.n	80019b2 <BusFault_Handler+0x4>

080019b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b8:	e7fe      	b.n	80019b8 <UsageFault_Handler+0x4>

080019ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019ba:	b480      	push	{r7}
 80019bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bc80      	pop	{r7}
 80019c4:	4770      	bx	lr

080019c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr

080019d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr

080019de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	/*************lyd add here***************/
	extern void ShowPlus();

	ShowPlus();
 80019e2:	f7ff fe0b 	bl	80015fc <ShowPlus>
//		//?5ms??
//		AngleCalculate();
//	}
	/*************lyd end here***************/
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019e6:	f000 fb9b 	bl	8002120 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}

080019ee <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80019f2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80019f6:	f000 fef7 	bl	80027e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
	...

08001a00 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a04:	4802      	ldr	r0, [pc, #8]	; (8001a10 <USART1_IRQHandler+0x10>)
 8001a06:	f003 fae3 	bl	8004fd0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	2000038c 	.word	0x2000038c

08001a14 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
 8001a24:	e00a      	b.n	8001a3c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a26:	f3af 8000 	nop.w
 8001a2a:	4601      	mov	r1, r0
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	1c5a      	adds	r2, r3, #1
 8001a30:	60ba      	str	r2, [r7, #8]
 8001a32:	b2ca      	uxtb	r2, r1
 8001a34:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	617b      	str	r3, [r7, #20]
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	dbf0      	blt.n	8001a26 <_read+0x12>
	}

return len;
 8001a44:	687b      	ldr	r3, [r7, #4]
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3718      	adds	r7, #24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b086      	sub	sp, #24
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	60f8      	str	r0, [r7, #12]
 8001a56:	60b9      	str	r1, [r7, #8]
 8001a58:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	617b      	str	r3, [r7, #20]
 8001a5e:	e009      	b.n	8001a74 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	1c5a      	adds	r2, r3, #1
 8001a64:	60ba      	str	r2, [r7, #8]
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f000 fadb 	bl	8002024 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	3301      	adds	r3, #1
 8001a72:	617b      	str	r3, [r7, #20]
 8001a74:	697a      	ldr	r2, [r7, #20]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	dbf1      	blt.n	8001a60 <_write+0x12>
	}
	return len;
 8001a7c:	687b      	ldr	r3, [r7, #4]
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3718      	adds	r7, #24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <_close>:

int _close(int file)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
	return -1;
 8001a8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr

08001a9c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001aac:	605a      	str	r2, [r3, #4]
	return 0;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bc80      	pop	{r7}
 8001ab8:	4770      	bx	lr

08001aba <_isatty>:

int _isatty(int file)
{
 8001aba:	b480      	push	{r7}
 8001abc:	b083      	sub	sp, #12
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
	return 1;
 8001ac2:	2301      	movs	r3, #1
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bc80      	pop	{r7}
 8001acc:	4770      	bx	lr

08001ace <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b085      	sub	sp, #20
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	60f8      	str	r0, [r7, #12]
 8001ad6:	60b9      	str	r1, [r7, #8]
 8001ad8:	607a      	str	r2, [r7, #4]
	return 0;
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3714      	adds	r7, #20
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bc80      	pop	{r7}
 8001ae4:	4770      	bx	lr
	...

08001ae8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001af0:	4a14      	ldr	r2, [pc, #80]	; (8001b44 <_sbrk+0x5c>)
 8001af2:	4b15      	ldr	r3, [pc, #84]	; (8001b48 <_sbrk+0x60>)
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001afc:	4b13      	ldr	r3, [pc, #76]	; (8001b4c <_sbrk+0x64>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d102      	bne.n	8001b0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b04:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <_sbrk+0x64>)
 8001b06:	4a12      	ldr	r2, [pc, #72]	; (8001b50 <_sbrk+0x68>)
 8001b08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b0a:	4b10      	ldr	r3, [pc, #64]	; (8001b4c <_sbrk+0x64>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4413      	add	r3, r2
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d207      	bcs.n	8001b28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b18:	f004 f902 	bl	8005d20 <__errno>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	230c      	movs	r3, #12
 8001b20:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001b22:	f04f 33ff 	mov.w	r3, #4294967295
 8001b26:	e009      	b.n	8001b3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b28:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <_sbrk+0x64>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b2e:	4b07      	ldr	r3, [pc, #28]	; (8001b4c <_sbrk+0x64>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4413      	add	r3, r2
 8001b36:	4a05      	ldr	r2, [pc, #20]	; (8001b4c <_sbrk+0x64>)
 8001b38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3718      	adds	r7, #24
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20005000 	.word	0x20005000
 8001b48:	00000400 	.word	0x00000400
 8001b4c:	20000238 	.word	0x20000238
 8001b50:	200003d8 	.word	0x200003d8

08001b54 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bc80      	pop	{r7}
 8001b5e:	4770      	bx	lr

08001b60 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b08c      	sub	sp, #48	; 0x30
 8001b64:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b66:	f107 030c 	add.w	r3, r7, #12
 8001b6a:	2224      	movs	r2, #36	; 0x24
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f004 f90b 	bl	8005d8a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
 8001b7a:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8001b7c:	4b21      	ldr	r3, [pc, #132]	; (8001c04 <MX_TIM2_Init+0xa4>)
 8001b7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b82:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b84:	4b1f      	ldr	r3, [pc, #124]	; (8001c04 <MX_TIM2_Init+0xa4>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b8a:	4b1e      	ldr	r3, [pc, #120]	; (8001c04 <MX_TIM2_Init+0xa4>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001b90:	4b1c      	ldr	r3, [pc, #112]	; (8001c04 <MX_TIM2_Init+0xa4>)
 8001b92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b96:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b98:	4b1a      	ldr	r3, [pc, #104]	; (8001c04 <MX_TIM2_Init+0xa4>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b9e:	4b19      	ldr	r3, [pc, #100]	; (8001c04 <MX_TIM2_Init+0xa4>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ba4:	2303      	movs	r3, #3
 8001ba6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bac:	2301      	movs	r3, #1
 8001bae:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001bc8:	f107 030c 	add.w	r3, r7, #12
 8001bcc:	4619      	mov	r1, r3
 8001bce:	480d      	ldr	r0, [pc, #52]	; (8001c04 <MX_TIM2_Init+0xa4>)
 8001bd0:	f002 fb76 	bl	80042c0 <HAL_TIM_Encoder_Init>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001bda:	f7ff fea9 	bl	8001930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bde:	2300      	movs	r3, #0
 8001be0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be2:	2300      	movs	r3, #0
 8001be4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001be6:	1d3b      	adds	r3, r7, #4
 8001be8:	4619      	mov	r1, r3
 8001bea:	4806      	ldr	r0, [pc, #24]	; (8001c04 <MX_TIM2_Init+0xa4>)
 8001bec:	f003 f8b2 	bl	8004d54 <HAL_TIMEx_MasterConfigSynchronization>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001bf6:	f7ff fe9b 	bl	8001930 <Error_Handler>
  }

}
 8001bfa:	bf00      	nop
 8001bfc:	3730      	adds	r7, #48	; 0x30
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	20000344 	.word	0x20000344

08001c08 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b08e      	sub	sp, #56	; 0x38
 8001c0c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c1c:	f107 0320 	add.w	r3, r7, #32
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
 8001c34:	615a      	str	r2, [r3, #20]
 8001c36:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8001c38:	4b32      	ldr	r3, [pc, #200]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001c3a:	4a33      	ldr	r2, [pc, #204]	; (8001d08 <MX_TIM3_Init+0x100>)
 8001c3c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 8001c3e:	4b31      	ldr	r3, [pc, #196]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001c40:	2248      	movs	r2, #72	; 0x48
 8001c42:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c44:	4b2f      	ldr	r3, [pc, #188]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8001c4a:	4b2e      	ldr	r3, [pc, #184]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001c4c:	2264      	movs	r2, #100	; 0x64
 8001c4e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c50:	4b2c      	ldr	r3, [pc, #176]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c56:	4b2b      	ldr	r3, [pc, #172]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c5c:	4829      	ldr	r0, [pc, #164]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001c5e:	f002 f9e5 	bl	800402c <HAL_TIM_Base_Init>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001c68:	f7ff fe62 	bl	8001930 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c70:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c76:	4619      	mov	r1, r3
 8001c78:	4822      	ldr	r0, [pc, #136]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001c7a:	f002 fd0f 	bl	800469c <HAL_TIM_ConfigClockSource>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8001c84:	f7ff fe54 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c88:	481e      	ldr	r0, [pc, #120]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001c8a:	f002 fa1e 	bl	80040ca <HAL_TIM_PWM_Init>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001c94:	f7ff fe4c 	bl	8001930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ca0:	f107 0320 	add.w	r3, r7, #32
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4817      	ldr	r0, [pc, #92]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001ca8:	f003 f854 	bl	8004d54 <HAL_TIMEx_MasterConfigSynchronization>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8001cb2:	f7ff fe3d 	bl	8001930 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cb6:	2360      	movs	r3, #96	; 0x60
 8001cb8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cc6:	1d3b      	adds	r3, r7, #4
 8001cc8:	2200      	movs	r2, #0
 8001cca:	4619      	mov	r1, r3
 8001ccc:	480d      	ldr	r0, [pc, #52]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001cce:	f002 fc27 	bl	8004520 <HAL_TIM_PWM_ConfigChannel>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8001cd8:	f7ff fe2a 	bl	8001930 <Error_Handler>
  }
  sConfigOC.Pulse = 100;
 8001cdc:	2364      	movs	r3, #100	; 0x64
 8001cde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ce0:	1d3b      	adds	r3, r7, #4
 8001ce2:	2204      	movs	r2, #4
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4807      	ldr	r0, [pc, #28]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001ce8:	f002 fc1a 	bl	8004520 <HAL_TIM_PWM_ConfigChannel>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001cf2:	f7ff fe1d 	bl	8001930 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8001cf6:	4803      	ldr	r0, [pc, #12]	; (8001d04 <MX_TIM3_Init+0xfc>)
 8001cf8:	f000 f8e4 	bl	8001ec4 <HAL_TIM_MspPostInit>

}
 8001cfc:	bf00      	nop
 8001cfe:	3738      	adds	r7, #56	; 0x38
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	200002fc 	.word	0x200002fc
 8001d08:	40000400 	.word	0x40000400

08001d0c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08c      	sub	sp, #48	; 0x30
 8001d10:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d12:	f107 030c 	add.w	r3, r7, #12
 8001d16:	2224      	movs	r2, #36	; 0x24
 8001d18:	2100      	movs	r1, #0
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f004 f835 	bl	8005d8a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d20:	1d3b      	adds	r3, r7, #4
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8001d28:	4b20      	ldr	r3, [pc, #128]	; (8001dac <MX_TIM4_Init+0xa0>)
 8001d2a:	4a21      	ldr	r2, [pc, #132]	; (8001db0 <MX_TIM4_Init+0xa4>)
 8001d2c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d2e:	4b1f      	ldr	r3, [pc, #124]	; (8001dac <MX_TIM4_Init+0xa0>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d34:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <MX_TIM4_Init+0xa0>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001d3a:	4b1c      	ldr	r3, [pc, #112]	; (8001dac <MX_TIM4_Init+0xa0>)
 8001d3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d40:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d42:	4b1a      	ldr	r3, [pc, #104]	; (8001dac <MX_TIM4_Init+0xa0>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d48:	4b18      	ldr	r3, [pc, #96]	; (8001dac <MX_TIM4_Init+0xa0>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d52:	2300      	movs	r3, #0
 8001d54:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d56:	2301      	movs	r3, #1
 8001d58:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d62:	2300      	movs	r3, #0
 8001d64:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d66:	2301      	movs	r3, #1
 8001d68:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001d72:	f107 030c 	add.w	r3, r7, #12
 8001d76:	4619      	mov	r1, r3
 8001d78:	480c      	ldr	r0, [pc, #48]	; (8001dac <MX_TIM4_Init+0xa0>)
 8001d7a:	f002 faa1 	bl	80042c0 <HAL_TIM_Encoder_Init>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001d84:	f7ff fdd4 	bl	8001930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d90:	1d3b      	adds	r3, r7, #4
 8001d92:	4619      	mov	r1, r3
 8001d94:	4805      	ldr	r0, [pc, #20]	; (8001dac <MX_TIM4_Init+0xa0>)
 8001d96:	f002 ffdd 	bl	8004d54 <HAL_TIMEx_MasterConfigSynchronization>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001da0:	f7ff fdc6 	bl	8001930 <Error_Handler>
  }

}
 8001da4:	bf00      	nop
 8001da6:	3730      	adds	r7, #48	; 0x30
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	200002b4 	.word	0x200002b4
 8001db0:	40000800 	.word	0x40000800

08001db4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08a      	sub	sp, #40	; 0x28
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dbc:	f107 0318 	add.w	r3, r7, #24
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dd2:	d124      	bne.n	8001e1e <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dd4:	4b28      	ldr	r3, [pc, #160]	; (8001e78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001dd6:	69db      	ldr	r3, [r3, #28]
 8001dd8:	4a27      	ldr	r2, [pc, #156]	; (8001e78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001dda:	f043 0301 	orr.w	r3, r3, #1
 8001dde:	61d3      	str	r3, [r2, #28]
 8001de0:	4b25      	ldr	r3, [pc, #148]	; (8001e78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001de2:	69db      	ldr	r3, [r3, #28]
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	617b      	str	r3, [r7, #20]
 8001dea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dec:	4b22      	ldr	r3, [pc, #136]	; (8001e78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	4a21      	ldr	r2, [pc, #132]	; (8001e78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001df2:	f043 0304 	orr.w	r3, r3, #4
 8001df6:	6193      	str	r3, [r2, #24]
 8001df8:	4b1f      	ldr	r3, [pc, #124]	; (8001e78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	f003 0304 	and.w	r3, r3, #4
 8001e00:	613b      	str	r3, [r7, #16]
 8001e02:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e04:	2303      	movs	r3, #3
 8001e06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e10:	f107 0318 	add.w	r3, r7, #24
 8001e14:	4619      	mov	r1, r3
 8001e16:	4819      	ldr	r0, [pc, #100]	; (8001e7c <HAL_TIM_Encoder_MspInit+0xc8>)
 8001e18:	f000 fb44 	bl	80024a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001e1c:	e028      	b.n	8001e70 <HAL_TIM_Encoder_MspInit+0xbc>
  else if(tim_encoderHandle->Instance==TIM4)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a17      	ldr	r2, [pc, #92]	; (8001e80 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d123      	bne.n	8001e70 <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e28:	4b13      	ldr	r3, [pc, #76]	; (8001e78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001e2a:	69db      	ldr	r3, [r3, #28]
 8001e2c:	4a12      	ldr	r2, [pc, #72]	; (8001e78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001e2e:	f043 0304 	orr.w	r3, r3, #4
 8001e32:	61d3      	str	r3, [r2, #28]
 8001e34:	4b10      	ldr	r3, [pc, #64]	; (8001e78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001e36:	69db      	ldr	r3, [r3, #28]
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e40:	4b0d      	ldr	r3, [pc, #52]	; (8001e78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	4a0c      	ldr	r2, [pc, #48]	; (8001e78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001e46:	f043 0308 	orr.w	r3, r3, #8
 8001e4a:	6193      	str	r3, [r2, #24]
 8001e4c:	4b0a      	ldr	r3, [pc, #40]	; (8001e78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	f003 0308 	and.w	r3, r3, #8
 8001e54:	60bb      	str	r3, [r7, #8]
 8001e56:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e58:	23c0      	movs	r3, #192	; 0xc0
 8001e5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e64:	f107 0318 	add.w	r3, r7, #24
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4806      	ldr	r0, [pc, #24]	; (8001e84 <HAL_TIM_Encoder_MspInit+0xd0>)
 8001e6c:	f000 fb1a 	bl	80024a4 <HAL_GPIO_Init>
}
 8001e70:	bf00      	nop
 8001e72:	3728      	adds	r7, #40	; 0x28
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	40010800 	.word	0x40010800
 8001e80:	40000800 	.word	0x40000800
 8001e84:	40010c00 	.word	0x40010c00

08001e88 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b085      	sub	sp, #20
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a09      	ldr	r2, [pc, #36]	; (8001ebc <HAL_TIM_Base_MspInit+0x34>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d10b      	bne.n	8001eb2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e9a:	4b09      	ldr	r3, [pc, #36]	; (8001ec0 <HAL_TIM_Base_MspInit+0x38>)
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	4a08      	ldr	r2, [pc, #32]	; (8001ec0 <HAL_TIM_Base_MspInit+0x38>)
 8001ea0:	f043 0302 	orr.w	r3, r3, #2
 8001ea4:	61d3      	str	r3, [r2, #28]
 8001ea6:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <HAL_TIM_Base_MspInit+0x38>)
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001eb2:	bf00      	nop
 8001eb4:	3714      	adds	r7, #20
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr
 8001ebc:	40000400 	.word	0x40000400
 8001ec0:	40021000 	.word	0x40021000

08001ec4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b088      	sub	sp, #32
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ecc:	f107 0310 	add.w	r3, r7, #16
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
 8001ed8:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a0f      	ldr	r2, [pc, #60]	; (8001f1c <HAL_TIM_MspPostInit+0x58>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d117      	bne.n	8001f14 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee4:	4b0e      	ldr	r3, [pc, #56]	; (8001f20 <HAL_TIM_MspPostInit+0x5c>)
 8001ee6:	699b      	ldr	r3, [r3, #24]
 8001ee8:	4a0d      	ldr	r2, [pc, #52]	; (8001f20 <HAL_TIM_MspPostInit+0x5c>)
 8001eea:	f043 0304 	orr.w	r3, r3, #4
 8001eee:	6193      	str	r3, [r2, #24]
 8001ef0:	4b0b      	ldr	r3, [pc, #44]	; (8001f20 <HAL_TIM_MspPostInit+0x5c>)
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	f003 0304 	and.w	r3, r3, #4
 8001ef8:	60fb      	str	r3, [r7, #12]
 8001efa:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001efc:	23c0      	movs	r3, #192	; 0xc0
 8001efe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f00:	2302      	movs	r3, #2
 8001f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f04:	2302      	movs	r3, #2
 8001f06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f08:	f107 0310 	add.w	r3, r7, #16
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4805      	ldr	r0, [pc, #20]	; (8001f24 <HAL_TIM_MspPostInit+0x60>)
 8001f10:	f000 fac8 	bl	80024a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001f14:	bf00      	nop
 8001f16:	3720      	adds	r7, #32
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40000400 	.word	0x40000400
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40010800 	.word	0x40010800

08001f28 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001f2c:	4b11      	ldr	r3, [pc, #68]	; (8001f74 <MX_USART1_UART_Init+0x4c>)
 8001f2e:	4a12      	ldr	r2, [pc, #72]	; (8001f78 <MX_USART1_UART_Init+0x50>)
 8001f30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f32:	4b10      	ldr	r3, [pc, #64]	; (8001f74 <MX_USART1_UART_Init+0x4c>)
 8001f34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f3a:	4b0e      	ldr	r3, [pc, #56]	; (8001f74 <MX_USART1_UART_Init+0x4c>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f40:	4b0c      	ldr	r3, [pc, #48]	; (8001f74 <MX_USART1_UART_Init+0x4c>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f46:	4b0b      	ldr	r3, [pc, #44]	; (8001f74 <MX_USART1_UART_Init+0x4c>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f4c:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <MX_USART1_UART_Init+0x4c>)
 8001f4e:	220c      	movs	r2, #12
 8001f50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f52:	4b08      	ldr	r3, [pc, #32]	; (8001f74 <MX_USART1_UART_Init+0x4c>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f58:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <MX_USART1_UART_Init+0x4c>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f5e:	4805      	ldr	r0, [pc, #20]	; (8001f74 <MX_USART1_UART_Init+0x4c>)
 8001f60:	f002 ff56 	bl	8004e10 <HAL_UART_Init>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f6a:	f7ff fce1 	bl	8001930 <Error_Handler>
  }

}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	2000038c 	.word	0x2000038c
 8001f78:	40013800 	.word	0x40013800

08001f7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b088      	sub	sp, #32
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f84:	f107 0310 	add.w	r3, r7, #16
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a20      	ldr	r2, [pc, #128]	; (8002018 <HAL_UART_MspInit+0x9c>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d139      	bne.n	8002010 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f9c:	4b1f      	ldr	r3, [pc, #124]	; (800201c <HAL_UART_MspInit+0xa0>)
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	4a1e      	ldr	r2, [pc, #120]	; (800201c <HAL_UART_MspInit+0xa0>)
 8001fa2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fa6:	6193      	str	r3, [r2, #24]
 8001fa8:	4b1c      	ldr	r3, [pc, #112]	; (800201c <HAL_UART_MspInit+0xa0>)
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb4:	4b19      	ldr	r3, [pc, #100]	; (800201c <HAL_UART_MspInit+0xa0>)
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	4a18      	ldr	r2, [pc, #96]	; (800201c <HAL_UART_MspInit+0xa0>)
 8001fba:	f043 0304 	orr.w	r3, r3, #4
 8001fbe:	6193      	str	r3, [r2, #24]
 8001fc0:	4b16      	ldr	r3, [pc, #88]	; (800201c <HAL_UART_MspInit+0xa0>)
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	f003 0304 	and.w	r3, r3, #4
 8001fc8:	60bb      	str	r3, [r7, #8]
 8001fca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fd0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fda:	f107 0310 	add.w	r3, r7, #16
 8001fde:	4619      	mov	r1, r3
 8001fe0:	480f      	ldr	r0, [pc, #60]	; (8002020 <HAL_UART_MspInit+0xa4>)
 8001fe2:	f000 fa5f 	bl	80024a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fe6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	f107 0310 	add.w	r3, r7, #16
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4809      	ldr	r0, [pc, #36]	; (8002020 <HAL_UART_MspInit+0xa4>)
 8001ffc:	f000 fa52 	bl	80024a4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002000:	2200      	movs	r2, #0
 8002002:	2100      	movs	r1, #0
 8002004:	2025      	movs	r0, #37	; 0x25
 8002006:	f000 f9a0 	bl	800234a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800200a:	2025      	movs	r0, #37	; 0x25
 800200c:	f000 f9b9 	bl	8002382 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002010:	bf00      	nop
 8002012:	3720      	adds	r7, #32
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40013800 	.word	0x40013800
 800201c:	40021000 	.word	0x40021000
 8002020:	40010800 	.word	0x40010800

08002024 <__io_putchar>:
* @brief  Retargets the C library printf function to the USART.
* @param  None
* @retval None
*/
PUTCHAR_PROTOTYPE
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
    /* Place your implementation of fputc here */
    /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 800202c:	1d39      	adds	r1, r7, #4
 800202e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002032:	2201      	movs	r2, #1
 8002034:	4803      	ldr	r0, [pc, #12]	; (8002044 <__io_putchar+0x20>)
 8002036:	f002 ff38 	bl	8004eaa <HAL_UART_Transmit>

    return ch;
 800203a:	687b      	ldr	r3, [r7, #4]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3708      	adds	r7, #8
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	2000038c 	.word	0x2000038c

08002048 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002048:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800204a:	e003      	b.n	8002054 <LoopCopyDataInit>

0800204c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800204c:	4b0b      	ldr	r3, [pc, #44]	; (800207c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800204e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002050:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002052:	3104      	adds	r1, #4

08002054 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002054:	480a      	ldr	r0, [pc, #40]	; (8002080 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002056:	4b0b      	ldr	r3, [pc, #44]	; (8002084 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002058:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800205a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800205c:	d3f6      	bcc.n	800204c <CopyDataInit>
  ldr r2, =_sbss
 800205e:	4a0a      	ldr	r2, [pc, #40]	; (8002088 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002060:	e002      	b.n	8002068 <LoopFillZerobss>

08002062 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002062:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002064:	f842 3b04 	str.w	r3, [r2], #4

08002068 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002068:	4b08      	ldr	r3, [pc, #32]	; (800208c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800206a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800206c:	d3f9      	bcc.n	8002062 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800206e:	f7ff fd71 	bl	8001b54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002072:	f003 fe5b 	bl	8005d2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002076:	f7ff fc01 	bl	800187c <main>
  bx lr
 800207a:	4770      	bx	lr
  ldr r3, =_sidata
 800207c:	0800a4e8 	.word	0x0800a4e8
  ldr r0, =_sdata
 8002080:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002084:	200001e0 	.word	0x200001e0
  ldr r2, =_sbss
 8002088:	200001e0 	.word	0x200001e0
  ldr r3, = _ebss
 800208c:	200003d4 	.word	0x200003d4

08002090 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002090:	e7fe      	b.n	8002090 <ADC1_2_IRQHandler>
	...

08002094 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002098:	4b08      	ldr	r3, [pc, #32]	; (80020bc <HAL_Init+0x28>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a07      	ldr	r2, [pc, #28]	; (80020bc <HAL_Init+0x28>)
 800209e:	f043 0310 	orr.w	r3, r3, #16
 80020a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020a4:	2003      	movs	r0, #3
 80020a6:	f000 f945 	bl	8002334 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020aa:	2000      	movs	r0, #0
 80020ac:	f000 f808 	bl	80020c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020b0:	f7ff fc42 	bl	8001938 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40022000 	.word	0x40022000

080020c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020c8:	4b12      	ldr	r3, [pc, #72]	; (8002114 <HAL_InitTick+0x54>)
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4b12      	ldr	r3, [pc, #72]	; (8002118 <HAL_InitTick+0x58>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	4619      	mov	r1, r3
 80020d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020da:	fbb2 f3f3 	udiv	r3, r2, r3
 80020de:	4618      	mov	r0, r3
 80020e0:	f000 f95d 	bl	800239e <HAL_SYSTICK_Config>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e00e      	b.n	800210c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b0f      	cmp	r3, #15
 80020f2:	d80a      	bhi.n	800210a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020f4:	2200      	movs	r2, #0
 80020f6:	6879      	ldr	r1, [r7, #4]
 80020f8:	f04f 30ff 	mov.w	r0, #4294967295
 80020fc:	f000 f925 	bl	800234a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002100:	4a06      	ldr	r2, [pc, #24]	; (800211c <HAL_InitTick+0x5c>)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002106:	2300      	movs	r3, #0
 8002108:	e000      	b.n	800210c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
}
 800210c:	4618      	mov	r0, r3
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20000004 	.word	0x20000004
 8002118:	2000000c 	.word	0x2000000c
 800211c:	20000008 	.word	0x20000008

08002120 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002124:	4b05      	ldr	r3, [pc, #20]	; (800213c <HAL_IncTick+0x1c>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	461a      	mov	r2, r3
 800212a:	4b05      	ldr	r3, [pc, #20]	; (8002140 <HAL_IncTick+0x20>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4413      	add	r3, r2
 8002130:	4a03      	ldr	r2, [pc, #12]	; (8002140 <HAL_IncTick+0x20>)
 8002132:	6013      	str	r3, [r2, #0]
}
 8002134:	bf00      	nop
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr
 800213c:	2000000c 	.word	0x2000000c
 8002140:	200003cc 	.word	0x200003cc

08002144 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return uwTick;
 8002148:	4b02      	ldr	r3, [pc, #8]	; (8002154 <HAL_GetTick+0x10>)
 800214a:	681b      	ldr	r3, [r3, #0]
}
 800214c:	4618      	mov	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr
 8002154:	200003cc 	.word	0x200003cc

08002158 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002160:	f7ff fff0 	bl	8002144 <HAL_GetTick>
 8002164:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002170:	d005      	beq.n	800217e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002172:	4b09      	ldr	r3, [pc, #36]	; (8002198 <HAL_Delay+0x40>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	461a      	mov	r2, r3
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	4413      	add	r3, r2
 800217c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800217e:	bf00      	nop
 8002180:	f7ff ffe0 	bl	8002144 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	429a      	cmp	r2, r3
 800218e:	d8f7      	bhi.n	8002180 <HAL_Delay+0x28>
  {
  }
}
 8002190:	bf00      	nop
 8002192:	3710      	adds	r7, #16
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	2000000c 	.word	0x2000000c

0800219c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021ac:	4b0c      	ldr	r3, [pc, #48]	; (80021e0 <__NVIC_SetPriorityGrouping+0x44>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021b2:	68ba      	ldr	r2, [r7, #8]
 80021b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021b8:	4013      	ands	r3, r2
 80021ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021ce:	4a04      	ldr	r2, [pc, #16]	; (80021e0 <__NVIC_SetPriorityGrouping+0x44>)
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	60d3      	str	r3, [r2, #12]
}
 80021d4:	bf00      	nop
 80021d6:	3714      	adds	r7, #20
 80021d8:	46bd      	mov	sp, r7
 80021da:	bc80      	pop	{r7}
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	e000ed00 	.word	0xe000ed00

080021e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021e8:	4b04      	ldr	r3, [pc, #16]	; (80021fc <__NVIC_GetPriorityGrouping+0x18>)
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	0a1b      	lsrs	r3, r3, #8
 80021ee:	f003 0307 	and.w	r3, r3, #7
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bc80      	pop	{r7}
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	e000ed00 	.word	0xe000ed00

08002200 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800220a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220e:	2b00      	cmp	r3, #0
 8002210:	db0b      	blt.n	800222a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002212:	79fb      	ldrb	r3, [r7, #7]
 8002214:	f003 021f 	and.w	r2, r3, #31
 8002218:	4906      	ldr	r1, [pc, #24]	; (8002234 <__NVIC_EnableIRQ+0x34>)
 800221a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221e:	095b      	lsrs	r3, r3, #5
 8002220:	2001      	movs	r0, #1
 8002222:	fa00 f202 	lsl.w	r2, r0, r2
 8002226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	bc80      	pop	{r7}
 8002232:	4770      	bx	lr
 8002234:	e000e100 	.word	0xe000e100

08002238 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	4603      	mov	r3, r0
 8002240:	6039      	str	r1, [r7, #0]
 8002242:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002248:	2b00      	cmp	r3, #0
 800224a:	db0a      	blt.n	8002262 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	b2da      	uxtb	r2, r3
 8002250:	490c      	ldr	r1, [pc, #48]	; (8002284 <__NVIC_SetPriority+0x4c>)
 8002252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002256:	0112      	lsls	r2, r2, #4
 8002258:	b2d2      	uxtb	r2, r2
 800225a:	440b      	add	r3, r1
 800225c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002260:	e00a      	b.n	8002278 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	b2da      	uxtb	r2, r3
 8002266:	4908      	ldr	r1, [pc, #32]	; (8002288 <__NVIC_SetPriority+0x50>)
 8002268:	79fb      	ldrb	r3, [r7, #7]
 800226a:	f003 030f 	and.w	r3, r3, #15
 800226e:	3b04      	subs	r3, #4
 8002270:	0112      	lsls	r2, r2, #4
 8002272:	b2d2      	uxtb	r2, r2
 8002274:	440b      	add	r3, r1
 8002276:	761a      	strb	r2, [r3, #24]
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	bc80      	pop	{r7}
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	e000e100 	.word	0xe000e100
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800228c:	b480      	push	{r7}
 800228e:	b089      	sub	sp, #36	; 0x24
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	f003 0307 	and.w	r3, r3, #7
 800229e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	f1c3 0307 	rsb	r3, r3, #7
 80022a6:	2b04      	cmp	r3, #4
 80022a8:	bf28      	it	cs
 80022aa:	2304      	movcs	r3, #4
 80022ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ae:	69fb      	ldr	r3, [r7, #28]
 80022b0:	3304      	adds	r3, #4
 80022b2:	2b06      	cmp	r3, #6
 80022b4:	d902      	bls.n	80022bc <NVIC_EncodePriority+0x30>
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	3b03      	subs	r3, #3
 80022ba:	e000      	b.n	80022be <NVIC_EncodePriority+0x32>
 80022bc:	2300      	movs	r3, #0
 80022be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022c0:	f04f 32ff 	mov.w	r2, #4294967295
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ca:	43da      	mvns	r2, r3
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	401a      	ands	r2, r3
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022d4:	f04f 31ff 	mov.w	r1, #4294967295
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	fa01 f303 	lsl.w	r3, r1, r3
 80022de:	43d9      	mvns	r1, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e4:	4313      	orrs	r3, r2
         );
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3724      	adds	r7, #36	; 0x24
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bc80      	pop	{r7}
 80022ee:	4770      	bx	lr

080022f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	3b01      	subs	r3, #1
 80022fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002300:	d301      	bcc.n	8002306 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002302:	2301      	movs	r3, #1
 8002304:	e00f      	b.n	8002326 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002306:	4a0a      	ldr	r2, [pc, #40]	; (8002330 <SysTick_Config+0x40>)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	3b01      	subs	r3, #1
 800230c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800230e:	210f      	movs	r1, #15
 8002310:	f04f 30ff 	mov.w	r0, #4294967295
 8002314:	f7ff ff90 	bl	8002238 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002318:	4b05      	ldr	r3, [pc, #20]	; (8002330 <SysTick_Config+0x40>)
 800231a:	2200      	movs	r2, #0
 800231c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800231e:	4b04      	ldr	r3, [pc, #16]	; (8002330 <SysTick_Config+0x40>)
 8002320:	2207      	movs	r2, #7
 8002322:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	e000e010 	.word	0xe000e010

08002334 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f7ff ff2d 	bl	800219c <__NVIC_SetPriorityGrouping>
}
 8002342:	bf00      	nop
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800234a:	b580      	push	{r7, lr}
 800234c:	b086      	sub	sp, #24
 800234e:	af00      	add	r7, sp, #0
 8002350:	4603      	mov	r3, r0
 8002352:	60b9      	str	r1, [r7, #8]
 8002354:	607a      	str	r2, [r7, #4]
 8002356:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002358:	2300      	movs	r3, #0
 800235a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800235c:	f7ff ff42 	bl	80021e4 <__NVIC_GetPriorityGrouping>
 8002360:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	68b9      	ldr	r1, [r7, #8]
 8002366:	6978      	ldr	r0, [r7, #20]
 8002368:	f7ff ff90 	bl	800228c <NVIC_EncodePriority>
 800236c:	4602      	mov	r2, r0
 800236e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002372:	4611      	mov	r1, r2
 8002374:	4618      	mov	r0, r3
 8002376:	f7ff ff5f 	bl	8002238 <__NVIC_SetPriority>
}
 800237a:	bf00      	nop
 800237c:	3718      	adds	r7, #24
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	b082      	sub	sp, #8
 8002386:	af00      	add	r7, sp, #0
 8002388:	4603      	mov	r3, r0
 800238a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800238c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff ff35 	bl	8002200 <__NVIC_EnableIRQ>
}
 8002396:	bf00      	nop
 8002398:	3708      	adds	r7, #8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}

0800239e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b082      	sub	sp, #8
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f7ff ffa2 	bl	80022f0 <SysTick_Config>
 80023ac:	4603      	mov	r3, r0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
	...

080023b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023c0:	2300      	movs	r3, #0
 80023c2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d005      	beq.n	80023da <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2204      	movs	r2, #4
 80023d2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	73fb      	strb	r3, [r7, #15]
 80023d8:	e051      	b.n	800247e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f022 020e 	bic.w	r2, r2, #14
 80023e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f022 0201 	bic.w	r2, r2, #1
 80023f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a22      	ldr	r2, [pc, #136]	; (8002488 <HAL_DMA_Abort_IT+0xd0>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d029      	beq.n	8002458 <HAL_DMA_Abort_IT+0xa0>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a20      	ldr	r2, [pc, #128]	; (800248c <HAL_DMA_Abort_IT+0xd4>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d022      	beq.n	8002454 <HAL_DMA_Abort_IT+0x9c>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a1f      	ldr	r2, [pc, #124]	; (8002490 <HAL_DMA_Abort_IT+0xd8>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d01a      	beq.n	800244e <HAL_DMA_Abort_IT+0x96>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a1d      	ldr	r2, [pc, #116]	; (8002494 <HAL_DMA_Abort_IT+0xdc>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d012      	beq.n	8002448 <HAL_DMA_Abort_IT+0x90>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a1c      	ldr	r2, [pc, #112]	; (8002498 <HAL_DMA_Abort_IT+0xe0>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d00a      	beq.n	8002442 <HAL_DMA_Abort_IT+0x8a>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a1a      	ldr	r2, [pc, #104]	; (800249c <HAL_DMA_Abort_IT+0xe4>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d102      	bne.n	800243c <HAL_DMA_Abort_IT+0x84>
 8002436:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800243a:	e00e      	b.n	800245a <HAL_DMA_Abort_IT+0xa2>
 800243c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002440:	e00b      	b.n	800245a <HAL_DMA_Abort_IT+0xa2>
 8002442:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002446:	e008      	b.n	800245a <HAL_DMA_Abort_IT+0xa2>
 8002448:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800244c:	e005      	b.n	800245a <HAL_DMA_Abort_IT+0xa2>
 800244e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002452:	e002      	b.n	800245a <HAL_DMA_Abort_IT+0xa2>
 8002454:	2310      	movs	r3, #16
 8002456:	e000      	b.n	800245a <HAL_DMA_Abort_IT+0xa2>
 8002458:	2301      	movs	r3, #1
 800245a:	4a11      	ldr	r2, [pc, #68]	; (80024a0 <HAL_DMA_Abort_IT+0xe8>)
 800245c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2201      	movs	r2, #1
 8002462:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002472:	2b00      	cmp	r3, #0
 8002474:	d003      	beq.n	800247e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	4798      	blx	r3
    } 
  }
  return status;
 800247e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002480:	4618      	mov	r0, r3
 8002482:	3710      	adds	r7, #16
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40020008 	.word	0x40020008
 800248c:	4002001c 	.word	0x4002001c
 8002490:	40020030 	.word	0x40020030
 8002494:	40020044 	.word	0x40020044
 8002498:	40020058 	.word	0x40020058
 800249c:	4002006c 	.word	0x4002006c
 80024a0:	40020000 	.word	0x40020000

080024a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b08b      	sub	sp, #44	; 0x2c
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ae:	2300      	movs	r3, #0
 80024b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024b2:	2300      	movs	r3, #0
 80024b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024b6:	e127      	b.n	8002708 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024b8:	2201      	movs	r2, #1
 80024ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	69fa      	ldr	r2, [r7, #28]
 80024c8:	4013      	ands	r3, r2
 80024ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	f040 8116 	bne.w	8002702 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b12      	cmp	r3, #18
 80024dc:	d034      	beq.n	8002548 <HAL_GPIO_Init+0xa4>
 80024de:	2b12      	cmp	r3, #18
 80024e0:	d80d      	bhi.n	80024fe <HAL_GPIO_Init+0x5a>
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d02b      	beq.n	800253e <HAL_GPIO_Init+0x9a>
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d804      	bhi.n	80024f4 <HAL_GPIO_Init+0x50>
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d031      	beq.n	8002552 <HAL_GPIO_Init+0xae>
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d01c      	beq.n	800252c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024f2:	e048      	b.n	8002586 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80024f4:	2b03      	cmp	r3, #3
 80024f6:	d043      	beq.n	8002580 <HAL_GPIO_Init+0xdc>
 80024f8:	2b11      	cmp	r3, #17
 80024fa:	d01b      	beq.n	8002534 <HAL_GPIO_Init+0x90>
          break;
 80024fc:	e043      	b.n	8002586 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80024fe:	4a89      	ldr	r2, [pc, #548]	; (8002724 <HAL_GPIO_Init+0x280>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d026      	beq.n	8002552 <HAL_GPIO_Init+0xae>
 8002504:	4a87      	ldr	r2, [pc, #540]	; (8002724 <HAL_GPIO_Init+0x280>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d806      	bhi.n	8002518 <HAL_GPIO_Init+0x74>
 800250a:	4a87      	ldr	r2, [pc, #540]	; (8002728 <HAL_GPIO_Init+0x284>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d020      	beq.n	8002552 <HAL_GPIO_Init+0xae>
 8002510:	4a86      	ldr	r2, [pc, #536]	; (800272c <HAL_GPIO_Init+0x288>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d01d      	beq.n	8002552 <HAL_GPIO_Init+0xae>
          break;
 8002516:	e036      	b.n	8002586 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002518:	4a85      	ldr	r2, [pc, #532]	; (8002730 <HAL_GPIO_Init+0x28c>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d019      	beq.n	8002552 <HAL_GPIO_Init+0xae>
 800251e:	4a85      	ldr	r2, [pc, #532]	; (8002734 <HAL_GPIO_Init+0x290>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d016      	beq.n	8002552 <HAL_GPIO_Init+0xae>
 8002524:	4a84      	ldr	r2, [pc, #528]	; (8002738 <HAL_GPIO_Init+0x294>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d013      	beq.n	8002552 <HAL_GPIO_Init+0xae>
          break;
 800252a:	e02c      	b.n	8002586 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	623b      	str	r3, [r7, #32]
          break;
 8002532:	e028      	b.n	8002586 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	3304      	adds	r3, #4
 800253a:	623b      	str	r3, [r7, #32]
          break;
 800253c:	e023      	b.n	8002586 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	3308      	adds	r3, #8
 8002544:	623b      	str	r3, [r7, #32]
          break;
 8002546:	e01e      	b.n	8002586 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	330c      	adds	r3, #12
 800254e:	623b      	str	r3, [r7, #32]
          break;
 8002550:	e019      	b.n	8002586 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d102      	bne.n	8002560 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800255a:	2304      	movs	r3, #4
 800255c:	623b      	str	r3, [r7, #32]
          break;
 800255e:	e012      	b.n	8002586 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d105      	bne.n	8002574 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002568:	2308      	movs	r3, #8
 800256a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	69fa      	ldr	r2, [r7, #28]
 8002570:	611a      	str	r2, [r3, #16]
          break;
 8002572:	e008      	b.n	8002586 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002574:	2308      	movs	r3, #8
 8002576:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	69fa      	ldr	r2, [r7, #28]
 800257c:	615a      	str	r2, [r3, #20]
          break;
 800257e:	e002      	b.n	8002586 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002580:	2300      	movs	r3, #0
 8002582:	623b      	str	r3, [r7, #32]
          break;
 8002584:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	2bff      	cmp	r3, #255	; 0xff
 800258a:	d801      	bhi.n	8002590 <HAL_GPIO_Init+0xec>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	e001      	b.n	8002594 <HAL_GPIO_Init+0xf0>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3304      	adds	r3, #4
 8002594:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	2bff      	cmp	r3, #255	; 0xff
 800259a:	d802      	bhi.n	80025a2 <HAL_GPIO_Init+0xfe>
 800259c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	e002      	b.n	80025a8 <HAL_GPIO_Init+0x104>
 80025a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a4:	3b08      	subs	r3, #8
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	210f      	movs	r1, #15
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	fa01 f303 	lsl.w	r3, r1, r3
 80025b6:	43db      	mvns	r3, r3
 80025b8:	401a      	ands	r2, r3
 80025ba:	6a39      	ldr	r1, [r7, #32]
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	fa01 f303 	lsl.w	r3, r1, r3
 80025c2:	431a      	orrs	r2, r3
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f000 8096 	beq.w	8002702 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025d6:	4b59      	ldr	r3, [pc, #356]	; (800273c <HAL_GPIO_Init+0x298>)
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	4a58      	ldr	r2, [pc, #352]	; (800273c <HAL_GPIO_Init+0x298>)
 80025dc:	f043 0301 	orr.w	r3, r3, #1
 80025e0:	6193      	str	r3, [r2, #24]
 80025e2:	4b56      	ldr	r3, [pc, #344]	; (800273c <HAL_GPIO_Init+0x298>)
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	f003 0301 	and.w	r3, r3, #1
 80025ea:	60bb      	str	r3, [r7, #8]
 80025ec:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025ee:	4a54      	ldr	r2, [pc, #336]	; (8002740 <HAL_GPIO_Init+0x29c>)
 80025f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f2:	089b      	lsrs	r3, r3, #2
 80025f4:	3302      	adds	r3, #2
 80025f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025fa:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fe:	f003 0303 	and.w	r3, r3, #3
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	220f      	movs	r2, #15
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	43db      	mvns	r3, r3
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	4013      	ands	r3, r2
 8002610:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a4b      	ldr	r2, [pc, #300]	; (8002744 <HAL_GPIO_Init+0x2a0>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d013      	beq.n	8002642 <HAL_GPIO_Init+0x19e>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a4a      	ldr	r2, [pc, #296]	; (8002748 <HAL_GPIO_Init+0x2a4>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d00d      	beq.n	800263e <HAL_GPIO_Init+0x19a>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a49      	ldr	r2, [pc, #292]	; (800274c <HAL_GPIO_Init+0x2a8>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d007      	beq.n	800263a <HAL_GPIO_Init+0x196>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a48      	ldr	r2, [pc, #288]	; (8002750 <HAL_GPIO_Init+0x2ac>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d101      	bne.n	8002636 <HAL_GPIO_Init+0x192>
 8002632:	2303      	movs	r3, #3
 8002634:	e006      	b.n	8002644 <HAL_GPIO_Init+0x1a0>
 8002636:	2304      	movs	r3, #4
 8002638:	e004      	b.n	8002644 <HAL_GPIO_Init+0x1a0>
 800263a:	2302      	movs	r3, #2
 800263c:	e002      	b.n	8002644 <HAL_GPIO_Init+0x1a0>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <HAL_GPIO_Init+0x1a0>
 8002642:	2300      	movs	r3, #0
 8002644:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002646:	f002 0203 	and.w	r2, r2, #3
 800264a:	0092      	lsls	r2, r2, #2
 800264c:	4093      	lsls	r3, r2
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	4313      	orrs	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002654:	493a      	ldr	r1, [pc, #232]	; (8002740 <HAL_GPIO_Init+0x29c>)
 8002656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002658:	089b      	lsrs	r3, r3, #2
 800265a:	3302      	adds	r3, #2
 800265c:	68fa      	ldr	r2, [r7, #12]
 800265e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d006      	beq.n	800267c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800266e:	4b39      	ldr	r3, [pc, #228]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	4938      	ldr	r1, [pc, #224]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	4313      	orrs	r3, r2
 8002678:	600b      	str	r3, [r1, #0]
 800267a:	e006      	b.n	800268a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800267c:	4b35      	ldr	r3, [pc, #212]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	43db      	mvns	r3, r3
 8002684:	4933      	ldr	r1, [pc, #204]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 8002686:	4013      	ands	r3, r2
 8002688:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d006      	beq.n	80026a4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002696:	4b2f      	ldr	r3, [pc, #188]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	492e      	ldr	r1, [pc, #184]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	4313      	orrs	r3, r2
 80026a0:	604b      	str	r3, [r1, #4]
 80026a2:	e006      	b.n	80026b2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026a4:	4b2b      	ldr	r3, [pc, #172]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	43db      	mvns	r3, r3
 80026ac:	4929      	ldr	r1, [pc, #164]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 80026ae:	4013      	ands	r3, r2
 80026b0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d006      	beq.n	80026cc <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026be:	4b25      	ldr	r3, [pc, #148]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 80026c0:	689a      	ldr	r2, [r3, #8]
 80026c2:	4924      	ldr	r1, [pc, #144]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	608b      	str	r3, [r1, #8]
 80026ca:	e006      	b.n	80026da <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80026cc:	4b21      	ldr	r3, [pc, #132]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	43db      	mvns	r3, r3
 80026d4:	491f      	ldr	r1, [pc, #124]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 80026d6:	4013      	ands	r3, r2
 80026d8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d006      	beq.n	80026f4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026e6:	4b1b      	ldr	r3, [pc, #108]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 80026e8:	68da      	ldr	r2, [r3, #12]
 80026ea:	491a      	ldr	r1, [pc, #104]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	60cb      	str	r3, [r1, #12]
 80026f2:	e006      	b.n	8002702 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026f4:	4b17      	ldr	r3, [pc, #92]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 80026f6:	68da      	ldr	r2, [r3, #12]
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	43db      	mvns	r3, r3
 80026fc:	4915      	ldr	r1, [pc, #84]	; (8002754 <HAL_GPIO_Init+0x2b0>)
 80026fe:	4013      	ands	r3, r2
 8002700:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002704:	3301      	adds	r3, #1
 8002706:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270e:	fa22 f303 	lsr.w	r3, r2, r3
 8002712:	2b00      	cmp	r3, #0
 8002714:	f47f aed0 	bne.w	80024b8 <HAL_GPIO_Init+0x14>
  }
}
 8002718:	bf00      	nop
 800271a:	372c      	adds	r7, #44	; 0x2c
 800271c:	46bd      	mov	sp, r7
 800271e:	bc80      	pop	{r7}
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	10210000 	.word	0x10210000
 8002728:	10110000 	.word	0x10110000
 800272c:	10120000 	.word	0x10120000
 8002730:	10310000 	.word	0x10310000
 8002734:	10320000 	.word	0x10320000
 8002738:	10220000 	.word	0x10220000
 800273c:	40021000 	.word	0x40021000
 8002740:	40010000 	.word	0x40010000
 8002744:	40010800 	.word	0x40010800
 8002748:	40010c00 	.word	0x40010c00
 800274c:	40011000 	.word	0x40011000
 8002750:	40011400 	.word	0x40011400
 8002754:	40010400 	.word	0x40010400

08002758 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002758:	b480      	push	{r7}
 800275a:	b085      	sub	sp, #20
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	460b      	mov	r3, r1
 8002762:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	689a      	ldr	r2, [r3, #8]
 8002768:	887b      	ldrh	r3, [r7, #2]
 800276a:	4013      	ands	r3, r2
 800276c:	2b00      	cmp	r3, #0
 800276e:	d002      	beq.n	8002776 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002770:	2301      	movs	r3, #1
 8002772:	73fb      	strb	r3, [r7, #15]
 8002774:	e001      	b.n	800277a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002776:	2300      	movs	r3, #0
 8002778:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800277a:	7bfb      	ldrb	r3, [r7, #15]
}
 800277c:	4618      	mov	r0, r3
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr

08002786 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
 800278e:	460b      	mov	r3, r1
 8002790:	807b      	strh	r3, [r7, #2]
 8002792:	4613      	mov	r3, r2
 8002794:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002796:	787b      	ldrb	r3, [r7, #1]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d003      	beq.n	80027a4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800279c:	887a      	ldrh	r2, [r7, #2]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80027a2:	e003      	b.n	80027ac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80027a4:	887b      	ldrh	r3, [r7, #2]
 80027a6:	041a      	lsls	r2, r3, #16
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	611a      	str	r2, [r3, #16]
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bc80      	pop	{r7}
 80027b4:	4770      	bx	lr

080027b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027b6:	b480      	push	{r7}
 80027b8:	b085      	sub	sp, #20
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
 80027be:	460b      	mov	r3, r1
 80027c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80027c8:	887a      	ldrh	r2, [r7, #2]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	4013      	ands	r3, r2
 80027ce:	041a      	lsls	r2, r3, #16
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	43d9      	mvns	r1, r3
 80027d4:	887b      	ldrh	r3, [r7, #2]
 80027d6:	400b      	ands	r3, r1
 80027d8:	431a      	orrs	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	611a      	str	r2, [r3, #16]
}
 80027de:	bf00      	nop
 80027e0:	3714      	adds	r7, #20
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	4603      	mov	r3, r0
 80027f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80027f2:	4b08      	ldr	r3, [pc, #32]	; (8002814 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027f4:	695a      	ldr	r2, [r3, #20]
 80027f6:	88fb      	ldrh	r3, [r7, #6]
 80027f8:	4013      	ands	r3, r2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d006      	beq.n	800280c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027fe:	4a05      	ldr	r2, [pc, #20]	; (8002814 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002800:	88fb      	ldrh	r3, [r7, #6]
 8002802:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002804:	88fb      	ldrh	r3, [r7, #6]
 8002806:	4618      	mov	r0, r3
 8002808:	f002 feee 	bl	80055e8 <HAL_GPIO_EXTI_Callback>
  }
}
 800280c:	bf00      	nop
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40010400 	.word	0x40010400

08002818 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e11f      	b.n	8002a6a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d106      	bne.n	8002844 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7fe ffcc 	bl	80017dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2224      	movs	r2, #36	; 0x24
 8002848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 0201 	bic.w	r2, r2, #1
 800285a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800286a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800287a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800287c:	f001 fb90 	bl	8003fa0 <HAL_RCC_GetPCLK1Freq>
 8002880:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	4a7b      	ldr	r2, [pc, #492]	; (8002a74 <HAL_I2C_Init+0x25c>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d807      	bhi.n	800289c <HAL_I2C_Init+0x84>
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	4a7a      	ldr	r2, [pc, #488]	; (8002a78 <HAL_I2C_Init+0x260>)
 8002890:	4293      	cmp	r3, r2
 8002892:	bf94      	ite	ls
 8002894:	2301      	movls	r3, #1
 8002896:	2300      	movhi	r3, #0
 8002898:	b2db      	uxtb	r3, r3
 800289a:	e006      	b.n	80028aa <HAL_I2C_Init+0x92>
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	4a77      	ldr	r2, [pc, #476]	; (8002a7c <HAL_I2C_Init+0x264>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	bf94      	ite	ls
 80028a4:	2301      	movls	r3, #1
 80028a6:	2300      	movhi	r3, #0
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e0db      	b.n	8002a6a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	4a72      	ldr	r2, [pc, #456]	; (8002a80 <HAL_I2C_Init+0x268>)
 80028b6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ba:	0c9b      	lsrs	r3, r3, #18
 80028bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	68ba      	ldr	r2, [r7, #8]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	6a1b      	ldr	r3, [r3, #32]
 80028d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	4a64      	ldr	r2, [pc, #400]	; (8002a74 <HAL_I2C_Init+0x25c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d802      	bhi.n	80028ec <HAL_I2C_Init+0xd4>
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	3301      	adds	r3, #1
 80028ea:	e009      	b.n	8002900 <HAL_I2C_Init+0xe8>
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80028f2:	fb02 f303 	mul.w	r3, r2, r3
 80028f6:	4a63      	ldr	r2, [pc, #396]	; (8002a84 <HAL_I2C_Init+0x26c>)
 80028f8:	fba2 2303 	umull	r2, r3, r2, r3
 80028fc:	099b      	lsrs	r3, r3, #6
 80028fe:	3301      	adds	r3, #1
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	6812      	ldr	r2, [r2, #0]
 8002904:	430b      	orrs	r3, r1
 8002906:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002912:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	4956      	ldr	r1, [pc, #344]	; (8002a74 <HAL_I2C_Init+0x25c>)
 800291c:	428b      	cmp	r3, r1
 800291e:	d80d      	bhi.n	800293c <HAL_I2C_Init+0x124>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	1e59      	subs	r1, r3, #1
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	fbb1 f3f3 	udiv	r3, r1, r3
 800292e:	3301      	adds	r3, #1
 8002930:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002934:	2b04      	cmp	r3, #4
 8002936:	bf38      	it	cc
 8002938:	2304      	movcc	r3, #4
 800293a:	e04f      	b.n	80029dc <HAL_I2C_Init+0x1c4>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d111      	bne.n	8002968 <HAL_I2C_Init+0x150>
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	1e58      	subs	r0, r3, #1
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6859      	ldr	r1, [r3, #4]
 800294c:	460b      	mov	r3, r1
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	440b      	add	r3, r1
 8002952:	fbb0 f3f3 	udiv	r3, r0, r3
 8002956:	3301      	adds	r3, #1
 8002958:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800295c:	2b00      	cmp	r3, #0
 800295e:	bf0c      	ite	eq
 8002960:	2301      	moveq	r3, #1
 8002962:	2300      	movne	r3, #0
 8002964:	b2db      	uxtb	r3, r3
 8002966:	e012      	b.n	800298e <HAL_I2C_Init+0x176>
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	1e58      	subs	r0, r3, #1
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6859      	ldr	r1, [r3, #4]
 8002970:	460b      	mov	r3, r1
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	440b      	add	r3, r1
 8002976:	0099      	lsls	r1, r3, #2
 8002978:	440b      	add	r3, r1
 800297a:	fbb0 f3f3 	udiv	r3, r0, r3
 800297e:	3301      	adds	r3, #1
 8002980:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002984:	2b00      	cmp	r3, #0
 8002986:	bf0c      	ite	eq
 8002988:	2301      	moveq	r3, #1
 800298a:	2300      	movne	r3, #0
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <HAL_I2C_Init+0x17e>
 8002992:	2301      	movs	r3, #1
 8002994:	e022      	b.n	80029dc <HAL_I2C_Init+0x1c4>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d10e      	bne.n	80029bc <HAL_I2C_Init+0x1a4>
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	1e58      	subs	r0, r3, #1
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6859      	ldr	r1, [r3, #4]
 80029a6:	460b      	mov	r3, r1
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	440b      	add	r3, r1
 80029ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80029b0:	3301      	adds	r3, #1
 80029b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029ba:	e00f      	b.n	80029dc <HAL_I2C_Init+0x1c4>
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	1e58      	subs	r0, r3, #1
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6859      	ldr	r1, [r3, #4]
 80029c4:	460b      	mov	r3, r1
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	440b      	add	r3, r1
 80029ca:	0099      	lsls	r1, r3, #2
 80029cc:	440b      	add	r3, r1
 80029ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80029d2:	3301      	adds	r3, #1
 80029d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80029dc:	6879      	ldr	r1, [r7, #4]
 80029de:	6809      	ldr	r1, [r1, #0]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69da      	ldr	r2, [r3, #28]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a1b      	ldr	r3, [r3, #32]
 80029f6:	431a      	orrs	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	430a      	orrs	r2, r1
 80029fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a0a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	6911      	ldr	r1, [r2, #16]
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	68d2      	ldr	r2, [r2, #12]
 8002a16:	4311      	orrs	r1, r2
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	6812      	ldr	r2, [r2, #0]
 8002a1c:	430b      	orrs	r3, r1
 8002a1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	695a      	ldr	r2, [r3, #20]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	431a      	orrs	r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f042 0201 	orr.w	r2, r2, #1
 8002a4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2220      	movs	r2, #32
 8002a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	000186a0 	.word	0x000186a0
 8002a78:	001e847f 	.word	0x001e847f
 8002a7c:	003d08ff 	.word	0x003d08ff
 8002a80:	431bde83 	.word	0x431bde83
 8002a84:	10624dd3 	.word	0x10624dd3

08002a88 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b088      	sub	sp, #32
 8002a8c:	af02      	add	r7, sp, #8
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	4608      	mov	r0, r1
 8002a92:	4611      	mov	r1, r2
 8002a94:	461a      	mov	r2, r3
 8002a96:	4603      	mov	r3, r0
 8002a98:	817b      	strh	r3, [r7, #10]
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	813b      	strh	r3, [r7, #8]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002aa2:	f7ff fb4f 	bl	8002144 <HAL_GetTick>
 8002aa6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	2b20      	cmp	r3, #32
 8002ab2:	f040 80d9 	bne.w	8002c68 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	9300      	str	r3, [sp, #0]
 8002aba:	2319      	movs	r3, #25
 8002abc:	2201      	movs	r2, #1
 8002abe:	496d      	ldr	r1, [pc, #436]	; (8002c74 <HAL_I2C_Mem_Write+0x1ec>)
 8002ac0:	68f8      	ldr	r0, [r7, #12]
 8002ac2:	f000 fcbb 	bl	800343c <I2C_WaitOnFlagUntilTimeout>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002acc:	2302      	movs	r3, #2
 8002ace:	e0cc      	b.n	8002c6a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d101      	bne.n	8002ade <HAL_I2C_Mem_Write+0x56>
 8002ada:	2302      	movs	r3, #2
 8002adc:	e0c5      	b.n	8002c6a <HAL_I2C_Mem_Write+0x1e2>
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d007      	beq.n	8002b04 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f042 0201 	orr.w	r2, r2, #1
 8002b02:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b12:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2221      	movs	r2, #33	; 0x21
 8002b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2240      	movs	r2, #64	; 0x40
 8002b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6a3a      	ldr	r2, [r7, #32]
 8002b2e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002b34:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b3a:	b29a      	uxth	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	4a4d      	ldr	r2, [pc, #308]	; (8002c78 <HAL_I2C_Mem_Write+0x1f0>)
 8002b44:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b46:	88f8      	ldrh	r0, [r7, #6]
 8002b48:	893a      	ldrh	r2, [r7, #8]
 8002b4a:	8979      	ldrh	r1, [r7, #10]
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	9301      	str	r3, [sp, #4]
 8002b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b52:	9300      	str	r3, [sp, #0]
 8002b54:	4603      	mov	r3, r0
 8002b56:	68f8      	ldr	r0, [r7, #12]
 8002b58:	f000 faf2 	bl	8003140 <I2C_RequestMemoryWrite>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d052      	beq.n	8002c08 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e081      	b.n	8002c6a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b66:	697a      	ldr	r2, [r7, #20]
 8002b68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f000 fd3c 	bl	80035e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00d      	beq.n	8002b92 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	2b04      	cmp	r3, #4
 8002b7c:	d107      	bne.n	8002b8e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b8c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e06b      	b.n	8002c6a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b96:	781a      	ldrb	r2, [r3, #0]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba2:	1c5a      	adds	r2, r3, #1
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bac:	3b01      	subs	r3, #1
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	b29a      	uxth	r2, r3
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	f003 0304 	and.w	r3, r3, #4
 8002bcc:	2b04      	cmp	r3, #4
 8002bce:	d11b      	bne.n	8002c08 <HAL_I2C_Mem_Write+0x180>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d017      	beq.n	8002c08 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bdc:	781a      	ldrb	r2, [r3, #0]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be8:	1c5a      	adds	r2, r3, #1
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	3b01      	subs	r3, #1
 8002c02:	b29a      	uxth	r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d1aa      	bne.n	8002b66 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c10:	697a      	ldr	r2, [r7, #20]
 8002c12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c14:	68f8      	ldr	r0, [r7, #12]
 8002c16:	f000 fd28 	bl	800366a <I2C_WaitOnBTFFlagUntilTimeout>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d00d      	beq.n	8002c3c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c24:	2b04      	cmp	r3, #4
 8002c26:	d107      	bne.n	8002c38 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c36:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e016      	b.n	8002c6a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2220      	movs	r2, #32
 8002c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002c64:	2300      	movs	r3, #0
 8002c66:	e000      	b.n	8002c6a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002c68:	2302      	movs	r3, #2
  }
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3718      	adds	r7, #24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	00100002 	.word	0x00100002
 8002c78:	ffff0000 	.word	0xffff0000

08002c7c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b08c      	sub	sp, #48	; 0x30
 8002c80:	af02      	add	r7, sp, #8
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	4608      	mov	r0, r1
 8002c86:	4611      	mov	r1, r2
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	817b      	strh	r3, [r7, #10]
 8002c8e:	460b      	mov	r3, r1
 8002c90:	813b      	strh	r3, [r7, #8]
 8002c92:	4613      	mov	r3, r2
 8002c94:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002c96:	2300      	movs	r3, #0
 8002c98:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c9a:	f7ff fa53 	bl	8002144 <HAL_GetTick>
 8002c9e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	2b20      	cmp	r3, #32
 8002caa:	f040 823d 	bne.w	8003128 <HAL_I2C_Mem_Read+0x4ac>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb0:	9300      	str	r3, [sp, #0]
 8002cb2:	2319      	movs	r3, #25
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	4981      	ldr	r1, [pc, #516]	; (8002ebc <HAL_I2C_Mem_Read+0x240>)
 8002cb8:	68f8      	ldr	r0, [r7, #12]
 8002cba:	f000 fbbf 	bl	800343c <I2C_WaitOnFlagUntilTimeout>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	e230      	b.n	800312a <HAL_I2C_Mem_Read+0x4ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_I2C_Mem_Read+0x5a>
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e229      	b.n	800312a <HAL_I2C_Mem_Read+0x4ae>
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d007      	beq.n	8002cfc <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f042 0201 	orr.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d0a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2222      	movs	r2, #34	; 0x22
 8002d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2240      	movs	r2, #64	; 0x40
 8002d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002d2c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	4a61      	ldr	r2, [pc, #388]	; (8002ec0 <HAL_I2C_Mem_Read+0x244>)
 8002d3c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d3e:	88f8      	ldrh	r0, [r7, #6]
 8002d40:	893a      	ldrh	r2, [r7, #8]
 8002d42:	8979      	ldrh	r1, [r7, #10]
 8002d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d46:	9301      	str	r3, [sp, #4]
 8002d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d4a:	9300      	str	r3, [sp, #0]
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	68f8      	ldr	r0, [r7, #12]
 8002d50:	f000 fa8c 	bl	800326c <I2C_RequestMemoryRead>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e1e5      	b.n	800312a <HAL_I2C_Mem_Read+0x4ae>
    }

    if (hi2c->XferSize == 0U)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d113      	bne.n	8002d8e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d66:	2300      	movs	r3, #0
 8002d68:	61fb      	str	r3, [r7, #28]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	695b      	ldr	r3, [r3, #20]
 8002d70:	61fb      	str	r3, [r7, #28]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	61fb      	str	r3, [r7, #28]
 8002d7a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d8a:	601a      	str	r2, [r3, #0]
 8002d8c:	e1b9      	b.n	8003102 <HAL_I2C_Mem_Read+0x486>
    }
    else if (hi2c->XferSize == 1U)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d11d      	bne.n	8002dd2 <HAL_I2C_Mem_Read+0x156>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002da8:	2300      	movs	r3, #0
 8002daa:	61bb      	str	r3, [r7, #24]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	695b      	ldr	r3, [r3, #20]
 8002db2:	61bb      	str	r3, [r7, #24]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	61bb      	str	r3, [r7, #24]
 8002dbc:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dcc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002dce:	b662      	cpsie	i
 8002dd0:	e197      	b.n	8003102 <HAL_I2C_Mem_Read+0x486>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d11d      	bne.n	8002e16 <HAL_I2C_Mem_Read+0x19a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002de8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002dea:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dec:	2300      	movs	r3, #0
 8002dee:	617b      	str	r3, [r7, #20]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	617b      	str	r3, [r7, #20]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	617b      	str	r3, [r7, #20]
 8002e00:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e10:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e12:	b662      	cpsie	i
 8002e14:	e175      	b.n	8003102 <HAL_I2C_Mem_Read+0x486>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e24:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e26:	2300      	movs	r3, #0
 8002e28:	613b      	str	r3, [r7, #16]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	695b      	ldr	r3, [r3, #20]
 8002e30:	613b      	str	r3, [r7, #16]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	613b      	str	r3, [r7, #16]
 8002e3a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002e3c:	e161      	b.n	8003102 <HAL_I2C_Mem_Read+0x486>
    {
      if (hi2c->XferSize <= 3U)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e42:	2b03      	cmp	r3, #3
 8002e44:	f200 811a 	bhi.w	800307c <HAL_I2C_Mem_Read+0x400>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d123      	bne.n	8002e98 <HAL_I2C_Mem_Read+0x21c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e52:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002e54:	68f8      	ldr	r0, [r7, #12]
 8002e56:	f000 fc49 	bl	80036ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <HAL_I2C_Mem_Read+0x1e8>
          {
            return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e162      	b.n	800312a <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	691a      	ldr	r2, [r3, #16]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6e:	b2d2      	uxtb	r2, r2
 8002e70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e76:	1c5a      	adds	r2, r3, #1
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e80:	3b01      	subs	r3, #1
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	b29a      	uxth	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e96:	e134      	b.n	8003102 <HAL_I2C_Mem_Read+0x486>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d150      	bne.n	8002f42 <HAL_I2C_Mem_Read+0x2c6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	4906      	ldr	r1, [pc, #24]	; (8002ec4 <HAL_I2C_Mem_Read+0x248>)
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 fac6 	bl	800343c <I2C_WaitOnFlagUntilTimeout>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d008      	beq.n	8002ec8 <HAL_I2C_Mem_Read+0x24c>
          {
            return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e137      	b.n	800312a <HAL_I2C_Mem_Read+0x4ae>
 8002eba:	bf00      	nop
 8002ebc:	00100002 	.word	0x00100002
 8002ec0:	ffff0000 	.word	0xffff0000
 8002ec4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002ec8:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ed8:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	691a      	ldr	r2, [r3, #16]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee4:	b2d2      	uxtb	r2, r2
 8002ee6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eec:	1c5a      	adds	r2, r3, #1
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	3b01      	subs	r3, #1
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002f0c:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	691a      	ldr	r2, [r3, #16]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f18:	b2d2      	uxtb	r2, r2
 8002f1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f20:	1c5a      	adds	r2, r3, #1
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f40:	e0df      	b.n	8003102 <HAL_I2C_Mem_Read+0x486>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f48:	2200      	movs	r2, #0
 8002f4a:	497a      	ldr	r1, [pc, #488]	; (8003134 <HAL_I2C_Mem_Read+0x4b8>)
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	f000 fa75 	bl	800343c <I2C_WaitOnFlagUntilTimeout>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d001      	beq.n	8002f5c <HAL_I2C_Mem_Read+0x2e0>
          {
            return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e0e6      	b.n	800312a <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f6a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f6c:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	691a      	ldr	r2, [r3, #16]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f78:	b2d2      	uxtb	r2, r2
 8002f7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f80:	1c5a      	adds	r2, r3, #1
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	b29a      	uxth	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002fa0:	4b65      	ldr	r3, [pc, #404]	; (8003138 <HAL_I2C_Mem_Read+0x4bc>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	08db      	lsrs	r3, r3, #3
 8002fa6:	4a65      	ldr	r2, [pc, #404]	; (800313c <HAL_I2C_Mem_Read+0x4c0>)
 8002fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fac:	0a1a      	lsrs	r2, r3, #8
 8002fae:	4613      	mov	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	4413      	add	r3, r2
 8002fb4:	00da      	lsls	r2, r3, #3
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002fba:	6a3b      	ldr	r3, [r7, #32]
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d117      	bne.n	8002ff6 <HAL_I2C_Mem_Read+0x37a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe0:	f043 0220 	orr.w	r2, r3, #32
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002fe8:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e099      	b.n	800312a <HAL_I2C_Mem_Read+0x4ae>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	695b      	ldr	r3, [r3, #20]
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	2b04      	cmp	r3, #4
 8003002:	d1da      	bne.n	8002fba <HAL_I2C_Mem_Read+0x33e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003012:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	691a      	ldr	r2, [r3, #16]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301e:	b2d2      	uxtb	r2, r2
 8003020:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003026:	1c5a      	adds	r2, r3, #1
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003030:	3b01      	subs	r3, #1
 8003032:	b29a      	uxth	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800303c:	b29b      	uxth	r3, r3
 800303e:	3b01      	subs	r3, #1
 8003040:	b29a      	uxth	r2, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003046:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	691a      	ldr	r2, [r3, #16]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305a:	1c5a      	adds	r2, r3, #1
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003064:	3b01      	subs	r3, #1
 8003066:	b29a      	uxth	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003070:	b29b      	uxth	r3, r3
 8003072:	3b01      	subs	r3, #1
 8003074:	b29a      	uxth	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	855a      	strh	r2, [r3, #42]	; 0x2a
 800307a:	e042      	b.n	8003102 <HAL_I2C_Mem_Read+0x486>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800307c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800307e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003080:	68f8      	ldr	r0, [r7, #12]
 8003082:	f000 fb33 	bl	80036ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <HAL_I2C_Mem_Read+0x414>
        {
          return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e04c      	b.n	800312a <HAL_I2C_Mem_Read+0x4ae>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	691a      	ldr	r2, [r3, #16]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309a:	b2d2      	uxtb	r2, r2
 800309c:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a2:	1c5a      	adds	r2, r3, #1
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ac:	3b01      	subs	r3, #1
 80030ae:	b29a      	uxth	r2, r3
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	3b01      	subs	r3, #1
 80030bc:	b29a      	uxth	r2, r3
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	695b      	ldr	r3, [r3, #20]
 80030c8:	f003 0304 	and.w	r3, r3, #4
 80030cc:	2b04      	cmp	r3, #4
 80030ce:	d118      	bne.n	8003102 <HAL_I2C_Mem_Read+0x486>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	691a      	ldr	r2, [r3, #16]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030da:	b2d2      	uxtb	r2, r2
 80030dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e2:	1c5a      	adds	r2, r3, #1
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ec:	3b01      	subs	r3, #1
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	3b01      	subs	r3, #1
 80030fc:	b29a      	uxth	r2, r3
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003106:	2b00      	cmp	r3, #0
 8003108:	f47f ae99 	bne.w	8002e3e <HAL_I2C_Mem_Read+0x1c2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2220      	movs	r2, #32
 8003110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	e000      	b.n	800312a <HAL_I2C_Mem_Read+0x4ae>
  }
  else
  {
    return HAL_BUSY;
 8003128:	2302      	movs	r3, #2
  }
}
 800312a:	4618      	mov	r0, r3
 800312c:	3728      	adds	r7, #40	; 0x28
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	00010004 	.word	0x00010004
 8003138:	20000004 	.word	0x20000004
 800313c:	14f8b589 	.word	0x14f8b589

08003140 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b088      	sub	sp, #32
 8003144:	af02      	add	r7, sp, #8
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	4608      	mov	r0, r1
 800314a:	4611      	mov	r1, r2
 800314c:	461a      	mov	r2, r3
 800314e:	4603      	mov	r3, r0
 8003150:	817b      	strh	r3, [r7, #10]
 8003152:	460b      	mov	r3, r1
 8003154:	813b      	strh	r3, [r7, #8]
 8003156:	4613      	mov	r3, r2
 8003158:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003168:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800316a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800316c:	9300      	str	r3, [sp, #0]
 800316e:	6a3b      	ldr	r3, [r7, #32]
 8003170:	2200      	movs	r2, #0
 8003172:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 f960 	bl	800343c <I2C_WaitOnFlagUntilTimeout>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00d      	beq.n	800319e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800318c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003190:	d103      	bne.n	800319a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003198:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e05f      	b.n	800325e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800319e:	897b      	ldrh	r3, [r7, #10]
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	461a      	mov	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80031ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80031ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b0:	6a3a      	ldr	r2, [r7, #32]
 80031b2:	492d      	ldr	r1, [pc, #180]	; (8003268 <I2C_RequestMemoryWrite+0x128>)
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f000 f998 	bl	80034ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e04c      	b.n	800325e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031c4:	2300      	movs	r3, #0
 80031c6:	617b      	str	r3, [r7, #20]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	617b      	str	r3, [r7, #20]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	617b      	str	r3, [r7, #20]
 80031d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031dc:	6a39      	ldr	r1, [r7, #32]
 80031de:	68f8      	ldr	r0, [r7, #12]
 80031e0:	f000 fa02 	bl	80035e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00d      	beq.n	8003206 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ee:	2b04      	cmp	r3, #4
 80031f0:	d107      	bne.n	8003202 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003200:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e02b      	b.n	800325e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003206:	88fb      	ldrh	r3, [r7, #6]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d105      	bne.n	8003218 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800320c:	893b      	ldrh	r3, [r7, #8]
 800320e:	b2da      	uxtb	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	611a      	str	r2, [r3, #16]
 8003216:	e021      	b.n	800325c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003218:	893b      	ldrh	r3, [r7, #8]
 800321a:	0a1b      	lsrs	r3, r3, #8
 800321c:	b29b      	uxth	r3, r3
 800321e:	b2da      	uxtb	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003226:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003228:	6a39      	ldr	r1, [r7, #32]
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f000 f9dc 	bl	80035e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00d      	beq.n	8003252 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323a:	2b04      	cmp	r3, #4
 800323c:	d107      	bne.n	800324e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800324c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e005      	b.n	800325e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003252:	893b      	ldrh	r3, [r7, #8]
 8003254:	b2da      	uxtb	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3718      	adds	r7, #24
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	00010002 	.word	0x00010002

0800326c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b088      	sub	sp, #32
 8003270:	af02      	add	r7, sp, #8
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	4608      	mov	r0, r1
 8003276:	4611      	mov	r1, r2
 8003278:	461a      	mov	r2, r3
 800327a:	4603      	mov	r3, r0
 800327c:	817b      	strh	r3, [r7, #10]
 800327e:	460b      	mov	r3, r1
 8003280:	813b      	strh	r3, [r7, #8]
 8003282:	4613      	mov	r3, r2
 8003284:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003294:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a8:	9300      	str	r3, [sp, #0]
 80032aa:	6a3b      	ldr	r3, [r7, #32]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032b2:	68f8      	ldr	r0, [r7, #12]
 80032b4:	f000 f8c2 	bl	800343c <I2C_WaitOnFlagUntilTimeout>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00d      	beq.n	80032da <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032cc:	d103      	bne.n	80032d6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e0aa      	b.n	8003430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032da:	897b      	ldrh	r3, [r7, #10]
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	461a      	mov	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80032e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ec:	6a3a      	ldr	r2, [r7, #32]
 80032ee:	4952      	ldr	r1, [pc, #328]	; (8003438 <I2C_RequestMemoryRead+0x1cc>)
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f000 f8fa 	bl	80034ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e097      	b.n	8003430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003300:	2300      	movs	r3, #0
 8003302:	617b      	str	r3, [r7, #20]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	695b      	ldr	r3, [r3, #20]
 800330a:	617b      	str	r3, [r7, #20]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	617b      	str	r3, [r7, #20]
 8003314:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003316:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003318:	6a39      	ldr	r1, [r7, #32]
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f000 f964 	bl	80035e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00d      	beq.n	8003342 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332a:	2b04      	cmp	r3, #4
 800332c:	d107      	bne.n	800333e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800333c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e076      	b.n	8003430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003342:	88fb      	ldrh	r3, [r7, #6]
 8003344:	2b01      	cmp	r3, #1
 8003346:	d105      	bne.n	8003354 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003348:	893b      	ldrh	r3, [r7, #8]
 800334a:	b2da      	uxtb	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	611a      	str	r2, [r3, #16]
 8003352:	e021      	b.n	8003398 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003354:	893b      	ldrh	r3, [r7, #8]
 8003356:	0a1b      	lsrs	r3, r3, #8
 8003358:	b29b      	uxth	r3, r3
 800335a:	b2da      	uxtb	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003362:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003364:	6a39      	ldr	r1, [r7, #32]
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 f93e 	bl	80035e8 <I2C_WaitOnTXEFlagUntilTimeout>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00d      	beq.n	800338e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003376:	2b04      	cmp	r3, #4
 8003378:	d107      	bne.n	800338a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003388:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e050      	b.n	8003430 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800338e:	893b      	ldrh	r3, [r7, #8]
 8003390:	b2da      	uxtb	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003398:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800339a:	6a39      	ldr	r1, [r7, #32]
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f000 f923 	bl	80035e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d00d      	beq.n	80033c4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ac:	2b04      	cmp	r3, #4
 80033ae:	d107      	bne.n	80033c0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033be:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e035      	b.n	8003430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033d2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	6a3b      	ldr	r3, [r7, #32]
 80033da:	2200      	movs	r2, #0
 80033dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f000 f82b 	bl	800343c <I2C_WaitOnFlagUntilTimeout>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00d      	beq.n	8003408 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033fa:	d103      	bne.n	8003404 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003402:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e013      	b.n	8003430 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003408:	897b      	ldrh	r3, [r7, #10]
 800340a:	b2db      	uxtb	r3, r3
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	b2da      	uxtb	r2, r3
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341a:	6a3a      	ldr	r2, [r7, #32]
 800341c:	4906      	ldr	r1, [pc, #24]	; (8003438 <I2C_RequestMemoryRead+0x1cc>)
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f000 f863 	bl	80034ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e000      	b.n	8003430 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	3718      	adds	r7, #24
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	00010002 	.word	0x00010002

0800343c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	603b      	str	r3, [r7, #0]
 8003448:	4613      	mov	r3, r2
 800344a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800344c:	e025      	b.n	800349a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003454:	d021      	beq.n	800349a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003456:	f7fe fe75 	bl	8002144 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	683a      	ldr	r2, [r7, #0]
 8003462:	429a      	cmp	r2, r3
 8003464:	d302      	bcc.n	800346c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d116      	bne.n	800349a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2220      	movs	r2, #32
 8003476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2200      	movs	r2, #0
 800347e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	f043 0220 	orr.w	r2, r3, #32
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e023      	b.n	80034e2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	0c1b      	lsrs	r3, r3, #16
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d10d      	bne.n	80034c0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	43da      	mvns	r2, r3
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	4013      	ands	r3, r2
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	bf0c      	ite	eq
 80034b6:	2301      	moveq	r3, #1
 80034b8:	2300      	movne	r3, #0
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	461a      	mov	r2, r3
 80034be:	e00c      	b.n	80034da <I2C_WaitOnFlagUntilTimeout+0x9e>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	43da      	mvns	r2, r3
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	4013      	ands	r3, r2
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	bf0c      	ite	eq
 80034d2:	2301      	moveq	r3, #1
 80034d4:	2300      	movne	r3, #0
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	461a      	mov	r2, r3
 80034da:	79fb      	ldrb	r3, [r7, #7]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d0b6      	beq.n	800344e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b084      	sub	sp, #16
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	60f8      	str	r0, [r7, #12]
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	607a      	str	r2, [r7, #4]
 80034f6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034f8:	e051      	b.n	800359e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003504:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003508:	d123      	bne.n	8003552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003518:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003522:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2220      	movs	r2, #32
 800352e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353e:	f043 0204 	orr.w	r2, r3, #4
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e046      	b.n	80035e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003558:	d021      	beq.n	800359e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800355a:	f7fe fdf3 	bl	8002144 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	429a      	cmp	r2, r3
 8003568:	d302      	bcc.n	8003570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d116      	bne.n	800359e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2220      	movs	r2, #32
 800357a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358a:	f043 0220 	orr.w	r2, r3, #32
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e020      	b.n	80035e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	0c1b      	lsrs	r3, r3, #16
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d10c      	bne.n	80035c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	43da      	mvns	r2, r3
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	4013      	ands	r3, r2
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	bf14      	ite	ne
 80035ba:	2301      	movne	r3, #1
 80035bc:	2300      	moveq	r3, #0
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	e00b      	b.n	80035da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	43da      	mvns	r2, r3
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	4013      	ands	r3, r2
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	bf14      	ite	ne
 80035d4:	2301      	movne	r3, #1
 80035d6:	2300      	moveq	r3, #0
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d18d      	bne.n	80034fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80035de:	2300      	movs	r3, #0
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3710      	adds	r7, #16
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035f4:	e02d      	b.n	8003652 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035f6:	68f8      	ldr	r0, [r7, #12]
 80035f8:	f000 f8ce 	bl	8003798 <I2C_IsAcknowledgeFailed>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e02d      	b.n	8003662 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800360c:	d021      	beq.n	8003652 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800360e:	f7fe fd99 	bl	8002144 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	68ba      	ldr	r2, [r7, #8]
 800361a:	429a      	cmp	r2, r3
 800361c:	d302      	bcc.n	8003624 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d116      	bne.n	8003652 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2220      	movs	r2, #32
 800362e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	f043 0220 	orr.w	r2, r3, #32
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e007      	b.n	8003662 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800365c:	2b80      	cmp	r3, #128	; 0x80
 800365e:	d1ca      	bne.n	80035f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}

0800366a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b084      	sub	sp, #16
 800366e:	af00      	add	r7, sp, #0
 8003670:	60f8      	str	r0, [r7, #12]
 8003672:	60b9      	str	r1, [r7, #8]
 8003674:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003676:	e02d      	b.n	80036d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003678:	68f8      	ldr	r0, [r7, #12]
 800367a:	f000 f88d 	bl	8003798 <I2C_IsAcknowledgeFailed>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d001      	beq.n	8003688 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e02d      	b.n	80036e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800368e:	d021      	beq.n	80036d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003690:	f7fe fd58 	bl	8002144 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	68ba      	ldr	r2, [r7, #8]
 800369c:	429a      	cmp	r2, r3
 800369e:	d302      	bcc.n	80036a6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d116      	bne.n	80036d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2220      	movs	r2, #32
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c0:	f043 0220 	orr.w	r2, r3, #32
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e007      	b.n	80036e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	f003 0304 	and.w	r3, r3, #4
 80036de:	2b04      	cmp	r3, #4
 80036e0:	d1ca      	bne.n	8003678 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3710      	adds	r7, #16
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036f8:	e042      	b.n	8003780 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	695b      	ldr	r3, [r3, #20]
 8003700:	f003 0310 	and.w	r3, r3, #16
 8003704:	2b10      	cmp	r3, #16
 8003706:	d119      	bne.n	800373c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f06f 0210 	mvn.w	r2, #16
 8003710:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2200      	movs	r2, #0
 8003716:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2220      	movs	r2, #32
 800371c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e029      	b.n	8003790 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800373c:	f7fe fd02 	bl	8002144 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	429a      	cmp	r2, r3
 800374a:	d302      	bcc.n	8003752 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d116      	bne.n	8003780 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2200      	movs	r2, #0
 8003756:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2220      	movs	r2, #32
 800375c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376c:	f043 0220 	orr.w	r2, r3, #32
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e007      	b.n	8003790 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	695b      	ldr	r3, [r3, #20]
 8003786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800378a:	2b40      	cmp	r3, #64	; 0x40
 800378c:	d1b5      	bne.n	80036fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ae:	d11b      	bne.n	80037e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2220      	movs	r2, #32
 80037c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d4:	f043 0204 	orr.w	r2, r3, #4
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e000      	b.n	80037ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bc80      	pop	{r7}
 80037f2:	4770      	bx	lr

080037f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b086      	sub	sp, #24
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e26c      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b00      	cmp	r3, #0
 8003810:	f000 8087 	beq.w	8003922 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003814:	4b92      	ldr	r3, [pc, #584]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f003 030c 	and.w	r3, r3, #12
 800381c:	2b04      	cmp	r3, #4
 800381e:	d00c      	beq.n	800383a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003820:	4b8f      	ldr	r3, [pc, #572]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f003 030c 	and.w	r3, r3, #12
 8003828:	2b08      	cmp	r3, #8
 800382a:	d112      	bne.n	8003852 <HAL_RCC_OscConfig+0x5e>
 800382c:	4b8c      	ldr	r3, [pc, #560]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003834:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003838:	d10b      	bne.n	8003852 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800383a:	4b89      	ldr	r3, [pc, #548]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d06c      	beq.n	8003920 <HAL_RCC_OscConfig+0x12c>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d168      	bne.n	8003920 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e246      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800385a:	d106      	bne.n	800386a <HAL_RCC_OscConfig+0x76>
 800385c:	4b80      	ldr	r3, [pc, #512]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a7f      	ldr	r2, [pc, #508]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003862:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003866:	6013      	str	r3, [r2, #0]
 8003868:	e02e      	b.n	80038c8 <HAL_RCC_OscConfig+0xd4>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10c      	bne.n	800388c <HAL_RCC_OscConfig+0x98>
 8003872:	4b7b      	ldr	r3, [pc, #492]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a7a      	ldr	r2, [pc, #488]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003878:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800387c:	6013      	str	r3, [r2, #0]
 800387e:	4b78      	ldr	r3, [pc, #480]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a77      	ldr	r2, [pc, #476]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003884:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003888:	6013      	str	r3, [r2, #0]
 800388a:	e01d      	b.n	80038c8 <HAL_RCC_OscConfig+0xd4>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003894:	d10c      	bne.n	80038b0 <HAL_RCC_OscConfig+0xbc>
 8003896:	4b72      	ldr	r3, [pc, #456]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a71      	ldr	r2, [pc, #452]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 800389c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038a0:	6013      	str	r3, [r2, #0]
 80038a2:	4b6f      	ldr	r3, [pc, #444]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a6e      	ldr	r2, [pc, #440]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 80038a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038ac:	6013      	str	r3, [r2, #0]
 80038ae:	e00b      	b.n	80038c8 <HAL_RCC_OscConfig+0xd4>
 80038b0:	4b6b      	ldr	r3, [pc, #428]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a6a      	ldr	r2, [pc, #424]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 80038b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038ba:	6013      	str	r3, [r2, #0]
 80038bc:	4b68      	ldr	r3, [pc, #416]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a67      	ldr	r2, [pc, #412]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 80038c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d013      	beq.n	80038f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d0:	f7fe fc38 	bl	8002144 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038d8:	f7fe fc34 	bl	8002144 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b64      	cmp	r3, #100	; 0x64
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e1fa      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ea:	4b5d      	ldr	r3, [pc, #372]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCC_OscConfig+0xe4>
 80038f6:	e014      	b.n	8003922 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f8:	f7fe fc24 	bl	8002144 <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003900:	f7fe fc20 	bl	8002144 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b64      	cmp	r3, #100	; 0x64
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e1e6      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003912:	4b53      	ldr	r3, [pc, #332]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1f0      	bne.n	8003900 <HAL_RCC_OscConfig+0x10c>
 800391e:	e000      	b.n	8003922 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003920:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d063      	beq.n	80039f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800392e:	4b4c      	ldr	r3, [pc, #304]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f003 030c 	and.w	r3, r3, #12
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00b      	beq.n	8003952 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800393a:	4b49      	ldr	r3, [pc, #292]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f003 030c 	and.w	r3, r3, #12
 8003942:	2b08      	cmp	r3, #8
 8003944:	d11c      	bne.n	8003980 <HAL_RCC_OscConfig+0x18c>
 8003946:	4b46      	ldr	r3, [pc, #280]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d116      	bne.n	8003980 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003952:	4b43      	ldr	r3, [pc, #268]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d005      	beq.n	800396a <HAL_RCC_OscConfig+0x176>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	2b01      	cmp	r3, #1
 8003964:	d001      	beq.n	800396a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e1ba      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800396a:	4b3d      	ldr	r3, [pc, #244]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	00db      	lsls	r3, r3, #3
 8003978:	4939      	ldr	r1, [pc, #228]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 800397a:	4313      	orrs	r3, r2
 800397c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800397e:	e03a      	b.n	80039f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	691b      	ldr	r3, [r3, #16]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d020      	beq.n	80039ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003988:	4b36      	ldr	r3, [pc, #216]	; (8003a64 <HAL_RCC_OscConfig+0x270>)
 800398a:	2201      	movs	r2, #1
 800398c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398e:	f7fe fbd9 	bl	8002144 <HAL_GetTick>
 8003992:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003994:	e008      	b.n	80039a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003996:	f7fe fbd5 	bl	8002144 <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d901      	bls.n	80039a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e19b      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a8:	4b2d      	ldr	r3, [pc, #180]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0f0      	beq.n	8003996 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039b4:	4b2a      	ldr	r3, [pc, #168]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	695b      	ldr	r3, [r3, #20]
 80039c0:	00db      	lsls	r3, r3, #3
 80039c2:	4927      	ldr	r1, [pc, #156]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	600b      	str	r3, [r1, #0]
 80039c8:	e015      	b.n	80039f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039ca:	4b26      	ldr	r3, [pc, #152]	; (8003a64 <HAL_RCC_OscConfig+0x270>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d0:	f7fe fbb8 	bl	8002144 <HAL_GetTick>
 80039d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039d8:	f7fe fbb4 	bl	8002144 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e17a      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ea:	4b1d      	ldr	r3, [pc, #116]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1f0      	bne.n	80039d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0308 	and.w	r3, r3, #8
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d03a      	beq.n	8003a78 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d019      	beq.n	8003a3e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a0a:	4b17      	ldr	r3, [pc, #92]	; (8003a68 <HAL_RCC_OscConfig+0x274>)
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a10:	f7fe fb98 	bl	8002144 <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a18:	f7fe fb94 	bl	8002144 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e15a      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a2a:	4b0d      	ldr	r3, [pc, #52]	; (8003a60 <HAL_RCC_OscConfig+0x26c>)
 8003a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0f0      	beq.n	8003a18 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a36:	2001      	movs	r0, #1
 8003a38:	f000 fada 	bl	8003ff0 <RCC_Delay>
 8003a3c:	e01c      	b.n	8003a78 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a3e:	4b0a      	ldr	r3, [pc, #40]	; (8003a68 <HAL_RCC_OscConfig+0x274>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a44:	f7fe fb7e 	bl	8002144 <HAL_GetTick>
 8003a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a4a:	e00f      	b.n	8003a6c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a4c:	f7fe fb7a 	bl	8002144 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d908      	bls.n	8003a6c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e140      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
 8003a5e:	bf00      	nop
 8003a60:	40021000 	.word	0x40021000
 8003a64:	42420000 	.word	0x42420000
 8003a68:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a6c:	4b9e      	ldr	r3, [pc, #632]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d1e9      	bne.n	8003a4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0304 	and.w	r3, r3, #4
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	f000 80a6 	beq.w	8003bd2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a86:	2300      	movs	r3, #0
 8003a88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a8a:	4b97      	ldr	r3, [pc, #604]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d10d      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a96:	4b94      	ldr	r3, [pc, #592]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003a98:	69db      	ldr	r3, [r3, #28]
 8003a9a:	4a93      	ldr	r2, [pc, #588]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aa0:	61d3      	str	r3, [r2, #28]
 8003aa2:	4b91      	ldr	r3, [pc, #580]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aaa:	60bb      	str	r3, [r7, #8]
 8003aac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ab2:	4b8e      	ldr	r3, [pc, #568]	; (8003cec <HAL_RCC_OscConfig+0x4f8>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d118      	bne.n	8003af0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003abe:	4b8b      	ldr	r3, [pc, #556]	; (8003cec <HAL_RCC_OscConfig+0x4f8>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a8a      	ldr	r2, [pc, #552]	; (8003cec <HAL_RCC_OscConfig+0x4f8>)
 8003ac4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ac8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aca:	f7fe fb3b 	bl	8002144 <HAL_GetTick>
 8003ace:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ad0:	e008      	b.n	8003ae4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ad2:	f7fe fb37 	bl	8002144 <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	2b64      	cmp	r3, #100	; 0x64
 8003ade:	d901      	bls.n	8003ae4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e0fd      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ae4:	4b81      	ldr	r3, [pc, #516]	; (8003cec <HAL_RCC_OscConfig+0x4f8>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d0f0      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d106      	bne.n	8003b06 <HAL_RCC_OscConfig+0x312>
 8003af8:	4b7b      	ldr	r3, [pc, #492]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	4a7a      	ldr	r2, [pc, #488]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003afe:	f043 0301 	orr.w	r3, r3, #1
 8003b02:	6213      	str	r3, [r2, #32]
 8003b04:	e02d      	b.n	8003b62 <HAL_RCC_OscConfig+0x36e>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10c      	bne.n	8003b28 <HAL_RCC_OscConfig+0x334>
 8003b0e:	4b76      	ldr	r3, [pc, #472]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b10:	6a1b      	ldr	r3, [r3, #32]
 8003b12:	4a75      	ldr	r2, [pc, #468]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b14:	f023 0301 	bic.w	r3, r3, #1
 8003b18:	6213      	str	r3, [r2, #32]
 8003b1a:	4b73      	ldr	r3, [pc, #460]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b1c:	6a1b      	ldr	r3, [r3, #32]
 8003b1e:	4a72      	ldr	r2, [pc, #456]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b20:	f023 0304 	bic.w	r3, r3, #4
 8003b24:	6213      	str	r3, [r2, #32]
 8003b26:	e01c      	b.n	8003b62 <HAL_RCC_OscConfig+0x36e>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	2b05      	cmp	r3, #5
 8003b2e:	d10c      	bne.n	8003b4a <HAL_RCC_OscConfig+0x356>
 8003b30:	4b6d      	ldr	r3, [pc, #436]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b32:	6a1b      	ldr	r3, [r3, #32]
 8003b34:	4a6c      	ldr	r2, [pc, #432]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b36:	f043 0304 	orr.w	r3, r3, #4
 8003b3a:	6213      	str	r3, [r2, #32]
 8003b3c:	4b6a      	ldr	r3, [pc, #424]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b3e:	6a1b      	ldr	r3, [r3, #32]
 8003b40:	4a69      	ldr	r2, [pc, #420]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b42:	f043 0301 	orr.w	r3, r3, #1
 8003b46:	6213      	str	r3, [r2, #32]
 8003b48:	e00b      	b.n	8003b62 <HAL_RCC_OscConfig+0x36e>
 8003b4a:	4b67      	ldr	r3, [pc, #412]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b4c:	6a1b      	ldr	r3, [r3, #32]
 8003b4e:	4a66      	ldr	r2, [pc, #408]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b50:	f023 0301 	bic.w	r3, r3, #1
 8003b54:	6213      	str	r3, [r2, #32]
 8003b56:	4b64      	ldr	r3, [pc, #400]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	4a63      	ldr	r2, [pc, #396]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b5c:	f023 0304 	bic.w	r3, r3, #4
 8003b60:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d015      	beq.n	8003b96 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b6a:	f7fe faeb 	bl	8002144 <HAL_GetTick>
 8003b6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b70:	e00a      	b.n	8003b88 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b72:	f7fe fae7 	bl	8002144 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e0ab      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b88:	4b57      	ldr	r3, [pc, #348]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003b8a:	6a1b      	ldr	r3, [r3, #32]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d0ee      	beq.n	8003b72 <HAL_RCC_OscConfig+0x37e>
 8003b94:	e014      	b.n	8003bc0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b96:	f7fe fad5 	bl	8002144 <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b9c:	e00a      	b.n	8003bb4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b9e:	f7fe fad1 	bl	8002144 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d901      	bls.n	8003bb4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e095      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bb4:	4b4c      	ldr	r3, [pc, #304]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d1ee      	bne.n	8003b9e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003bc0:	7dfb      	ldrb	r3, [r7, #23]
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d105      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bc6:	4b48      	ldr	r3, [pc, #288]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003bc8:	69db      	ldr	r3, [r3, #28]
 8003bca:	4a47      	ldr	r2, [pc, #284]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003bcc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bd0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	69db      	ldr	r3, [r3, #28]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	f000 8081 	beq.w	8003cde <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bdc:	4b42      	ldr	r3, [pc, #264]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f003 030c 	and.w	r3, r3, #12
 8003be4:	2b08      	cmp	r3, #8
 8003be6:	d061      	beq.n	8003cac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	69db      	ldr	r3, [r3, #28]
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d146      	bne.n	8003c7e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf0:	4b3f      	ldr	r3, [pc, #252]	; (8003cf0 <HAL_RCC_OscConfig+0x4fc>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf6:	f7fe faa5 	bl	8002144 <HAL_GetTick>
 8003bfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bfc:	e008      	b.n	8003c10 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bfe:	f7fe faa1 	bl	8002144 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e067      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c10:	4b35      	ldr	r3, [pc, #212]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1f0      	bne.n	8003bfe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c24:	d108      	bne.n	8003c38 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c26:	4b30      	ldr	r3, [pc, #192]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	492d      	ldr	r1, [pc, #180]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003c34:	4313      	orrs	r3, r2
 8003c36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c38:	4b2b      	ldr	r3, [pc, #172]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a19      	ldr	r1, [r3, #32]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c48:	430b      	orrs	r3, r1
 8003c4a:	4927      	ldr	r1, [pc, #156]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c50:	4b27      	ldr	r3, [pc, #156]	; (8003cf0 <HAL_RCC_OscConfig+0x4fc>)
 8003c52:	2201      	movs	r2, #1
 8003c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c56:	f7fe fa75 	bl	8002144 <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c5c:	e008      	b.n	8003c70 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c5e:	f7fe fa71 	bl	8002144 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e037      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c70:	4b1d      	ldr	r3, [pc, #116]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d0f0      	beq.n	8003c5e <HAL_RCC_OscConfig+0x46a>
 8003c7c:	e02f      	b.n	8003cde <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c7e:	4b1c      	ldr	r3, [pc, #112]	; (8003cf0 <HAL_RCC_OscConfig+0x4fc>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c84:	f7fe fa5e 	bl	8002144 <HAL_GetTick>
 8003c88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c8a:	e008      	b.n	8003c9e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c8c:	f7fe fa5a 	bl	8002144 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e020      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c9e:	4b12      	ldr	r3, [pc, #72]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d1f0      	bne.n	8003c8c <HAL_RCC_OscConfig+0x498>
 8003caa:	e018      	b.n	8003cde <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	69db      	ldr	r3, [r3, #28]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d101      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e013      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003cb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ce8 <HAL_RCC_OscConfig+0x4f4>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d106      	bne.n	8003cda <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d001      	beq.n	8003cde <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e000      	b.n	8003ce0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3718      	adds	r7, #24
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	40021000 	.word	0x40021000
 8003cec:	40007000 	.word	0x40007000
 8003cf0:	42420060 	.word	0x42420060

08003cf4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e0d0      	b.n	8003eaa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d08:	4b6a      	ldr	r3, [pc, #424]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0307 	and.w	r3, r3, #7
 8003d10:	683a      	ldr	r2, [r7, #0]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d910      	bls.n	8003d38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d16:	4b67      	ldr	r3, [pc, #412]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f023 0207 	bic.w	r2, r3, #7
 8003d1e:	4965      	ldr	r1, [pc, #404]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d26:	4b63      	ldr	r3, [pc, #396]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0307 	and.w	r3, r3, #7
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d001      	beq.n	8003d38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e0b8      	b.n	8003eaa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d020      	beq.n	8003d86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0304 	and.w	r3, r3, #4
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d005      	beq.n	8003d5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d50:	4b59      	ldr	r3, [pc, #356]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	4a58      	ldr	r2, [pc, #352]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d56:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003d5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0308 	and.w	r3, r3, #8
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d005      	beq.n	8003d74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d68:	4b53      	ldr	r3, [pc, #332]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	4a52      	ldr	r2, [pc, #328]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d6e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003d72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d74:	4b50      	ldr	r3, [pc, #320]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	494d      	ldr	r1, [pc, #308]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d82:	4313      	orrs	r3, r2
 8003d84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d040      	beq.n	8003e14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d107      	bne.n	8003daa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d9a:	4b47      	ldr	r3, [pc, #284]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d115      	bne.n	8003dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e07f      	b.n	8003eaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d107      	bne.n	8003dc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003db2:	4b41      	ldr	r3, [pc, #260]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d109      	bne.n	8003dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e073      	b.n	8003eaa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc2:	4b3d      	ldr	r3, [pc, #244]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e06b      	b.n	8003eaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dd2:	4b39      	ldr	r3, [pc, #228]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f023 0203 	bic.w	r2, r3, #3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	4936      	ldr	r1, [pc, #216]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003de4:	f7fe f9ae 	bl	8002144 <HAL_GetTick>
 8003de8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dea:	e00a      	b.n	8003e02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dec:	f7fe f9aa 	bl	8002144 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e053      	b.n	8003eaa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e02:	4b2d      	ldr	r3, [pc, #180]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f003 020c 	and.w	r2, r3, #12
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d1eb      	bne.n	8003dec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e14:	4b27      	ldr	r3, [pc, #156]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d210      	bcs.n	8003e44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e22:	4b24      	ldr	r3, [pc, #144]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f023 0207 	bic.w	r2, r3, #7
 8003e2a:	4922      	ldr	r1, [pc, #136]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e32:	4b20      	ldr	r3, [pc, #128]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0307 	and.w	r3, r3, #7
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d001      	beq.n	8003e44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e032      	b.n	8003eaa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0304 	and.w	r3, r3, #4
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d008      	beq.n	8003e62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e50:	4b19      	ldr	r3, [pc, #100]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	4916      	ldr	r1, [pc, #88]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0308 	and.w	r3, r3, #8
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d009      	beq.n	8003e82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e6e:	4b12      	ldr	r3, [pc, #72]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	00db      	lsls	r3, r3, #3
 8003e7c:	490e      	ldr	r1, [pc, #56]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e82:	f000 f821 	bl	8003ec8 <HAL_RCC_GetSysClockFreq>
 8003e86:	4601      	mov	r1, r0
 8003e88:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	091b      	lsrs	r3, r3, #4
 8003e8e:	f003 030f 	and.w	r3, r3, #15
 8003e92:	4a0a      	ldr	r2, [pc, #40]	; (8003ebc <HAL_RCC_ClockConfig+0x1c8>)
 8003e94:	5cd3      	ldrb	r3, [r2, r3]
 8003e96:	fa21 f303 	lsr.w	r3, r1, r3
 8003e9a:	4a09      	ldr	r2, [pc, #36]	; (8003ec0 <HAL_RCC_ClockConfig+0x1cc>)
 8003e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e9e:	4b09      	ldr	r3, [pc, #36]	; (8003ec4 <HAL_RCC_ClockConfig+0x1d0>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7fe f90c 	bl	80020c0 <HAL_InitTick>

  return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	40022000 	.word	0x40022000
 8003eb8:	40021000 	.word	0x40021000
 8003ebc:	0800a188 	.word	0x0800a188
 8003ec0:	20000004 	.word	0x20000004
 8003ec4:	20000008 	.word	0x20000008

08003ec8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ec8:	b490      	push	{r4, r7}
 8003eca:	b08a      	sub	sp, #40	; 0x28
 8003ecc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003ece:	4b2a      	ldr	r3, [pc, #168]	; (8003f78 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003ed0:	1d3c      	adds	r4, r7, #4
 8003ed2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ed4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003ed8:	4b28      	ldr	r3, [pc, #160]	; (8003f7c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003eda:	881b      	ldrh	r3, [r3, #0]
 8003edc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	61fb      	str	r3, [r7, #28]
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	61bb      	str	r3, [r7, #24]
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	627b      	str	r3, [r7, #36]	; 0x24
 8003eea:	2300      	movs	r3, #0
 8003eec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ef2:	4b23      	ldr	r3, [pc, #140]	; (8003f80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	f003 030c 	and.w	r3, r3, #12
 8003efe:	2b04      	cmp	r3, #4
 8003f00:	d002      	beq.n	8003f08 <HAL_RCC_GetSysClockFreq+0x40>
 8003f02:	2b08      	cmp	r3, #8
 8003f04:	d003      	beq.n	8003f0e <HAL_RCC_GetSysClockFreq+0x46>
 8003f06:	e02d      	b.n	8003f64 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f08:	4b1e      	ldr	r3, [pc, #120]	; (8003f84 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f0a:	623b      	str	r3, [r7, #32]
      break;
 8003f0c:	e02d      	b.n	8003f6a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	0c9b      	lsrs	r3, r3, #18
 8003f12:	f003 030f 	and.w	r3, r3, #15
 8003f16:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003f1a:	4413      	add	r3, r2
 8003f1c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003f20:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d013      	beq.n	8003f54 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f2c:	4b14      	ldr	r3, [pc, #80]	; (8003f80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	0c5b      	lsrs	r3, r3, #17
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003f3a:	4413      	add	r3, r2
 8003f3c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003f40:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	4a0f      	ldr	r2, [pc, #60]	; (8003f84 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f46:	fb02 f203 	mul.w	r2, r2, r3
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f50:	627b      	str	r3, [r7, #36]	; 0x24
 8003f52:	e004      	b.n	8003f5e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	4a0c      	ldr	r2, [pc, #48]	; (8003f88 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f58:	fb02 f303 	mul.w	r3, r2, r3
 8003f5c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f60:	623b      	str	r3, [r7, #32]
      break;
 8003f62:	e002      	b.n	8003f6a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f64:	4b07      	ldr	r3, [pc, #28]	; (8003f84 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f66:	623b      	str	r3, [r7, #32]
      break;
 8003f68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f6a:	6a3b      	ldr	r3, [r7, #32]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3728      	adds	r7, #40	; 0x28
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bc90      	pop	{r4, r7}
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	0800a174 	.word	0x0800a174
 8003f7c:	0800a184 	.word	0x0800a184
 8003f80:	40021000 	.word	0x40021000
 8003f84:	007a1200 	.word	0x007a1200
 8003f88:	003d0900 	.word	0x003d0900

08003f8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f90:	4b02      	ldr	r3, [pc, #8]	; (8003f9c <HAL_RCC_GetHCLKFreq+0x10>)
 8003f92:	681b      	ldr	r3, [r3, #0]
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bc80      	pop	{r7}
 8003f9a:	4770      	bx	lr
 8003f9c:	20000004 	.word	0x20000004

08003fa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fa4:	f7ff fff2 	bl	8003f8c <HAL_RCC_GetHCLKFreq>
 8003fa8:	4601      	mov	r1, r0
 8003faa:	4b05      	ldr	r3, [pc, #20]	; (8003fc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	0a1b      	lsrs	r3, r3, #8
 8003fb0:	f003 0307 	and.w	r3, r3, #7
 8003fb4:	4a03      	ldr	r2, [pc, #12]	; (8003fc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fb6:	5cd3      	ldrb	r3, [r2, r3]
 8003fb8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	40021000 	.word	0x40021000
 8003fc4:	0800a198 	.word	0x0800a198

08003fc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003fcc:	f7ff ffde 	bl	8003f8c <HAL_RCC_GetHCLKFreq>
 8003fd0:	4601      	mov	r1, r0
 8003fd2:	4b05      	ldr	r3, [pc, #20]	; (8003fe8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	0adb      	lsrs	r3, r3, #11
 8003fd8:	f003 0307 	and.w	r3, r3, #7
 8003fdc:	4a03      	ldr	r2, [pc, #12]	; (8003fec <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fde:	5cd3      	ldrb	r3, [r2, r3]
 8003fe0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	0800a198 	.word	0x0800a198

08003ff0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b085      	sub	sp, #20
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ff8:	4b0a      	ldr	r3, [pc, #40]	; (8004024 <RCC_Delay+0x34>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a0a      	ldr	r2, [pc, #40]	; (8004028 <RCC_Delay+0x38>)
 8003ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8004002:	0a5b      	lsrs	r3, r3, #9
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	fb02 f303 	mul.w	r3, r2, r3
 800400a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800400c:	bf00      	nop
  }
  while (Delay --);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	1e5a      	subs	r2, r3, #1
 8004012:	60fa      	str	r2, [r7, #12]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1f9      	bne.n	800400c <RCC_Delay+0x1c>
}
 8004018:	bf00      	nop
 800401a:	3714      	adds	r7, #20
 800401c:	46bd      	mov	sp, r7
 800401e:	bc80      	pop	{r7}
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	20000004 	.word	0x20000004
 8004028:	10624dd3 	.word	0x10624dd3

0800402c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e041      	b.n	80040c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d106      	bne.n	8004058 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f7fd ff18 	bl	8001e88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2202      	movs	r2, #2
 800405c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	3304      	adds	r3, #4
 8004068:	4619      	mov	r1, r3
 800406a:	4610      	mov	r0, r2
 800406c:	f000 fbce 	bl	800480c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b082      	sub	sp, #8
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d101      	bne.n	80040dc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e041      	b.n	8004160 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d106      	bne.n	80040f6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 f839 	bl	8004168 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2202      	movs	r2, #2
 80040fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	3304      	adds	r3, #4
 8004106:	4619      	mov	r1, r3
 8004108:	4610      	mov	r0, r2
 800410a:	f000 fb7f 	bl	800480c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3708      	adds	r7, #8
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	bc80      	pop	{r7}
 8004178:	4770      	bx	lr
	...

0800417c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d109      	bne.n	80041a0 <HAL_TIM_PWM_Start+0x24>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b01      	cmp	r3, #1
 8004196:	bf14      	ite	ne
 8004198:	2301      	movne	r3, #1
 800419a:	2300      	moveq	r3, #0
 800419c:	b2db      	uxtb	r3, r3
 800419e:	e022      	b.n	80041e6 <HAL_TIM_PWM_Start+0x6a>
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d109      	bne.n	80041ba <HAL_TIM_PWM_Start+0x3e>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	bf14      	ite	ne
 80041b2:	2301      	movne	r3, #1
 80041b4:	2300      	moveq	r3, #0
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	e015      	b.n	80041e6 <HAL_TIM_PWM_Start+0x6a>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d109      	bne.n	80041d4 <HAL_TIM_PWM_Start+0x58>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	bf14      	ite	ne
 80041cc:	2301      	movne	r3, #1
 80041ce:	2300      	moveq	r3, #0
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	e008      	b.n	80041e6 <HAL_TIM_PWM_Start+0x6a>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b01      	cmp	r3, #1
 80041de:	bf14      	ite	ne
 80041e0:	2301      	movne	r3, #1
 80041e2:	2300      	moveq	r3, #0
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e05e      	b.n	80042ac <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d104      	bne.n	80041fe <HAL_TIM_PWM_Start+0x82>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2202      	movs	r2, #2
 80041f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041fc:	e013      	b.n	8004226 <HAL_TIM_PWM_Start+0xaa>
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2b04      	cmp	r3, #4
 8004202:	d104      	bne.n	800420e <HAL_TIM_PWM_Start+0x92>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800420c:	e00b      	b.n	8004226 <HAL_TIM_PWM_Start+0xaa>
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2b08      	cmp	r3, #8
 8004212:	d104      	bne.n	800421e <HAL_TIM_PWM_Start+0xa2>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2202      	movs	r2, #2
 8004218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800421c:	e003      	b.n	8004226 <HAL_TIM_PWM_Start+0xaa>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2202      	movs	r2, #2
 8004222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2201      	movs	r2, #1
 800422c:	6839      	ldr	r1, [r7, #0]
 800422e:	4618      	mov	r0, r3
 8004230:	f000 fd6c 	bl	8004d0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a1e      	ldr	r2, [pc, #120]	; (80042b4 <HAL_TIM_PWM_Start+0x138>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d107      	bne.n	800424e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800424c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a18      	ldr	r2, [pc, #96]	; (80042b4 <HAL_TIM_PWM_Start+0x138>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d00e      	beq.n	8004276 <HAL_TIM_PWM_Start+0xfa>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004260:	d009      	beq.n	8004276 <HAL_TIM_PWM_Start+0xfa>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a14      	ldr	r2, [pc, #80]	; (80042b8 <HAL_TIM_PWM_Start+0x13c>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d004      	beq.n	8004276 <HAL_TIM_PWM_Start+0xfa>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a12      	ldr	r2, [pc, #72]	; (80042bc <HAL_TIM_PWM_Start+0x140>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d111      	bne.n	800429a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f003 0307 	and.w	r3, r3, #7
 8004280:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2b06      	cmp	r3, #6
 8004286:	d010      	beq.n	80042aa <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f042 0201 	orr.w	r2, r2, #1
 8004296:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004298:	e007      	b.n	80042aa <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f042 0201 	orr.w	r2, r2, #1
 80042a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40012c00 	.word	0x40012c00
 80042b8:	40000400 	.word	0x40000400
 80042bc:	40000800 	.word	0x40000800

080042c0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b086      	sub	sp, #24
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d101      	bne.n	80042d4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e093      	b.n	80043fc <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d106      	bne.n	80042ee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f7fd fd63 	bl	8001db4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2202      	movs	r2, #2
 80042f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	6812      	ldr	r2, [r2, #0]
 8004300:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004304:	f023 0307 	bic.w	r3, r3, #7
 8004308:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	3304      	adds	r3, #4
 8004312:	4619      	mov	r1, r3
 8004314:	4610      	mov	r0, r2
 8004316:	f000 fa79 	bl	800480c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6a1b      	ldr	r3, [r3, #32]
 8004330:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	697a      	ldr	r2, [r7, #20]
 8004338:	4313      	orrs	r3, r2
 800433a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004342:	f023 0303 	bic.w	r3, r3, #3
 8004346:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	689a      	ldr	r2, [r3, #8]
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	021b      	lsls	r3, r3, #8
 8004352:	4313      	orrs	r3, r2
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	4313      	orrs	r3, r2
 8004358:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004360:	f023 030c 	bic.w	r3, r3, #12
 8004364:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800436c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004370:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	68da      	ldr	r2, [r3, #12]
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	69db      	ldr	r3, [r3, #28]
 800437a:	021b      	lsls	r3, r3, #8
 800437c:	4313      	orrs	r3, r2
 800437e:	693a      	ldr	r2, [r7, #16]
 8004380:	4313      	orrs	r3, r2
 8004382:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	011a      	lsls	r2, r3, #4
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	6a1b      	ldr	r3, [r3, #32]
 800438e:	031b      	lsls	r3, r3, #12
 8004390:	4313      	orrs	r3, r2
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	4313      	orrs	r3, r2
 8004396:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800439e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685a      	ldr	r2, [r3, #4]
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	011b      	lsls	r3, r3, #4
 80043aa:	4313      	orrs	r3, r2
 80043ac:	68fa      	ldr	r2, [r7, #12]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	697a      	ldr	r2, [r7, #20]
 80043b8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2201      	movs	r2, #1
 80043e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3718      	adds	r7, #24
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004414:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800441c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004424:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800442c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d110      	bne.n	8004456 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004434:	7bfb      	ldrb	r3, [r7, #15]
 8004436:	2b01      	cmp	r3, #1
 8004438:	d102      	bne.n	8004440 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800443a:	7b7b      	ldrb	r3, [r7, #13]
 800443c:	2b01      	cmp	r3, #1
 800443e:	d001      	beq.n	8004444 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e068      	b.n	8004516 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2202      	movs	r2, #2
 8004448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2202      	movs	r2, #2
 8004450:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004454:	e031      	b.n	80044ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	2b04      	cmp	r3, #4
 800445a:	d110      	bne.n	800447e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800445c:	7bbb      	ldrb	r3, [r7, #14]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d102      	bne.n	8004468 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004462:	7b3b      	ldrb	r3, [r7, #12]
 8004464:	2b01      	cmp	r3, #1
 8004466:	d001      	beq.n	800446c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e054      	b.n	8004516 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2202      	movs	r2, #2
 8004470:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2202      	movs	r2, #2
 8004478:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800447c:	e01d      	b.n	80044ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800447e:	7bfb      	ldrb	r3, [r7, #15]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d108      	bne.n	8004496 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004484:	7bbb      	ldrb	r3, [r7, #14]
 8004486:	2b01      	cmp	r3, #1
 8004488:	d105      	bne.n	8004496 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800448a:	7b7b      	ldrb	r3, [r7, #13]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d102      	bne.n	8004496 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004490:	7b3b      	ldrb	r3, [r7, #12]
 8004492:	2b01      	cmp	r3, #1
 8004494:	d001      	beq.n	800449a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e03d      	b.n	8004516 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2202      	movs	r2, #2
 800449e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2202      	movs	r2, #2
 80044a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2202      	movs	r2, #2
 80044ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2202      	movs	r2, #2
 80044b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d002      	beq.n	80044c6 <HAL_TIM_Encoder_Start+0xc2>
 80044c0:	2b04      	cmp	r3, #4
 80044c2:	d008      	beq.n	80044d6 <HAL_TIM_Encoder_Start+0xd2>
 80044c4:	e00f      	b.n	80044e6 <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2201      	movs	r2, #1
 80044cc:	2100      	movs	r1, #0
 80044ce:	4618      	mov	r0, r3
 80044d0:	f000 fc1c 	bl	8004d0c <TIM_CCxChannelCmd>
      break;
 80044d4:	e016      	b.n	8004504 <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2201      	movs	r2, #1
 80044dc:	2104      	movs	r1, #4
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 fc14 	bl	8004d0c <TIM_CCxChannelCmd>
      break;
 80044e4:	e00e      	b.n	8004504 <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2201      	movs	r2, #1
 80044ec:	2100      	movs	r1, #0
 80044ee:	4618      	mov	r0, r3
 80044f0:	f000 fc0c 	bl	8004d0c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2201      	movs	r2, #1
 80044fa:	2104      	movs	r1, #4
 80044fc:	4618      	mov	r0, r3
 80044fe:	f000 fc05 	bl	8004d0c <TIM_CCxChannelCmd>
      break;
 8004502:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f042 0201 	orr.w	r2, r2, #1
 8004512:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
	...

08004520 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004532:	2b01      	cmp	r3, #1
 8004534:	d101      	bne.n	800453a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004536:	2302      	movs	r3, #2
 8004538:	e0ac      	b.n	8004694 <HAL_TIM_PWM_ConfigChannel+0x174>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b0c      	cmp	r3, #12
 8004546:	f200 809f 	bhi.w	8004688 <HAL_TIM_PWM_ConfigChannel+0x168>
 800454a:	a201      	add	r2, pc, #4	; (adr r2, 8004550 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800454c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004550:	08004585 	.word	0x08004585
 8004554:	08004689 	.word	0x08004689
 8004558:	08004689 	.word	0x08004689
 800455c:	08004689 	.word	0x08004689
 8004560:	080045c5 	.word	0x080045c5
 8004564:	08004689 	.word	0x08004689
 8004568:	08004689 	.word	0x08004689
 800456c:	08004689 	.word	0x08004689
 8004570:	08004607 	.word	0x08004607
 8004574:	08004689 	.word	0x08004689
 8004578:	08004689 	.word	0x08004689
 800457c:	08004689 	.word	0x08004689
 8004580:	08004647 	.word	0x08004647
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68b9      	ldr	r1, [r7, #8]
 800458a:	4618      	mov	r0, r3
 800458c:	f000 f9a0 	bl	80048d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	699a      	ldr	r2, [r3, #24]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f042 0208 	orr.w	r2, r2, #8
 800459e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	699a      	ldr	r2, [r3, #24]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f022 0204 	bic.w	r2, r2, #4
 80045ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	6999      	ldr	r1, [r3, #24]
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	691a      	ldr	r2, [r3, #16]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	430a      	orrs	r2, r1
 80045c0:	619a      	str	r2, [r3, #24]
      break;
 80045c2:	e062      	b.n	800468a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68b9      	ldr	r1, [r7, #8]
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 f9e6 	bl	800499c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	699a      	ldr	r2, [r3, #24]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	699a      	ldr	r2, [r3, #24]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	6999      	ldr	r1, [r3, #24]
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	021a      	lsls	r2, r3, #8
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	430a      	orrs	r2, r1
 8004602:	619a      	str	r2, [r3, #24]
      break;
 8004604:	e041      	b.n	800468a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	68b9      	ldr	r1, [r7, #8]
 800460c:	4618      	mov	r0, r3
 800460e:	f000 fa2f 	bl	8004a70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	69da      	ldr	r2, [r3, #28]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f042 0208 	orr.w	r2, r2, #8
 8004620:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	69da      	ldr	r2, [r3, #28]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 0204 	bic.w	r2, r2, #4
 8004630:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	69d9      	ldr	r1, [r3, #28]
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	691a      	ldr	r2, [r3, #16]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	430a      	orrs	r2, r1
 8004642:	61da      	str	r2, [r3, #28]
      break;
 8004644:	e021      	b.n	800468a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68b9      	ldr	r1, [r7, #8]
 800464c:	4618      	mov	r0, r3
 800464e:	f000 fa79 	bl	8004b44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	69da      	ldr	r2, [r3, #28]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004660:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	69da      	ldr	r2, [r3, #28]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004670:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	69d9      	ldr	r1, [r3, #28]
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	021a      	lsls	r2, r3, #8
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	430a      	orrs	r2, r1
 8004684:	61da      	str	r2, [r3, #28]
      break;
 8004686:	e000      	b.n	800468a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004688:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d101      	bne.n	80046b4 <HAL_TIM_ConfigClockSource+0x18>
 80046b0:	2302      	movs	r3, #2
 80046b2:	e0a6      	b.n	8004802 <HAL_TIM_ConfigClockSource+0x166>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2202      	movs	r2, #2
 80046c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80046d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2b40      	cmp	r3, #64	; 0x40
 80046ea:	d067      	beq.n	80047bc <HAL_TIM_ConfigClockSource+0x120>
 80046ec:	2b40      	cmp	r3, #64	; 0x40
 80046ee:	d80b      	bhi.n	8004708 <HAL_TIM_ConfigClockSource+0x6c>
 80046f0:	2b10      	cmp	r3, #16
 80046f2:	d073      	beq.n	80047dc <HAL_TIM_ConfigClockSource+0x140>
 80046f4:	2b10      	cmp	r3, #16
 80046f6:	d802      	bhi.n	80046fe <HAL_TIM_ConfigClockSource+0x62>
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d06f      	beq.n	80047dc <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80046fc:	e078      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80046fe:	2b20      	cmp	r3, #32
 8004700:	d06c      	beq.n	80047dc <HAL_TIM_ConfigClockSource+0x140>
 8004702:	2b30      	cmp	r3, #48	; 0x30
 8004704:	d06a      	beq.n	80047dc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004706:	e073      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004708:	2b70      	cmp	r3, #112	; 0x70
 800470a:	d00d      	beq.n	8004728 <HAL_TIM_ConfigClockSource+0x8c>
 800470c:	2b70      	cmp	r3, #112	; 0x70
 800470e:	d804      	bhi.n	800471a <HAL_TIM_ConfigClockSource+0x7e>
 8004710:	2b50      	cmp	r3, #80	; 0x50
 8004712:	d033      	beq.n	800477c <HAL_TIM_ConfigClockSource+0xe0>
 8004714:	2b60      	cmp	r3, #96	; 0x60
 8004716:	d041      	beq.n	800479c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004718:	e06a      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800471a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800471e:	d066      	beq.n	80047ee <HAL_TIM_ConfigClockSource+0x152>
 8004720:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004724:	d017      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004726:	e063      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6818      	ldr	r0, [r3, #0]
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	6899      	ldr	r1, [r3, #8]
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	f000 fac9 	bl	8004cce <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800474a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	609a      	str	r2, [r3, #8]
      break;
 8004754:	e04c      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6818      	ldr	r0, [r3, #0]
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	6899      	ldr	r1, [r3, #8]
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	685a      	ldr	r2, [r3, #4]
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	f000 fab2 	bl	8004cce <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	689a      	ldr	r2, [r3, #8]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004778:	609a      	str	r2, [r3, #8]
      break;
 800477a:	e039      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6818      	ldr	r0, [r3, #0]
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	6859      	ldr	r1, [r3, #4]
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	461a      	mov	r2, r3
 800478a:	f000 fa29 	bl	8004be0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2150      	movs	r1, #80	; 0x50
 8004794:	4618      	mov	r0, r3
 8004796:	f000 fa80 	bl	8004c9a <TIM_ITRx_SetConfig>
      break;
 800479a:	e029      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6818      	ldr	r0, [r3, #0]
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	6859      	ldr	r1, [r3, #4]
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	461a      	mov	r2, r3
 80047aa:	f000 fa47 	bl	8004c3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2160      	movs	r1, #96	; 0x60
 80047b4:	4618      	mov	r0, r3
 80047b6:	f000 fa70 	bl	8004c9a <TIM_ITRx_SetConfig>
      break;
 80047ba:	e019      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6818      	ldr	r0, [r3, #0]
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	6859      	ldr	r1, [r3, #4]
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	461a      	mov	r2, r3
 80047ca:	f000 fa09 	bl	8004be0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2140      	movs	r1, #64	; 0x40
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 fa60 	bl	8004c9a <TIM_ITRx_SetConfig>
      break;
 80047da:	e009      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4619      	mov	r1, r3
 80047e6:	4610      	mov	r0, r2
 80047e8:	f000 fa57 	bl	8004c9a <TIM_ITRx_SetConfig>
        break;
 80047ec:	e000      	b.n	80047f0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80047ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
	...

0800480c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800480c:	b480      	push	{r7}
 800480e:	b085      	sub	sp, #20
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a29      	ldr	r2, [pc, #164]	; (80048c4 <TIM_Base_SetConfig+0xb8>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d00b      	beq.n	800483c <TIM_Base_SetConfig+0x30>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800482a:	d007      	beq.n	800483c <TIM_Base_SetConfig+0x30>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a26      	ldr	r2, [pc, #152]	; (80048c8 <TIM_Base_SetConfig+0xbc>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d003      	beq.n	800483c <TIM_Base_SetConfig+0x30>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a25      	ldr	r2, [pc, #148]	; (80048cc <TIM_Base_SetConfig+0xc0>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d108      	bne.n	800484e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004842:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	4313      	orrs	r3, r2
 800484c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a1c      	ldr	r2, [pc, #112]	; (80048c4 <TIM_Base_SetConfig+0xb8>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d00b      	beq.n	800486e <TIM_Base_SetConfig+0x62>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800485c:	d007      	beq.n	800486e <TIM_Base_SetConfig+0x62>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a19      	ldr	r2, [pc, #100]	; (80048c8 <TIM_Base_SetConfig+0xbc>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d003      	beq.n	800486e <TIM_Base_SetConfig+0x62>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a18      	ldr	r2, [pc, #96]	; (80048cc <TIM_Base_SetConfig+0xc0>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d108      	bne.n	8004880 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004874:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	4313      	orrs	r3, r2
 800487e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	695b      	ldr	r3, [r3, #20]
 800488a:	4313      	orrs	r3, r2
 800488c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	68fa      	ldr	r2, [r7, #12]
 8004892:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	689a      	ldr	r2, [r3, #8]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a07      	ldr	r2, [pc, #28]	; (80048c4 <TIM_Base_SetConfig+0xb8>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d103      	bne.n	80048b4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	691a      	ldr	r2, [r3, #16]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	615a      	str	r2, [r3, #20]
}
 80048ba:	bf00      	nop
 80048bc:	3714      	adds	r7, #20
 80048be:	46bd      	mov	sp, r7
 80048c0:	bc80      	pop	{r7}
 80048c2:	4770      	bx	lr
 80048c4:	40012c00 	.word	0x40012c00
 80048c8:	40000400 	.word	0x40000400
 80048cc:	40000800 	.word	0x40000800

080048d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b087      	sub	sp, #28
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a1b      	ldr	r3, [r3, #32]
 80048de:	f023 0201 	bic.w	r2, r3, #1
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f023 0303 	bic.w	r3, r3, #3
 8004906:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68fa      	ldr	r2, [r7, #12]
 800490e:	4313      	orrs	r3, r2
 8004910:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	f023 0302 	bic.w	r3, r3, #2
 8004918:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	4313      	orrs	r3, r2
 8004922:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a1c      	ldr	r2, [pc, #112]	; (8004998 <TIM_OC1_SetConfig+0xc8>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d10c      	bne.n	8004946 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	f023 0308 	bic.w	r3, r3, #8
 8004932:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	697a      	ldr	r2, [r7, #20]
 800493a:	4313      	orrs	r3, r2
 800493c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	f023 0304 	bic.w	r3, r3, #4
 8004944:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a13      	ldr	r2, [pc, #76]	; (8004998 <TIM_OC1_SetConfig+0xc8>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d111      	bne.n	8004972 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004954:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800495c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	693a      	ldr	r2, [r7, #16]
 8004964:	4313      	orrs	r3, r2
 8004966:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	693a      	ldr	r2, [r7, #16]
 800496e:	4313      	orrs	r3, r2
 8004970:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	693a      	ldr	r2, [r7, #16]
 8004976:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	685a      	ldr	r2, [r3, #4]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	621a      	str	r2, [r3, #32]
}
 800498c:	bf00      	nop
 800498e:	371c      	adds	r7, #28
 8004990:	46bd      	mov	sp, r7
 8004992:	bc80      	pop	{r7}
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	40012c00 	.word	0x40012c00

0800499c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800499c:	b480      	push	{r7}
 800499e:	b087      	sub	sp, #28
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a1b      	ldr	r3, [r3, #32]
 80049aa:	f023 0210 	bic.w	r2, r3, #16
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	021b      	lsls	r3, r3, #8
 80049da:	68fa      	ldr	r2, [r7, #12]
 80049dc:	4313      	orrs	r3, r2
 80049de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	f023 0320 	bic.w	r3, r3, #32
 80049e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	011b      	lsls	r3, r3, #4
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a1d      	ldr	r2, [pc, #116]	; (8004a6c <TIM_OC2_SetConfig+0xd0>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d10d      	bne.n	8004a18 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	011b      	lsls	r3, r3, #4
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a16:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a14      	ldr	r2, [pc, #80]	; (8004a6c <TIM_OC2_SetConfig+0xd0>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d113      	bne.n	8004a48 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	693a      	ldr	r2, [r7, #16]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	693a      	ldr	r2, [r7, #16]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	685a      	ldr	r2, [r3, #4]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	621a      	str	r2, [r3, #32]
}
 8004a62:	bf00      	nop
 8004a64:	371c      	adds	r7, #28
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bc80      	pop	{r7}
 8004a6a:	4770      	bx	lr
 8004a6c:	40012c00 	.word	0x40012c00

08004a70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b087      	sub	sp, #28
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a1b      	ldr	r3, [r3, #32]
 8004a8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	69db      	ldr	r3, [r3, #28]
 8004a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f023 0303 	bic.w	r3, r3, #3
 8004aa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ab8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	021b      	lsls	r3, r3, #8
 8004ac0:	697a      	ldr	r2, [r7, #20]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a1d      	ldr	r2, [pc, #116]	; (8004b40 <TIM_OC3_SetConfig+0xd0>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d10d      	bne.n	8004aea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ad4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	021b      	lsls	r3, r3, #8
 8004adc:	697a      	ldr	r2, [r7, #20]
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ae8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a14      	ldr	r2, [pc, #80]	; (8004b40 <TIM_OC3_SetConfig+0xd0>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d113      	bne.n	8004b1a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004af8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	695b      	ldr	r3, [r3, #20]
 8004b06:	011b      	lsls	r3, r3, #4
 8004b08:	693a      	ldr	r2, [r7, #16]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	011b      	lsls	r3, r3, #4
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	693a      	ldr	r2, [r7, #16]
 8004b1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	685a      	ldr	r2, [r3, #4]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	621a      	str	r2, [r3, #32]
}
 8004b34:	bf00      	nop
 8004b36:	371c      	adds	r7, #28
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bc80      	pop	{r7}
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	40012c00 	.word	0x40012c00

08004b44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b087      	sub	sp, #28
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
 8004b52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	69db      	ldr	r3, [r3, #28]
 8004b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	021b      	lsls	r3, r3, #8
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	031b      	lsls	r3, r3, #12
 8004b96:	693a      	ldr	r2, [r7, #16]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a0f      	ldr	r2, [pc, #60]	; (8004bdc <TIM_OC4_SetConfig+0x98>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d109      	bne.n	8004bb8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004baa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	695b      	ldr	r3, [r3, #20]
 8004bb0:	019b      	lsls	r3, r3, #6
 8004bb2:	697a      	ldr	r2, [r7, #20]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	685a      	ldr	r2, [r3, #4]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	621a      	str	r2, [r3, #32]
}
 8004bd2:	bf00      	nop
 8004bd4:	371c      	adds	r7, #28
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bc80      	pop	{r7}
 8004bda:	4770      	bx	lr
 8004bdc:	40012c00 	.word	0x40012c00

08004be0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6a1b      	ldr	r3, [r3, #32]
 8004bf6:	f023 0201 	bic.w	r2, r3, #1
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	011b      	lsls	r3, r3, #4
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	f023 030a 	bic.w	r3, r3, #10
 8004c1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c1e:	697a      	ldr	r2, [r7, #20]
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	621a      	str	r2, [r3, #32]
}
 8004c32:	bf00      	nop
 8004c34:	371c      	adds	r7, #28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bc80      	pop	{r7}
 8004c3a:	4770      	bx	lr

08004c3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b087      	sub	sp, #28
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	f023 0210 	bic.w	r2, r3, #16
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c66:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	031b      	lsls	r3, r3, #12
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004c78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	011b      	lsls	r3, r3, #4
 8004c7e:	693a      	ldr	r2, [r7, #16]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	621a      	str	r2, [r3, #32]
}
 8004c90:	bf00      	nop
 8004c92:	371c      	adds	r7, #28
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bc80      	pop	{r7}
 8004c98:	4770      	bx	lr

08004c9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c9a:	b480      	push	{r7}
 8004c9c:	b085      	sub	sp, #20
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
 8004ca2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cb2:	683a      	ldr	r2, [r7, #0]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	f043 0307 	orr.w	r3, r3, #7
 8004cbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	609a      	str	r2, [r3, #8]
}
 8004cc4:	bf00      	nop
 8004cc6:	3714      	adds	r7, #20
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bc80      	pop	{r7}
 8004ccc:	4770      	bx	lr

08004cce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b087      	sub	sp, #28
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	60f8      	str	r0, [r7, #12]
 8004cd6:	60b9      	str	r1, [r7, #8]
 8004cd8:	607a      	str	r2, [r7, #4]
 8004cda:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ce8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	021a      	lsls	r2, r3, #8
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	431a      	orrs	r2, r3
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	609a      	str	r2, [r3, #8]
}
 8004d02:	bf00      	nop
 8004d04:	371c      	adds	r7, #28
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bc80      	pop	{r7}
 8004d0a:	4770      	bx	lr

08004d0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b087      	sub	sp, #28
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	f003 031f 	and.w	r3, r3, #31
 8004d1e:	2201      	movs	r2, #1
 8004d20:	fa02 f303 	lsl.w	r3, r2, r3
 8004d24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6a1a      	ldr	r2, [r3, #32]
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	43db      	mvns	r3, r3
 8004d2e:	401a      	ands	r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6a1a      	ldr	r2, [r3, #32]
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f003 031f 	and.w	r3, r3, #31
 8004d3e:	6879      	ldr	r1, [r7, #4]
 8004d40:	fa01 f303 	lsl.w	r3, r1, r3
 8004d44:	431a      	orrs	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	621a      	str	r2, [r3, #32]
}
 8004d4a:	bf00      	nop
 8004d4c:	371c      	adds	r7, #28
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bc80      	pop	{r7}
 8004d52:	4770      	bx	lr

08004d54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d101      	bne.n	8004d6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d68:	2302      	movs	r3, #2
 8004d6a:	e046      	b.n	8004dfa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2202      	movs	r2, #2
 8004d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68fa      	ldr	r2, [r7, #12]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a16      	ldr	r2, [pc, #88]	; (8004e04 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d00e      	beq.n	8004dce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004db8:	d009      	beq.n	8004dce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a12      	ldr	r2, [pc, #72]	; (8004e08 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d004      	beq.n	8004dce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a10      	ldr	r2, [pc, #64]	; (8004e0c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d10c      	bne.n	8004de8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004dd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68ba      	ldr	r2, [r7, #8]
 8004de6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3714      	adds	r7, #20
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bc80      	pop	{r7}
 8004e02:	4770      	bx	lr
 8004e04:	40012c00 	.word	0x40012c00
 8004e08:	40000400 	.word	0x40000400
 8004e0c:	40000800 	.word	0x40000800

08004e10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d101      	bne.n	8004e22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e03f      	b.n	8004ea2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d106      	bne.n	8004e3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f7fd f8a0 	bl	8001f7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2224      	movs	r2, #36	; 0x24
 8004e40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68da      	ldr	r2, [r3, #12]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f000 fb39 	bl	80054cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	691a      	ldr	r2, [r3, #16]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	695a      	ldr	r2, [r3, #20]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68da      	ldr	r2, [r3, #12]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3708      	adds	r7, #8
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	b08a      	sub	sp, #40	; 0x28
 8004eae:	af02      	add	r7, sp, #8
 8004eb0:	60f8      	str	r0, [r7, #12]
 8004eb2:	60b9      	str	r1, [r7, #8]
 8004eb4:	603b      	str	r3, [r7, #0]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b20      	cmp	r3, #32
 8004ec8:	d17c      	bne.n	8004fc4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d002      	beq.n	8004ed6 <HAL_UART_Transmit+0x2c>
 8004ed0:	88fb      	ldrh	r3, [r7, #6]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e075      	b.n	8004fc6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d101      	bne.n	8004ee8 <HAL_UART_Transmit+0x3e>
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	e06e      	b.n	8004fc6 <HAL_UART_Transmit+0x11c>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2221      	movs	r2, #33	; 0x21
 8004efa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004efe:	f7fd f921 	bl	8002144 <HAL_GetTick>
 8004f02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	88fa      	ldrh	r2, [r7, #6]
 8004f08:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	88fa      	ldrh	r2, [r7, #6]
 8004f0e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f18:	d108      	bne.n	8004f2c <HAL_UART_Transmit+0x82>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d104      	bne.n	8004f2c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004f22:	2300      	movs	r3, #0
 8004f24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	61bb      	str	r3, [r7, #24]
 8004f2a:	e003      	b.n	8004f34 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f30:	2300      	movs	r3, #0
 8004f32:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004f3c:	e02a      	b.n	8004f94 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	9300      	str	r3, [sp, #0]
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	2200      	movs	r2, #0
 8004f46:	2180      	movs	r1, #128	; 0x80
 8004f48:	68f8      	ldr	r0, [r7, #12]
 8004f4a:	f000 f95c 	bl	8005206 <UART_WaitOnFlagUntilTimeout>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d001      	beq.n	8004f58 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e036      	b.n	8004fc6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004f58:	69fb      	ldr	r3, [r7, #28]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10b      	bne.n	8004f76 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	881b      	ldrh	r3, [r3, #0]
 8004f62:	461a      	mov	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f6c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	3302      	adds	r3, #2
 8004f72:	61bb      	str	r3, [r7, #24]
 8004f74:	e007      	b.n	8004f86 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	781a      	ldrb	r2, [r3, #0]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	3301      	adds	r3, #1
 8004f84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1cf      	bne.n	8004f3e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	9300      	str	r3, [sp, #0]
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	2140      	movs	r1, #64	; 0x40
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f000 f92c 	bl	8005206 <UART_WaitOnFlagUntilTimeout>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d001      	beq.n	8004fb8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	e006      	b.n	8004fc6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	e000      	b.n	8004fc6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004fc4:	2302      	movs	r3, #2
  }
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3720      	adds	r7, #32
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
	...

08004fd0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b088      	sub	sp, #32
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	695b      	ldr	r3, [r3, #20]
 8004fee:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	f003 030f 	and.w	r3, r3, #15
 8004ffe:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d10d      	bne.n	8005022 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	f003 0320 	and.w	r3, r3, #32
 800500c:	2b00      	cmp	r3, #0
 800500e:	d008      	beq.n	8005022 <HAL_UART_IRQHandler+0x52>
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	f003 0320 	and.w	r3, r3, #32
 8005016:	2b00      	cmp	r3, #0
 8005018:	d003      	beq.n	8005022 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f9d5 	bl	80053ca <UART_Receive_IT>
      return;
 8005020:	e0d1      	b.n	80051c6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	2b00      	cmp	r3, #0
 8005026:	f000 80b0 	beq.w	800518a <HAL_UART_IRQHandler+0x1ba>
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	f003 0301 	and.w	r3, r3, #1
 8005030:	2b00      	cmp	r3, #0
 8005032:	d105      	bne.n	8005040 <HAL_UART_IRQHandler+0x70>
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800503a:	2b00      	cmp	r3, #0
 800503c:	f000 80a5 	beq.w	800518a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	f003 0301 	and.w	r3, r3, #1
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00a      	beq.n	8005060 <HAL_UART_IRQHandler+0x90>
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005050:	2b00      	cmp	r3, #0
 8005052:	d005      	beq.n	8005060 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005058:	f043 0201 	orr.w	r2, r3, #1
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	f003 0304 	and.w	r3, r3, #4
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00a      	beq.n	8005080 <HAL_UART_IRQHandler+0xb0>
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	f003 0301 	and.w	r3, r3, #1
 8005070:	2b00      	cmp	r3, #0
 8005072:	d005      	beq.n	8005080 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005078:	f043 0202 	orr.w	r2, r3, #2
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <HAL_UART_IRQHandler+0xd0>
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	f003 0301 	and.w	r3, r3, #1
 8005090:	2b00      	cmp	r3, #0
 8005092:	d005      	beq.n	80050a0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005098:	f043 0204 	orr.w	r2, r3, #4
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	f003 0308 	and.w	r3, r3, #8
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d00f      	beq.n	80050ca <HAL_UART_IRQHandler+0xfa>
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	f003 0320 	and.w	r3, r3, #32
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d104      	bne.n	80050be <HAL_UART_IRQHandler+0xee>
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	f003 0301 	and.w	r3, r3, #1
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d005      	beq.n	80050ca <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050c2:	f043 0208 	orr.w	r2, r3, #8
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d078      	beq.n	80051c4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	f003 0320 	and.w	r3, r3, #32
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d007      	beq.n	80050ec <HAL_UART_IRQHandler+0x11c>
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	f003 0320 	and.w	r3, r3, #32
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d002      	beq.n	80050ec <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 f96f 	bl	80053ca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	bf14      	ite	ne
 80050fa:	2301      	movne	r3, #1
 80050fc:	2300      	moveq	r3, #0
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005106:	f003 0308 	and.w	r3, r3, #8
 800510a:	2b00      	cmp	r3, #0
 800510c:	d102      	bne.n	8005114 <HAL_UART_IRQHandler+0x144>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d031      	beq.n	8005178 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f000 f8c0 	bl	800529a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	695b      	ldr	r3, [r3, #20]
 8005120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005124:	2b00      	cmp	r3, #0
 8005126:	d023      	beq.n	8005170 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	695a      	ldr	r2, [r3, #20]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005136:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800513c:	2b00      	cmp	r3, #0
 800513e:	d013      	beq.n	8005168 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005144:	4a21      	ldr	r2, [pc, #132]	; (80051cc <HAL_UART_IRQHandler+0x1fc>)
 8005146:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800514c:	4618      	mov	r0, r3
 800514e:	f7fd f933 	bl	80023b8 <HAL_DMA_Abort_IT>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d016      	beq.n	8005186 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800515c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005162:	4610      	mov	r0, r2
 8005164:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005166:	e00e      	b.n	8005186 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f000 f843 	bl	80051f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800516e:	e00a      	b.n	8005186 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f000 f83f 	bl	80051f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005176:	e006      	b.n	8005186 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 f83b 	bl	80051f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005184:	e01e      	b.n	80051c4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005186:	bf00      	nop
    return;
 8005188:	e01c      	b.n	80051c4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005190:	2b00      	cmp	r3, #0
 8005192:	d008      	beq.n	80051a6 <HAL_UART_IRQHandler+0x1d6>
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800519a:	2b00      	cmp	r3, #0
 800519c:	d003      	beq.n	80051a6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 f8ac 	bl	80052fc <UART_Transmit_IT>
    return;
 80051a4:	e00f      	b.n	80051c6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00a      	beq.n	80051c6 <HAL_UART_IRQHandler+0x1f6>
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d005      	beq.n	80051c6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 f8ed 	bl	800539a <UART_EndTransmit_IT>
    return;
 80051c0:	bf00      	nop
 80051c2:	e000      	b.n	80051c6 <HAL_UART_IRQHandler+0x1f6>
    return;
 80051c4:	bf00      	nop
  }
}
 80051c6:	3720      	adds	r7, #32
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	080052d5 	.word	0x080052d5

080051d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	bc80      	pop	{r7}
 80051e0:	4770      	bx	lr

080051e2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80051e2:	b480      	push	{r7}
 80051e4:	b083      	sub	sp, #12
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80051ea:	bf00      	nop
 80051ec:	370c      	adds	r7, #12
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bc80      	pop	{r7}
 80051f2:	4770      	bx	lr

080051f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80051fc:	bf00      	nop
 80051fe:	370c      	adds	r7, #12
 8005200:	46bd      	mov	sp, r7
 8005202:	bc80      	pop	{r7}
 8005204:	4770      	bx	lr

08005206 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005206:	b580      	push	{r7, lr}
 8005208:	b084      	sub	sp, #16
 800520a:	af00      	add	r7, sp, #0
 800520c:	60f8      	str	r0, [r7, #12]
 800520e:	60b9      	str	r1, [r7, #8]
 8005210:	603b      	str	r3, [r7, #0]
 8005212:	4613      	mov	r3, r2
 8005214:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005216:	e02c      	b.n	8005272 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005218:	69bb      	ldr	r3, [r7, #24]
 800521a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800521e:	d028      	beq.n	8005272 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d007      	beq.n	8005236 <UART_WaitOnFlagUntilTimeout+0x30>
 8005226:	f7fc ff8d 	bl	8002144 <HAL_GetTick>
 800522a:	4602      	mov	r2, r0
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	69ba      	ldr	r2, [r7, #24]
 8005232:	429a      	cmp	r2, r3
 8005234:	d21d      	bcs.n	8005272 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68da      	ldr	r2, [r3, #12]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005244:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	695a      	ldr	r2, [r3, #20]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f022 0201 	bic.w	r2, r2, #1
 8005254:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2220      	movs	r2, #32
 800525a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2220      	movs	r2, #32
 8005262:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e00f      	b.n	8005292 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	4013      	ands	r3, r2
 800527c:	68ba      	ldr	r2, [r7, #8]
 800527e:	429a      	cmp	r2, r3
 8005280:	bf0c      	ite	eq
 8005282:	2301      	moveq	r3, #1
 8005284:	2300      	movne	r3, #0
 8005286:	b2db      	uxtb	r3, r3
 8005288:	461a      	mov	r2, r3
 800528a:	79fb      	ldrb	r3, [r7, #7]
 800528c:	429a      	cmp	r2, r3
 800528e:	d0c3      	beq.n	8005218 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005290:	2300      	movs	r3, #0
}
 8005292:	4618      	mov	r0, r3
 8005294:	3710      	adds	r7, #16
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}

0800529a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800529a:	b480      	push	{r7}
 800529c:	b083      	sub	sp, #12
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68da      	ldr	r2, [r3, #12]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80052b0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	695a      	ldr	r2, [r3, #20]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f022 0201 	bic.w	r2, r2, #1
 80052c0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2220      	movs	r2, #32
 80052c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80052ca:	bf00      	nop
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bc80      	pop	{r7}
 80052d2:	4770      	bx	lr

080052d4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2200      	movs	r2, #0
 80052e6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f7ff ff80 	bl	80051f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052f4:	bf00      	nop
 80052f6:	3710      	adds	r7, #16
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b085      	sub	sp, #20
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b21      	cmp	r3, #33	; 0x21
 800530e:	d13e      	bne.n	800538e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005318:	d114      	bne.n	8005344 <UART_Transmit_IT+0x48>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	691b      	ldr	r3, [r3, #16]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d110      	bne.n	8005344 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	881b      	ldrh	r3, [r3, #0]
 800532c:	461a      	mov	r2, r3
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005336:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	1c9a      	adds	r2, r3, #2
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	621a      	str	r2, [r3, #32]
 8005342:	e008      	b.n	8005356 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a1b      	ldr	r3, [r3, #32]
 8005348:	1c59      	adds	r1, r3, #1
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	6211      	str	r1, [r2, #32]
 800534e:	781a      	ldrb	r2, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800535a:	b29b      	uxth	r3, r3
 800535c:	3b01      	subs	r3, #1
 800535e:	b29b      	uxth	r3, r3
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	4619      	mov	r1, r3
 8005364:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005366:	2b00      	cmp	r3, #0
 8005368:	d10f      	bne.n	800538a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68da      	ldr	r2, [r3, #12]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005378:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68da      	ldr	r2, [r3, #12]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005388:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800538a:	2300      	movs	r3, #0
 800538c:	e000      	b.n	8005390 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800538e:	2302      	movs	r3, #2
  }
}
 8005390:	4618      	mov	r0, r3
 8005392:	3714      	adds	r7, #20
 8005394:	46bd      	mov	sp, r7
 8005396:	bc80      	pop	{r7}
 8005398:	4770      	bx	lr

0800539a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800539a:	b580      	push	{r7, lr}
 800539c:	b082      	sub	sp, #8
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68da      	ldr	r2, [r3, #12]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053b0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2220      	movs	r2, #32
 80053b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f7ff ff08 	bl	80051d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3708      	adds	r7, #8
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}

080053ca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80053ca:	b580      	push	{r7, lr}
 80053cc:	b084      	sub	sp, #16
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b22      	cmp	r3, #34	; 0x22
 80053dc:	d170      	bne.n	80054c0 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053e6:	d117      	bne.n	8005418 <UART_Receive_IT+0x4e>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	691b      	ldr	r3, [r3, #16]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d113      	bne.n	8005418 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 80053f0:	2300      	movs	r3, #0
 80053f2:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053f8:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	b29b      	uxth	r3, r3
 8005402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005406:	b29a      	uxth	r2, r3
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005410:	1c9a      	adds	r2, r3, #2
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	629a      	str	r2, [r3, #40]	; 0x28
 8005416:	e026      	b.n	8005466 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800541c:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800541e:	2300      	movs	r3, #0
 8005420:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800542a:	d007      	beq.n	800543c <UART_Receive_IT+0x72>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d10a      	bne.n	800544a <UART_Receive_IT+0x80>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	691b      	ldr	r3, [r3, #16]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d106      	bne.n	800544a <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	b2da      	uxtb	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	701a      	strb	r2, [r3, #0]
 8005448:	e008      	b.n	800545c <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	b2db      	uxtb	r3, r3
 8005452:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005456:	b2da      	uxtb	r2, r3
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005460:	1c5a      	adds	r2, r3, #1
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800546a:	b29b      	uxth	r3, r3
 800546c:	3b01      	subs	r3, #1
 800546e:	b29b      	uxth	r3, r3
 8005470:	687a      	ldr	r2, [r7, #4]
 8005472:	4619      	mov	r1, r3
 8005474:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005476:	2b00      	cmp	r3, #0
 8005478:	d120      	bne.n	80054bc <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68da      	ldr	r2, [r3, #12]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0220 	bic.w	r2, r2, #32
 8005488:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	68da      	ldr	r2, [r3, #12]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005498:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	695a      	ldr	r2, [r3, #20]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f022 0201 	bic.w	r2, r2, #1
 80054a8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2220      	movs	r2, #32
 80054ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f7ff fe95 	bl	80051e2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80054b8:	2300      	movs	r3, #0
 80054ba:	e002      	b.n	80054c2 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80054bc:	2300      	movs	r3, #0
 80054be:	e000      	b.n	80054c2 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80054c0:	2302      	movs	r3, #2
  }
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
	...

080054cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	68da      	ldr	r2, [r3, #12]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	430a      	orrs	r2, r1
 80054e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	689a      	ldr	r2, [r3, #8]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	431a      	orrs	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	695b      	ldr	r3, [r3, #20]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005506:	f023 030c 	bic.w	r3, r3, #12
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	6812      	ldr	r2, [r2, #0]
 800550e:	68b9      	ldr	r1, [r7, #8]
 8005510:	430b      	orrs	r3, r1
 8005512:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	695b      	ldr	r3, [r3, #20]
 800551a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	699a      	ldr	r2, [r3, #24]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	430a      	orrs	r2, r1
 8005528:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a2c      	ldr	r2, [pc, #176]	; (80055e0 <UART_SetConfig+0x114>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d103      	bne.n	800553c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005534:	f7fe fd48 	bl	8003fc8 <HAL_RCC_GetPCLK2Freq>
 8005538:	60f8      	str	r0, [r7, #12]
 800553a:	e002      	b.n	8005542 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800553c:	f7fe fd30 	bl	8003fa0 <HAL_RCC_GetPCLK1Freq>
 8005540:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005542:	68fa      	ldr	r2, [r7, #12]
 8005544:	4613      	mov	r3, r2
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	4413      	add	r3, r2
 800554a:	009a      	lsls	r2, r3, #2
 800554c:	441a      	add	r2, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	fbb2 f3f3 	udiv	r3, r2, r3
 8005558:	4a22      	ldr	r2, [pc, #136]	; (80055e4 <UART_SetConfig+0x118>)
 800555a:	fba2 2303 	umull	r2, r3, r2, r3
 800555e:	095b      	lsrs	r3, r3, #5
 8005560:	0119      	lsls	r1, r3, #4
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	4613      	mov	r3, r2
 8005566:	009b      	lsls	r3, r3, #2
 8005568:	4413      	add	r3, r2
 800556a:	009a      	lsls	r2, r3, #2
 800556c:	441a      	add	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	fbb2 f2f3 	udiv	r2, r2, r3
 8005578:	4b1a      	ldr	r3, [pc, #104]	; (80055e4 <UART_SetConfig+0x118>)
 800557a:	fba3 0302 	umull	r0, r3, r3, r2
 800557e:	095b      	lsrs	r3, r3, #5
 8005580:	2064      	movs	r0, #100	; 0x64
 8005582:	fb00 f303 	mul.w	r3, r0, r3
 8005586:	1ad3      	subs	r3, r2, r3
 8005588:	011b      	lsls	r3, r3, #4
 800558a:	3332      	adds	r3, #50	; 0x32
 800558c:	4a15      	ldr	r2, [pc, #84]	; (80055e4 <UART_SetConfig+0x118>)
 800558e:	fba2 2303 	umull	r2, r3, r2, r3
 8005592:	095b      	lsrs	r3, r3, #5
 8005594:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005598:	4419      	add	r1, r3
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	4613      	mov	r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	4413      	add	r3, r2
 80055a2:	009a      	lsls	r2, r3, #2
 80055a4:	441a      	add	r2, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80055b0:	4b0c      	ldr	r3, [pc, #48]	; (80055e4 <UART_SetConfig+0x118>)
 80055b2:	fba3 0302 	umull	r0, r3, r3, r2
 80055b6:	095b      	lsrs	r3, r3, #5
 80055b8:	2064      	movs	r0, #100	; 0x64
 80055ba:	fb00 f303 	mul.w	r3, r0, r3
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	011b      	lsls	r3, r3, #4
 80055c2:	3332      	adds	r3, #50	; 0x32
 80055c4:	4a07      	ldr	r2, [pc, #28]	; (80055e4 <UART_SetConfig+0x118>)
 80055c6:	fba2 2303 	umull	r2, r3, r2, r3
 80055ca:	095b      	lsrs	r3, r3, #5
 80055cc:	f003 020f 	and.w	r2, r3, #15
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	440a      	add	r2, r1
 80055d6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80055d8:	bf00      	nop
 80055da:	3710      	adds	r7, #16
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	40013800 	.word	0x40013800
 80055e4:	51eb851f 	.word	0x51eb851f

080055e8 <HAL_GPIO_EXTI_Callback>:

/*
 * @brief: led
 *
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	4603      	mov	r3, r0
 80055f0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == Button_Pin) {
 80055f2:	88fb      	ldrh	r3, [r7, #6]
 80055f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055f8:	d117      	bne.n	800562a <HAL_GPIO_EXTI_Callback+0x42>
		HAL_Delay(5);
 80055fa:	2005      	movs	r0, #5
 80055fc:	f7fc fdac 	bl	8002158 <HAL_Delay>
		if (HAL_GPIO_ReadPin(Button_GPIO_Port, Button_Pin) == GPIO_PIN_RESET) {
 8005600:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005604:	480b      	ldr	r0, [pc, #44]	; (8005634 <HAL_GPIO_EXTI_Callback+0x4c>)
 8005606:	f7fd f8a7 	bl	8002758 <HAL_GPIO_ReadPin>
 800560a:	4603      	mov	r3, r0
 800560c:	2b00      	cmp	r3, #0
 800560e:	bf0c      	ite	eq
 8005610:	2301      	moveq	r3, #1
 8005612:	2300      	movne	r3, #0
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d007      	beq.n	800562a <HAL_GPIO_EXTI_Callback+0x42>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800561a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800561e:	4806      	ldr	r0, [pc, #24]	; (8005638 <HAL_GPIO_EXTI_Callback+0x50>)
 8005620:	f7fd f8c9 	bl	80027b6 <HAL_GPIO_TogglePin>
			buttonDownFlag = true;
 8005624:	4b05      	ldr	r3, [pc, #20]	; (800563c <HAL_GPIO_EXTI_Callback+0x54>)
 8005626:	2201      	movs	r2, #1
 8005628:	701a      	strb	r2, [r3, #0]
//			g_nSpeedTarget +=10;
		}
	}
}
 800562a:	bf00      	nop
 800562c:	3708      	adds	r7, #8
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	40010800 	.word	0x40010800
 8005638:	40010c00 	.word	0x40010c00
 800563c:	2000023c 	.word	0x2000023c

08005640 <_Z8MPU_Initv>:
/*
 **MPU6050
 **:0,
 **,
 */
uint8_t MPU_Init(void) {
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
	uint8_t res;

	extern I2C_HandleTypeDef hi2c1;
	HAL_I2C_Init(&hi2c1);
 8005646:	481f      	ldr	r0, [pc, #124]	; (80056c4 <_Z8MPU_Initv+0x84>)
 8005648:	f7fd f8e6 	bl	8002818 <HAL_I2C_Init>
	MPU_Write_Byte(MPU_PWR_MGMT1_REG, 0X80);	//MPU6050
 800564c:	2180      	movs	r1, #128	; 0x80
 800564e:	206b      	movs	r0, #107	; 0x6b
 8005650:	f000 f93c 	bl	80058cc <_Z14MPU_Write_Bytehh>
	MPU_Write_Byte(MPU_PWR_MGMT1_REG, 0X00);	//MPU6050
 8005654:	2100      	movs	r1, #0
 8005656:	206b      	movs	r0, #107	; 0x6b
 8005658:	f000 f938 	bl	80058cc <_Z14MPU_Write_Bytehh>
	MPU_Set_Gyro_Fsr(3);						//,2000dps
 800565c:	2003      	movs	r0, #3
 800565e:	f000 f833 	bl	80056c8 <_Z16MPU_Set_Gyro_Fsrh>
	MPU_Set_Accel_Fsr(0);						//,2g
 8005662:	2000      	movs	r0, #0
 8005664:	f000 f841 	bl	80056ea <_Z17MPU_Set_Accel_Fsrh>
	MPU_Set_Rate(50);							//50Hz
 8005668:	2032      	movs	r0, #50	; 0x32
 800566a:	f000 f880 	bl	800576e <_Z12MPU_Set_Ratet>
	MPU_Write_Byte(MPU_INT_EN_REG, 0X00);		//
 800566e:	2100      	movs	r1, #0
 8005670:	2038      	movs	r0, #56	; 0x38
 8005672:	f000 f92b 	bl	80058cc <_Z14MPU_Write_Bytehh>
	MPU_Write_Byte(MPU_USER_CTRL_REG, 0X00);	//I2C
 8005676:	2100      	movs	r1, #0
 8005678:	206a      	movs	r0, #106	; 0x6a
 800567a:	f000 f927 	bl	80058cc <_Z14MPU_Write_Bytehh>
	MPU_Write_Byte(MPU_FIFO_EN_REG, 0X00);		//FIFO
 800567e:	2100      	movs	r1, #0
 8005680:	2023      	movs	r0, #35	; 0x23
 8005682:	f000 f923 	bl	80058cc <_Z14MPU_Write_Bytehh>
	MPU_Write_Byte(MPU_INTBP_CFG_REG, 0X80);	//INT
 8005686:	2180      	movs	r1, #128	; 0x80
 8005688:	2037      	movs	r0, #55	; 0x37
 800568a:	f000 f91f 	bl	80058cc <_Z14MPU_Write_Bytehh>
	res = MPU_Read_Byte(MPU_DEVICE_ID_REG);
 800568e:	2075      	movs	r0, #117	; 0x75
 8005690:	f000 f942 	bl	8005918 <_Z13MPU_Read_Byteh>
 8005694:	4603      	mov	r3, r0
 8005696:	71fb      	strb	r3, [r7, #7]
	if (res == MPU_ADDR)	//ID
 8005698:	79fb      	ldrb	r3, [r7, #7]
 800569a:	2b68      	cmp	r3, #104	; 0x68
 800569c:	d10c      	bne.n	80056b8 <_Z8MPU_Initv+0x78>
	{
		MPU_Write_Byte(MPU_PWR_MGMT1_REG, 0X01);	//CLKSEL,PLL X
 800569e:	2101      	movs	r1, #1
 80056a0:	206b      	movs	r0, #107	; 0x6b
 80056a2:	f000 f913 	bl	80058cc <_Z14MPU_Write_Bytehh>
		MPU_Write_Byte(MPU_PWR_MGMT2_REG, 0X00);	//
 80056a6:	2100      	movs	r1, #0
 80056a8:	206c      	movs	r0, #108	; 0x6c
 80056aa:	f000 f90f 	bl	80058cc <_Z14MPU_Write_Bytehh>
		MPU_Set_Rate(50);						//50Hz
 80056ae:	2032      	movs	r0, #50	; 0x32
 80056b0:	f000 f85d 	bl	800576e <_Z12MPU_Set_Ratet>
	} else
		return 1;
	return 0;
 80056b4:	2300      	movs	r3, #0
 80056b6:	e000      	b.n	80056ba <_Z8MPU_Initv+0x7a>
		return 1;
 80056b8:	2301      	movs	r3, #1
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3708      	adds	r7, #8
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	20000260 	.word	0x20000260

080056c8 <_Z16MPU_Set_Gyro_Fsrh>:
 **MPU6050
 **fsr:0,250dps;1,500dps;2,1000dps;3,2000dps
 **:0,
 **,
 */
uint8_t MPU_Set_Gyro_Fsr(uint8_t fsr) {
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	4603      	mov	r3, r0
 80056d0:	71fb      	strb	r3, [r7, #7]
	return MPU_Write_Byte(MPU_GYRO_CFG_REG, fsr << 3);				//
 80056d2:	79fb      	ldrb	r3, [r7, #7]
 80056d4:	00db      	lsls	r3, r3, #3
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	4619      	mov	r1, r3
 80056da:	201b      	movs	r0, #27
 80056dc:	f000 f8f6 	bl	80058cc <_Z14MPU_Write_Bytehh>
 80056e0:	4603      	mov	r3, r0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3708      	adds	r7, #8
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}

080056ea <_Z17MPU_Set_Accel_Fsrh>:
 **MPU6050
 **fsr:0,2g;1,4g;2,8g;3,16g
 **:0,
 **,
 */
uint8_t MPU_Set_Accel_Fsr(uint8_t fsr) {
 80056ea:	b580      	push	{r7, lr}
 80056ec:	b082      	sub	sp, #8
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	4603      	mov	r3, r0
 80056f2:	71fb      	strb	r3, [r7, #7]
	return MPU_Write_Byte(MPU_ACCEL_CFG_REG, fsr << 3);			//
 80056f4:	79fb      	ldrb	r3, [r7, #7]
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	4619      	mov	r1, r3
 80056fc:	201c      	movs	r0, #28
 80056fe:	f000 f8e5 	bl	80058cc <_Z14MPU_Write_Bytehh>
 8005702:	4603      	mov	r3, r0
}
 8005704:	4618      	mov	r0, r3
 8005706:	3708      	adds	r7, #8
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}

0800570c <_Z11MPU_Set_LPFt>:
/*
 **MPU6050
 **:0,
 **,
 */
uint8_t MPU_Set_LPF(uint16_t lpf) {
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	4603      	mov	r3, r0
 8005714:	80fb      	strh	r3, [r7, #6]
	uint8_t data = 0;
 8005716:	2300      	movs	r3, #0
 8005718:	73fb      	strb	r3, [r7, #15]
	if (lpf >= 188)
 800571a:	88fb      	ldrh	r3, [r7, #6]
 800571c:	2bbb      	cmp	r3, #187	; 0xbb
 800571e:	d902      	bls.n	8005726 <_Z11MPU_Set_LPFt+0x1a>
		data = 1;
 8005720:	2301      	movs	r3, #1
 8005722:	73fb      	strb	r3, [r7, #15]
 8005724:	e019      	b.n	800575a <_Z11MPU_Set_LPFt+0x4e>
	else if (lpf >= 98)
 8005726:	88fb      	ldrh	r3, [r7, #6]
 8005728:	2b61      	cmp	r3, #97	; 0x61
 800572a:	d902      	bls.n	8005732 <_Z11MPU_Set_LPFt+0x26>
		data = 2;
 800572c:	2302      	movs	r3, #2
 800572e:	73fb      	strb	r3, [r7, #15]
 8005730:	e013      	b.n	800575a <_Z11MPU_Set_LPFt+0x4e>
	else if (lpf >= 42)
 8005732:	88fb      	ldrh	r3, [r7, #6]
 8005734:	2b29      	cmp	r3, #41	; 0x29
 8005736:	d902      	bls.n	800573e <_Z11MPU_Set_LPFt+0x32>
		data = 3;
 8005738:	2303      	movs	r3, #3
 800573a:	73fb      	strb	r3, [r7, #15]
 800573c:	e00d      	b.n	800575a <_Z11MPU_Set_LPFt+0x4e>
	else if (lpf >= 20)
 800573e:	88fb      	ldrh	r3, [r7, #6]
 8005740:	2b13      	cmp	r3, #19
 8005742:	d902      	bls.n	800574a <_Z11MPU_Set_LPFt+0x3e>
		data = 4;
 8005744:	2304      	movs	r3, #4
 8005746:	73fb      	strb	r3, [r7, #15]
 8005748:	e007      	b.n	800575a <_Z11MPU_Set_LPFt+0x4e>
	else if (lpf >= 10)
 800574a:	88fb      	ldrh	r3, [r7, #6]
 800574c:	2b09      	cmp	r3, #9
 800574e:	d902      	bls.n	8005756 <_Z11MPU_Set_LPFt+0x4a>
		data = 5;
 8005750:	2305      	movs	r3, #5
 8005752:	73fb      	strb	r3, [r7, #15]
 8005754:	e001      	b.n	800575a <_Z11MPU_Set_LPFt+0x4e>
	else
		data = 6;
 8005756:	2306      	movs	r3, #6
 8005758:	73fb      	strb	r3, [r7, #15]
	return MPU_Write_Byte(MPU_CFG_REG, data);						//
 800575a:	7bfb      	ldrb	r3, [r7, #15]
 800575c:	4619      	mov	r1, r3
 800575e:	201a      	movs	r0, #26
 8005760:	f000 f8b4 	bl	80058cc <_Z14MPU_Write_Bytehh>
 8005764:	4603      	mov	r3, r0
}
 8005766:	4618      	mov	r0, r3
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <_Z12MPU_Set_Ratet>:
 **MPU6050(Fs=1KHz)
 **rate:4~1000(Hz)
 **:0,
 **,
 */
uint8_t MPU_Set_Rate(uint16_t rate) {
 800576e:	b580      	push	{r7, lr}
 8005770:	b084      	sub	sp, #16
 8005772:	af00      	add	r7, sp, #0
 8005774:	4603      	mov	r3, r0
 8005776:	80fb      	strh	r3, [r7, #6]
	uint8_t data;
	if (rate > 1000)
 8005778:	88fb      	ldrh	r3, [r7, #6]
 800577a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800577e:	d902      	bls.n	8005786 <_Z12MPU_Set_Ratet+0x18>
		rate = 1000;
 8005780:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005784:	80fb      	strh	r3, [r7, #6]
	if (rate < 4)
 8005786:	88fb      	ldrh	r3, [r7, #6]
 8005788:	2b03      	cmp	r3, #3
 800578a:	d801      	bhi.n	8005790 <_Z12MPU_Set_Ratet+0x22>
		rate = 4;
 800578c:	2304      	movs	r3, #4
 800578e:	80fb      	strh	r3, [r7, #6]
	data = 1000 / rate - 1;
 8005790:	88fb      	ldrh	r3, [r7, #6]
 8005792:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005796:	fb92 f3f3 	sdiv	r3, r2, r3
 800579a:	b2db      	uxtb	r3, r3
 800579c:	3b01      	subs	r3, #1
 800579e:	73fb      	strb	r3, [r7, #15]
	data = MPU_Write_Byte(MPU_SAMPLE_RATE_REG, data);	//
 80057a0:	7bfb      	ldrb	r3, [r7, #15]
 80057a2:	4619      	mov	r1, r3
 80057a4:	2019      	movs	r0, #25
 80057a6:	f000 f891 	bl	80058cc <_Z14MPU_Write_Bytehh>
 80057aa:	4603      	mov	r3, r0
 80057ac:	73fb      	strb	r3, [r7, #15]
	return MPU_Set_LPF(rate / 2);	//LPF
 80057ae:	88fb      	ldrh	r3, [r7, #6]
 80057b0:	085b      	lsrs	r3, r3, #1
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	4618      	mov	r0, r3
 80057b6:	f7ff ffa9 	bl	800570c <_Z11MPU_Set_LPFt>
 80057ba:	4603      	mov	r3, r0
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3710      	adds	r7, #16
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <_Z17MPU_Get_GyroscopePsS_S_>:
 **()
 **gx,gy,gz:x,y,z()
 **:0,
 **,
 */
uint8_t MPU_Get_Gyroscope(short *gx, short *gy, short *gz) {
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b086      	sub	sp, #24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	607a      	str	r2, [r7, #4]
	uint8_t buf[6], res;
	res = MPU_Read_Len(MPU_GYRO_XOUTH_REG, 6, buf);
 80057d0:	f107 0310 	add.w	r3, r7, #16
 80057d4:	461a      	mov	r2, r3
 80057d6:	2106      	movs	r1, #6
 80057d8:	2043      	movs	r0, #67	; 0x43
 80057da:	f000 f857 	bl	800588c <_Z12MPU_Read_LenhhPh>
 80057de:	4603      	mov	r3, r0
 80057e0:	75fb      	strb	r3, [r7, #23]
	if (res == 0) {
 80057e2:	7dfb      	ldrb	r3, [r7, #23]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d11a      	bne.n	800581e <_Z17MPU_Get_GyroscopePsS_S_+0x5a>
		*gx = ((uint16_t) buf[0] << 8) | buf[1];
 80057e8:	7c3b      	ldrb	r3, [r7, #16]
 80057ea:	021b      	lsls	r3, r3, #8
 80057ec:	b21a      	sxth	r2, r3
 80057ee:	7c7b      	ldrb	r3, [r7, #17]
 80057f0:	b21b      	sxth	r3, r3
 80057f2:	4313      	orrs	r3, r2
 80057f4:	b21a      	sxth	r2, r3
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	801a      	strh	r2, [r3, #0]
		*gy = ((uint16_t) buf[2] << 8) | buf[3];
 80057fa:	7cbb      	ldrb	r3, [r7, #18]
 80057fc:	021b      	lsls	r3, r3, #8
 80057fe:	b21a      	sxth	r2, r3
 8005800:	7cfb      	ldrb	r3, [r7, #19]
 8005802:	b21b      	sxth	r3, r3
 8005804:	4313      	orrs	r3, r2
 8005806:	b21a      	sxth	r2, r3
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	801a      	strh	r2, [r3, #0]
		*gz = ((uint16_t) buf[4] << 8) | buf[5];
 800580c:	7d3b      	ldrb	r3, [r7, #20]
 800580e:	021b      	lsls	r3, r3, #8
 8005810:	b21a      	sxth	r2, r3
 8005812:	7d7b      	ldrb	r3, [r7, #21]
 8005814:	b21b      	sxth	r3, r3
 8005816:	4313      	orrs	r3, r2
 8005818:	b21a      	sxth	r2, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	801a      	strh	r2, [r3, #0]
	}
	return res;
 800581e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005820:	4618      	mov	r0, r3
 8005822:	3718      	adds	r7, #24
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <_Z21MPU_Get_AccelerometerPsS_S_>:
 **()
 **gx,gy,gz:x,y,z()
 **:0,
 **,
 */
uint8_t MPU_Get_Accelerometer(short *ax, short *ay, short *az) {
 8005828:	b580      	push	{r7, lr}
 800582a:	b086      	sub	sp, #24
 800582c:	af00      	add	r7, sp, #0
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	60b9      	str	r1, [r7, #8]
 8005832:	607a      	str	r2, [r7, #4]
	uint8_t buf[6], res;
	res = MPU_Read_Len(MPU_ACCEL_XOUTH_REG, 6, buf);
 8005834:	f107 0310 	add.w	r3, r7, #16
 8005838:	461a      	mov	r2, r3
 800583a:	2106      	movs	r1, #6
 800583c:	203b      	movs	r0, #59	; 0x3b
 800583e:	f000 f825 	bl	800588c <_Z12MPU_Read_LenhhPh>
 8005842:	4603      	mov	r3, r0
 8005844:	75fb      	strb	r3, [r7, #23]
	if (res == 0) {
 8005846:	7dfb      	ldrb	r3, [r7, #23]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d11a      	bne.n	8005882 <_Z21MPU_Get_AccelerometerPsS_S_+0x5a>
		*ax = ((uint16_t) buf[0] << 8) | buf[1];
 800584c:	7c3b      	ldrb	r3, [r7, #16]
 800584e:	021b      	lsls	r3, r3, #8
 8005850:	b21a      	sxth	r2, r3
 8005852:	7c7b      	ldrb	r3, [r7, #17]
 8005854:	b21b      	sxth	r3, r3
 8005856:	4313      	orrs	r3, r2
 8005858:	b21a      	sxth	r2, r3
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	801a      	strh	r2, [r3, #0]
		*ay = ((uint16_t) buf[2] << 8) | buf[3];
 800585e:	7cbb      	ldrb	r3, [r7, #18]
 8005860:	021b      	lsls	r3, r3, #8
 8005862:	b21a      	sxth	r2, r3
 8005864:	7cfb      	ldrb	r3, [r7, #19]
 8005866:	b21b      	sxth	r3, r3
 8005868:	4313      	orrs	r3, r2
 800586a:	b21a      	sxth	r2, r3
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	801a      	strh	r2, [r3, #0]
		*az = ((uint16_t) buf[4] << 8) | buf[5];
 8005870:	7d3b      	ldrb	r3, [r7, #20]
 8005872:	021b      	lsls	r3, r3, #8
 8005874:	b21a      	sxth	r2, r3
 8005876:	7d7b      	ldrb	r3, [r7, #21]
 8005878:	b21b      	sxth	r3, r3
 800587a:	4313      	orrs	r3, r2
 800587c:	b21a      	sxth	r2, r3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	801a      	strh	r2, [r3, #0]
	}
	return res;;
 8005882:	7dfb      	ldrb	r3, [r7, #23]
}
 8005884:	4618      	mov	r0, r3
 8005886:	3718      	adds	r7, #24
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}

0800588c <_Z12MPU_Read_LenhhPh>:
 **buf:
 **:0,
 **,
 */

uint8_t MPU_Read_Len(uint8_t reg, uint8_t len, uint8_t *buf) {
 800588c:	b580      	push	{r7, lr}
 800588e:	b086      	sub	sp, #24
 8005890:	af04      	add	r7, sp, #16
 8005892:	4603      	mov	r3, r0
 8005894:	603a      	str	r2, [r7, #0]
 8005896:	71fb      	strb	r3, [r7, #7]
 8005898:	460b      	mov	r3, r1
 800589a:	71bb      	strb	r3, [r7, #6]
	extern I2C_HandleTypeDef hi2c1;
	HAL_I2C_Mem_Read(&hi2c1, MPU_READ, reg, I2C_MEMADD_SIZE_8BIT, buf, len,
 800589c:	79fb      	ldrb	r3, [r7, #7]
 800589e:	b299      	uxth	r1, r3
 80058a0:	79bb      	ldrb	r3, [r7, #6]
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	f640 72ff 	movw	r2, #4095	; 0xfff
 80058a8:	9202      	str	r2, [sp, #8]
 80058aa:	9301      	str	r3, [sp, #4]
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	9300      	str	r3, [sp, #0]
 80058b0:	2301      	movs	r3, #1
 80058b2:	460a      	mov	r2, r1
 80058b4:	21d1      	movs	r1, #209	; 0xd1
 80058b6:	4804      	ldr	r0, [pc, #16]	; (80058c8 <_Z12MPU_Read_LenhhPh+0x3c>)
 80058b8:	f7fd f9e0 	bl	8002c7c <HAL_I2C_Mem_Read>
			0xfff);
	//HAL_Delay(100);

	return 0;
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3708      	adds	r7, #8
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	20000260 	.word	0x20000260

080058cc <_Z14MPU_Write_Bytehh>:
 **reg:
 **data:
 **:0,
 **,
 */
uint8_t MPU_Write_Byte(uint8_t reg, uint8_t data) {
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b088      	sub	sp, #32
 80058d0:	af04      	add	r7, sp, #16
 80058d2:	4603      	mov	r3, r0
 80058d4:	460a      	mov	r2, r1
 80058d6:	71fb      	strb	r3, [r7, #7]
 80058d8:	4613      	mov	r3, r2
 80058da:	71bb      	strb	r3, [r7, #6]
	extern I2C_HandleTypeDef hi2c1;
	unsigned char W_Data = 0;
 80058dc:	2300      	movs	r3, #0
 80058de:	73fb      	strb	r3, [r7, #15]

	W_Data = data;
 80058e0:	79bb      	ldrb	r3, [r7, #6]
 80058e2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, MPU_WRITE, reg, I2C_MEMADD_SIZE_8BIT, &W_Data, 1,
 80058e4:	79fb      	ldrb	r3, [r7, #7]
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	f640 73ff 	movw	r3, #4095	; 0xfff
 80058ec:	9302      	str	r3, [sp, #8]
 80058ee:	2301      	movs	r3, #1
 80058f0:	9301      	str	r3, [sp, #4]
 80058f2:	f107 030f 	add.w	r3, r7, #15
 80058f6:	9300      	str	r3, [sp, #0]
 80058f8:	2301      	movs	r3, #1
 80058fa:	21d0      	movs	r1, #208	; 0xd0
 80058fc:	4805      	ldr	r0, [pc, #20]	; (8005914 <_Z14MPU_Write_Bytehh+0x48>)
 80058fe:	f7fd f8c3 	bl	8002a88 <HAL_I2C_Mem_Write>
			0xfff);
	HAL_Delay(100);
 8005902:	2064      	movs	r0, #100	; 0x64
 8005904:	f7fc fc28 	bl	8002158 <HAL_Delay>

	return 0;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	20000260 	.word	0x20000260

08005918 <_Z13MPU_Read_Byteh>:
/*
 **IIC
 **reg:
 **:
 */
uint8_t MPU_Read_Byte(uint8_t reg) {
 8005918:	b580      	push	{r7, lr}
 800591a:	b088      	sub	sp, #32
 800591c:	af04      	add	r7, sp, #16
 800591e:	4603      	mov	r3, r0
 8005920:	71fb      	strb	r3, [r7, #7]
	extern I2C_HandleTypeDef hi2c1;
	unsigned char R_Data = 0;
 8005922:	2300      	movs	r3, #0
 8005924:	73fb      	strb	r3, [r7, #15]

	HAL_I2C_Mem_Read(&hi2c1, MPU_READ, reg, I2C_MEMADD_SIZE_8BIT, &R_Data, 1,
 8005926:	79fb      	ldrb	r3, [r7, #7]
 8005928:	b29a      	uxth	r2, r3
 800592a:	f640 73ff 	movw	r3, #4095	; 0xfff
 800592e:	9302      	str	r3, [sp, #8]
 8005930:	2301      	movs	r3, #1
 8005932:	9301      	str	r3, [sp, #4]
 8005934:	f107 030f 	add.w	r3, r7, #15
 8005938:	9300      	str	r3, [sp, #0]
 800593a:	2301      	movs	r3, #1
 800593c:	21d1      	movs	r1, #209	; 0xd1
 800593e:	4805      	ldr	r0, [pc, #20]	; (8005954 <_Z13MPU_Read_Byteh+0x3c>)
 8005940:	f7fd f99c 	bl	8002c7c <HAL_I2C_Mem_Read>
			0xfff);
	HAL_Delay(100);
 8005944:	2064      	movs	r0, #100	; 0x64
 8005946:	f7fc fc07 	bl	8002158 <HAL_Delay>

	return R_Data;
 800594a:	7bfb      	ldrb	r3, [r7, #15]
}
 800594c:	4618      	mov	r0, r3
 800594e:	3710      	adds	r7, #16
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}
 8005954:	20000260 	.word	0x20000260

08005958 <_Z19ComplementaryFilterfff>:

float angle;
float a;

float ComplementaryFilter(float acc, float gyro, float dt)
{
 8005958:	b590      	push	{r4, r7, lr}
 800595a:	b085      	sub	sp, #20
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
    a = 0.98;
 8005964:	4b1a      	ldr	r3, [pc, #104]	; (80059d0 <_Z19ComplementaryFilterfff+0x78>)
 8005966:	4a1b      	ldr	r2, [pc, #108]	; (80059d4 <_Z19ComplementaryFilterfff+0x7c>)
 8005968:	601a      	str	r2, [r3, #0]
    angle = a * (angle + gyro * dt) + (1 - a) * (acc);
 800596a:	6879      	ldr	r1, [r7, #4]
 800596c:	68b8      	ldr	r0, [r7, #8]
 800596e:	f7fb fa09 	bl	8000d84 <__aeabi_fmul>
 8005972:	4603      	mov	r3, r0
 8005974:	461a      	mov	r2, r3
 8005976:	4b18      	ldr	r3, [pc, #96]	; (80059d8 <_Z19ComplementaryFilterfff+0x80>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4619      	mov	r1, r3
 800597c:	4610      	mov	r0, r2
 800597e:	f7fb f8f9 	bl	8000b74 <__addsf3>
 8005982:	4603      	mov	r3, r0
 8005984:	461a      	mov	r2, r3
 8005986:	4b12      	ldr	r3, [pc, #72]	; (80059d0 <_Z19ComplementaryFilterfff+0x78>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4619      	mov	r1, r3
 800598c:	4610      	mov	r0, r2
 800598e:	f7fb f9f9 	bl	8000d84 <__aeabi_fmul>
 8005992:	4603      	mov	r3, r0
 8005994:	461c      	mov	r4, r3
 8005996:	4b0e      	ldr	r3, [pc, #56]	; (80059d0 <_Z19ComplementaryFilterfff+0x78>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4619      	mov	r1, r3
 800599c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80059a0:	f7fb f8e6 	bl	8000b70 <__aeabi_fsub>
 80059a4:	4603      	mov	r3, r0
 80059a6:	461a      	mov	r2, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	4619      	mov	r1, r3
 80059ac:	4610      	mov	r0, r2
 80059ae:	f7fb f9e9 	bl	8000d84 <__aeabi_fmul>
 80059b2:	4603      	mov	r3, r0
 80059b4:	4619      	mov	r1, r3
 80059b6:	4620      	mov	r0, r4
 80059b8:	f7fb f8dc 	bl	8000b74 <__addsf3>
 80059bc:	4603      	mov	r3, r0
 80059be:	461a      	mov	r2, r3
 80059c0:	4b05      	ldr	r3, [pc, #20]	; (80059d8 <_Z19ComplementaryFilterfff+0x80>)
 80059c2:	601a      	str	r2, [r3, #0]
    return angle;
 80059c4:	4b04      	ldr	r3, [pc, #16]	; (80059d8 <_Z19ComplementaryFilterfff+0x80>)
 80059c6:	681b      	ldr	r3, [r3, #0]
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3714      	adds	r7, #20
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd90      	pop	{r4, r7, pc}
 80059d0:	20000254 	.word	0x20000254
 80059d4:	3f7ae148 	.word	0x3f7ae148
 80059d8:	20000250 	.word	0x20000250

080059dc <atan2f>:
 80059dc:	f000 b800 	b.w	80059e0 <__ieee754_atan2f>

080059e0 <__ieee754_atan2f>:
 80059e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059e2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80059e6:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80059ea:	4603      	mov	r3, r0
 80059ec:	dc05      	bgt.n	80059fa <__ieee754_atan2f+0x1a>
 80059ee:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80059f2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80059f6:	4607      	mov	r7, r0
 80059f8:	dd04      	ble.n	8005a04 <__ieee754_atan2f+0x24>
 80059fa:	4618      	mov	r0, r3
 80059fc:	f7fb f8ba 	bl	8000b74 <__addsf3>
 8005a00:	4603      	mov	r3, r0
 8005a02:	e024      	b.n	8005a4e <__ieee754_atan2f+0x6e>
 8005a04:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8005a08:	d103      	bne.n	8005a12 <__ieee754_atan2f+0x32>
 8005a0a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005a0e:	f000 b877 	b.w	8005b00 <atanf>
 8005a12:	178c      	asrs	r4, r1, #30
 8005a14:	f004 0402 	and.w	r4, r4, #2
 8005a18:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8005a1c:	b92a      	cbnz	r2, 8005a2a <__ieee754_atan2f+0x4a>
 8005a1e:	2c02      	cmp	r4, #2
 8005a20:	d057      	beq.n	8005ad2 <__ieee754_atan2f+0xf2>
 8005a22:	2c03      	cmp	r4, #3
 8005a24:	d113      	bne.n	8005a4e <__ieee754_atan2f+0x6e>
 8005a26:	4b2d      	ldr	r3, [pc, #180]	; (8005adc <__ieee754_atan2f+0xfc>)
 8005a28:	e011      	b.n	8005a4e <__ieee754_atan2f+0x6e>
 8005a2a:	b91e      	cbnz	r6, 8005a34 <__ieee754_atan2f+0x54>
 8005a2c:	2f00      	cmp	r7, #0
 8005a2e:	da52      	bge.n	8005ad6 <__ieee754_atan2f+0xf6>
 8005a30:	4b2b      	ldr	r3, [pc, #172]	; (8005ae0 <__ieee754_atan2f+0x100>)
 8005a32:	e00c      	b.n	8005a4e <__ieee754_atan2f+0x6e>
 8005a34:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8005a38:	d11a      	bne.n	8005a70 <__ieee754_atan2f+0x90>
 8005a3a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8005a3e:	d10c      	bne.n	8005a5a <__ieee754_atan2f+0x7a>
 8005a40:	2c02      	cmp	r4, #2
 8005a42:	d006      	beq.n	8005a52 <__ieee754_atan2f+0x72>
 8005a44:	2c03      	cmp	r4, #3
 8005a46:	d006      	beq.n	8005a56 <__ieee754_atan2f+0x76>
 8005a48:	2c01      	cmp	r4, #1
 8005a4a:	d140      	bne.n	8005ace <__ieee754_atan2f+0xee>
 8005a4c:	4b25      	ldr	r3, [pc, #148]	; (8005ae4 <__ieee754_atan2f+0x104>)
 8005a4e:	4618      	mov	r0, r3
 8005a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a52:	4b25      	ldr	r3, [pc, #148]	; (8005ae8 <__ieee754_atan2f+0x108>)
 8005a54:	e7fb      	b.n	8005a4e <__ieee754_atan2f+0x6e>
 8005a56:	4b25      	ldr	r3, [pc, #148]	; (8005aec <__ieee754_atan2f+0x10c>)
 8005a58:	e7f9      	b.n	8005a4e <__ieee754_atan2f+0x6e>
 8005a5a:	2c02      	cmp	r4, #2
 8005a5c:	d039      	beq.n	8005ad2 <__ieee754_atan2f+0xf2>
 8005a5e:	2c03      	cmp	r4, #3
 8005a60:	d0e1      	beq.n	8005a26 <__ieee754_atan2f+0x46>
 8005a62:	2c01      	cmp	r4, #1
 8005a64:	d102      	bne.n	8005a6c <__ieee754_atan2f+0x8c>
 8005a66:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005a6a:	e7f0      	b.n	8005a4e <__ieee754_atan2f+0x6e>
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	e7ee      	b.n	8005a4e <__ieee754_atan2f+0x6e>
 8005a70:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8005a74:	d0da      	beq.n	8005a2c <__ieee754_atan2f+0x4c>
 8005a76:	1b92      	subs	r2, r2, r6
 8005a78:	15d2      	asrs	r2, r2, #23
 8005a7a:	2a3c      	cmp	r2, #60	; 0x3c
 8005a7c:	dc17      	bgt.n	8005aae <__ieee754_atan2f+0xce>
 8005a7e:	2900      	cmp	r1, #0
 8005a80:	da01      	bge.n	8005a86 <__ieee754_atan2f+0xa6>
 8005a82:	323c      	adds	r2, #60	; 0x3c
 8005a84:	db15      	blt.n	8005ab2 <__ieee754_atan2f+0xd2>
 8005a86:	4618      	mov	r0, r3
 8005a88:	f7fb fa30 	bl	8000eec <__aeabi_fdiv>
 8005a8c:	f000 f944 	bl	8005d18 <fabsf>
 8005a90:	f000 f836 	bl	8005b00 <atanf>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2c01      	cmp	r4, #1
 8005a98:	d00d      	beq.n	8005ab6 <__ieee754_atan2f+0xd6>
 8005a9a:	2c02      	cmp	r4, #2
 8005a9c:	d00e      	beq.n	8005abc <__ieee754_atan2f+0xdc>
 8005a9e:	2c00      	cmp	r4, #0
 8005aa0:	d0d5      	beq.n	8005a4e <__ieee754_atan2f+0x6e>
 8005aa2:	4913      	ldr	r1, [pc, #76]	; (8005af0 <__ieee754_atan2f+0x110>)
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7fb f865 	bl	8000b74 <__addsf3>
 8005aaa:	4912      	ldr	r1, [pc, #72]	; (8005af4 <__ieee754_atan2f+0x114>)
 8005aac:	e00c      	b.n	8005ac8 <__ieee754_atan2f+0xe8>
 8005aae:	4b12      	ldr	r3, [pc, #72]	; (8005af8 <__ieee754_atan2f+0x118>)
 8005ab0:	e7f1      	b.n	8005a96 <__ieee754_atan2f+0xb6>
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	e7ef      	b.n	8005a96 <__ieee754_atan2f+0xb6>
 8005ab6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005aba:	e7c8      	b.n	8005a4e <__ieee754_atan2f+0x6e>
 8005abc:	490c      	ldr	r1, [pc, #48]	; (8005af0 <__ieee754_atan2f+0x110>)
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7fb f858 	bl	8000b74 <__addsf3>
 8005ac4:	4601      	mov	r1, r0
 8005ac6:	480b      	ldr	r0, [pc, #44]	; (8005af4 <__ieee754_atan2f+0x114>)
 8005ac8:	f7fb f852 	bl	8000b70 <__aeabi_fsub>
 8005acc:	e798      	b.n	8005a00 <__ieee754_atan2f+0x20>
 8005ace:	4b0b      	ldr	r3, [pc, #44]	; (8005afc <__ieee754_atan2f+0x11c>)
 8005ad0:	e7bd      	b.n	8005a4e <__ieee754_atan2f+0x6e>
 8005ad2:	4b08      	ldr	r3, [pc, #32]	; (8005af4 <__ieee754_atan2f+0x114>)
 8005ad4:	e7bb      	b.n	8005a4e <__ieee754_atan2f+0x6e>
 8005ad6:	4b08      	ldr	r3, [pc, #32]	; (8005af8 <__ieee754_atan2f+0x118>)
 8005ad8:	e7b9      	b.n	8005a4e <__ieee754_atan2f+0x6e>
 8005ada:	bf00      	nop
 8005adc:	c0490fdb 	.word	0xc0490fdb
 8005ae0:	bfc90fdb 	.word	0xbfc90fdb
 8005ae4:	bf490fdb 	.word	0xbf490fdb
 8005ae8:	4016cbe4 	.word	0x4016cbe4
 8005aec:	c016cbe4 	.word	0xc016cbe4
 8005af0:	33bbbd2e 	.word	0x33bbbd2e
 8005af4:	40490fdb 	.word	0x40490fdb
 8005af8:	3fc90fdb 	.word	0x3fc90fdb
 8005afc:	3f490fdb 	.word	0x3f490fdb

08005b00 <atanf>:
 8005b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b04:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8005b08:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8005b0c:	4604      	mov	r4, r0
 8005b0e:	4607      	mov	r7, r0
 8005b10:	db0e      	blt.n	8005b30 <atanf+0x30>
 8005b12:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8005b16:	dd04      	ble.n	8005b22 <atanf+0x22>
 8005b18:	4601      	mov	r1, r0
 8005b1a:	f7fb f82b 	bl	8000b74 <__addsf3>
 8005b1e:	4604      	mov	r4, r0
 8005b20:	e003      	b.n	8005b2a <atanf+0x2a>
 8005b22:	2800      	cmp	r0, #0
 8005b24:	f340 80cd 	ble.w	8005cc2 <atanf+0x1c2>
 8005b28:	4c67      	ldr	r4, [pc, #412]	; (8005cc8 <atanf+0x1c8>)
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b30:	4b66      	ldr	r3, [pc, #408]	; (8005ccc <atanf+0x1cc>)
 8005b32:	429d      	cmp	r5, r3
 8005b34:	dc0e      	bgt.n	8005b54 <atanf+0x54>
 8005b36:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 8005b3a:	da08      	bge.n	8005b4e <atanf+0x4e>
 8005b3c:	4964      	ldr	r1, [pc, #400]	; (8005cd0 <atanf+0x1d0>)
 8005b3e:	f7fb f819 	bl	8000b74 <__addsf3>
 8005b42:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005b46:	f7fb fad9 	bl	80010fc <__aeabi_fcmpgt>
 8005b4a:	2800      	cmp	r0, #0
 8005b4c:	d1ed      	bne.n	8005b2a <atanf+0x2a>
 8005b4e:	f04f 36ff 	mov.w	r6, #4294967295
 8005b52:	e01c      	b.n	8005b8e <atanf+0x8e>
 8005b54:	f000 f8e0 	bl	8005d18 <fabsf>
 8005b58:	4b5e      	ldr	r3, [pc, #376]	; (8005cd4 <atanf+0x1d4>)
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	429d      	cmp	r5, r3
 8005b5e:	dc7c      	bgt.n	8005c5a <atanf+0x15a>
 8005b60:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8005b64:	429d      	cmp	r5, r3
 8005b66:	dc67      	bgt.n	8005c38 <atanf+0x138>
 8005b68:	4601      	mov	r1, r0
 8005b6a:	f7fb f803 	bl	8000b74 <__addsf3>
 8005b6e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005b72:	f7fa fffd 	bl	8000b70 <__aeabi_fsub>
 8005b76:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005b7a:	4605      	mov	r5, r0
 8005b7c:	4620      	mov	r0, r4
 8005b7e:	f7fa fff9 	bl	8000b74 <__addsf3>
 8005b82:	4601      	mov	r1, r0
 8005b84:	4628      	mov	r0, r5
 8005b86:	f7fb f9b1 	bl	8000eec <__aeabi_fdiv>
 8005b8a:	2600      	movs	r6, #0
 8005b8c:	4604      	mov	r4, r0
 8005b8e:	4621      	mov	r1, r4
 8005b90:	4620      	mov	r0, r4
 8005b92:	f7fb f8f7 	bl	8000d84 <__aeabi_fmul>
 8005b96:	4601      	mov	r1, r0
 8005b98:	4680      	mov	r8, r0
 8005b9a:	f7fb f8f3 	bl	8000d84 <__aeabi_fmul>
 8005b9e:	4605      	mov	r5, r0
 8005ba0:	494d      	ldr	r1, [pc, #308]	; (8005cd8 <atanf+0x1d8>)
 8005ba2:	f7fb f8ef 	bl	8000d84 <__aeabi_fmul>
 8005ba6:	494d      	ldr	r1, [pc, #308]	; (8005cdc <atanf+0x1dc>)
 8005ba8:	f7fa ffe4 	bl	8000b74 <__addsf3>
 8005bac:	4629      	mov	r1, r5
 8005bae:	f7fb f8e9 	bl	8000d84 <__aeabi_fmul>
 8005bb2:	494b      	ldr	r1, [pc, #300]	; (8005ce0 <atanf+0x1e0>)
 8005bb4:	f7fa ffde 	bl	8000b74 <__addsf3>
 8005bb8:	4629      	mov	r1, r5
 8005bba:	f7fb f8e3 	bl	8000d84 <__aeabi_fmul>
 8005bbe:	4949      	ldr	r1, [pc, #292]	; (8005ce4 <atanf+0x1e4>)
 8005bc0:	f7fa ffd8 	bl	8000b74 <__addsf3>
 8005bc4:	4629      	mov	r1, r5
 8005bc6:	f7fb f8dd 	bl	8000d84 <__aeabi_fmul>
 8005bca:	4947      	ldr	r1, [pc, #284]	; (8005ce8 <atanf+0x1e8>)
 8005bcc:	f7fa ffd2 	bl	8000b74 <__addsf3>
 8005bd0:	4629      	mov	r1, r5
 8005bd2:	f7fb f8d7 	bl	8000d84 <__aeabi_fmul>
 8005bd6:	4945      	ldr	r1, [pc, #276]	; (8005cec <atanf+0x1ec>)
 8005bd8:	f7fa ffcc 	bl	8000b74 <__addsf3>
 8005bdc:	4641      	mov	r1, r8
 8005bde:	f7fb f8d1 	bl	8000d84 <__aeabi_fmul>
 8005be2:	4943      	ldr	r1, [pc, #268]	; (8005cf0 <atanf+0x1f0>)
 8005be4:	4680      	mov	r8, r0
 8005be6:	4628      	mov	r0, r5
 8005be8:	f7fb f8cc 	bl	8000d84 <__aeabi_fmul>
 8005bec:	4941      	ldr	r1, [pc, #260]	; (8005cf4 <atanf+0x1f4>)
 8005bee:	f7fa ffbf 	bl	8000b70 <__aeabi_fsub>
 8005bf2:	4629      	mov	r1, r5
 8005bf4:	f7fb f8c6 	bl	8000d84 <__aeabi_fmul>
 8005bf8:	493f      	ldr	r1, [pc, #252]	; (8005cf8 <atanf+0x1f8>)
 8005bfa:	f7fa ffb9 	bl	8000b70 <__aeabi_fsub>
 8005bfe:	4629      	mov	r1, r5
 8005c00:	f7fb f8c0 	bl	8000d84 <__aeabi_fmul>
 8005c04:	493d      	ldr	r1, [pc, #244]	; (8005cfc <atanf+0x1fc>)
 8005c06:	f7fa ffb3 	bl	8000b70 <__aeabi_fsub>
 8005c0a:	4629      	mov	r1, r5
 8005c0c:	f7fb f8ba 	bl	8000d84 <__aeabi_fmul>
 8005c10:	493b      	ldr	r1, [pc, #236]	; (8005d00 <atanf+0x200>)
 8005c12:	f7fa ffad 	bl	8000b70 <__aeabi_fsub>
 8005c16:	4629      	mov	r1, r5
 8005c18:	f7fb f8b4 	bl	8000d84 <__aeabi_fmul>
 8005c1c:	4601      	mov	r1, r0
 8005c1e:	4640      	mov	r0, r8
 8005c20:	f7fa ffa8 	bl	8000b74 <__addsf3>
 8005c24:	4621      	mov	r1, r4
 8005c26:	f7fb f8ad 	bl	8000d84 <__aeabi_fmul>
 8005c2a:	1c73      	adds	r3, r6, #1
 8005c2c:	4601      	mov	r1, r0
 8005c2e:	d133      	bne.n	8005c98 <atanf+0x198>
 8005c30:	4620      	mov	r0, r4
 8005c32:	f7fa ff9d 	bl	8000b70 <__aeabi_fsub>
 8005c36:	e772      	b.n	8005b1e <atanf+0x1e>
 8005c38:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005c3c:	f7fa ff98 	bl	8000b70 <__aeabi_fsub>
 8005c40:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005c44:	4605      	mov	r5, r0
 8005c46:	4620      	mov	r0, r4
 8005c48:	f7fa ff94 	bl	8000b74 <__addsf3>
 8005c4c:	4601      	mov	r1, r0
 8005c4e:	4628      	mov	r0, r5
 8005c50:	f7fb f94c 	bl	8000eec <__aeabi_fdiv>
 8005c54:	2601      	movs	r6, #1
 8005c56:	4604      	mov	r4, r0
 8005c58:	e799      	b.n	8005b8e <atanf+0x8e>
 8005c5a:	4b2a      	ldr	r3, [pc, #168]	; (8005d04 <atanf+0x204>)
 8005c5c:	429d      	cmp	r5, r3
 8005c5e:	dc14      	bgt.n	8005c8a <atanf+0x18a>
 8005c60:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8005c64:	f7fa ff84 	bl	8000b70 <__aeabi_fsub>
 8005c68:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8005c6c:	4605      	mov	r5, r0
 8005c6e:	4620      	mov	r0, r4
 8005c70:	f7fb f888 	bl	8000d84 <__aeabi_fmul>
 8005c74:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005c78:	f7fa ff7c 	bl	8000b74 <__addsf3>
 8005c7c:	4601      	mov	r1, r0
 8005c7e:	4628      	mov	r0, r5
 8005c80:	f7fb f934 	bl	8000eec <__aeabi_fdiv>
 8005c84:	2602      	movs	r6, #2
 8005c86:	4604      	mov	r4, r0
 8005c88:	e781      	b.n	8005b8e <atanf+0x8e>
 8005c8a:	4601      	mov	r1, r0
 8005c8c:	481e      	ldr	r0, [pc, #120]	; (8005d08 <atanf+0x208>)
 8005c8e:	f7fb f92d 	bl	8000eec <__aeabi_fdiv>
 8005c92:	2603      	movs	r6, #3
 8005c94:	4604      	mov	r4, r0
 8005c96:	e77a      	b.n	8005b8e <atanf+0x8e>
 8005c98:	4b1c      	ldr	r3, [pc, #112]	; (8005d0c <atanf+0x20c>)
 8005c9a:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8005c9e:	f7fa ff67 	bl	8000b70 <__aeabi_fsub>
 8005ca2:	4621      	mov	r1, r4
 8005ca4:	f7fa ff64 	bl	8000b70 <__aeabi_fsub>
 8005ca8:	4b19      	ldr	r3, [pc, #100]	; (8005d10 <atanf+0x210>)
 8005caa:	4601      	mov	r1, r0
 8005cac:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005cb0:	f7fa ff5e 	bl	8000b70 <__aeabi_fsub>
 8005cb4:	2f00      	cmp	r7, #0
 8005cb6:	4604      	mov	r4, r0
 8005cb8:	f6bf af37 	bge.w	8005b2a <atanf+0x2a>
 8005cbc:	f100 4400 	add.w	r4, r0, #2147483648	; 0x80000000
 8005cc0:	e733      	b.n	8005b2a <atanf+0x2a>
 8005cc2:	4c14      	ldr	r4, [pc, #80]	; (8005d14 <atanf+0x214>)
 8005cc4:	e731      	b.n	8005b2a <atanf+0x2a>
 8005cc6:	bf00      	nop
 8005cc8:	3fc90fdb 	.word	0x3fc90fdb
 8005ccc:	3edfffff 	.word	0x3edfffff
 8005cd0:	7149f2ca 	.word	0x7149f2ca
 8005cd4:	3f97ffff 	.word	0x3f97ffff
 8005cd8:	3c8569d7 	.word	0x3c8569d7
 8005cdc:	3d4bda59 	.word	0x3d4bda59
 8005ce0:	3d886b35 	.word	0x3d886b35
 8005ce4:	3dba2e6e 	.word	0x3dba2e6e
 8005ce8:	3e124925 	.word	0x3e124925
 8005cec:	3eaaaaab 	.word	0x3eaaaaab
 8005cf0:	bd15a221 	.word	0xbd15a221
 8005cf4:	3d6ef16b 	.word	0x3d6ef16b
 8005cf8:	3d9d8795 	.word	0x3d9d8795
 8005cfc:	3de38e38 	.word	0x3de38e38
 8005d00:	3e4ccccd 	.word	0x3e4ccccd
 8005d04:	401bffff 	.word	0x401bffff
 8005d08:	bf800000 	.word	0xbf800000
 8005d0c:	0800a1b0 	.word	0x0800a1b0
 8005d10:	0800a1a0 	.word	0x0800a1a0
 8005d14:	bfc90fdb 	.word	0xbfc90fdb

08005d18 <fabsf>:
 8005d18:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005d1c:	4770      	bx	lr
	...

08005d20 <__errno>:
 8005d20:	4b01      	ldr	r3, [pc, #4]	; (8005d28 <__errno+0x8>)
 8005d22:	6818      	ldr	r0, [r3, #0]
 8005d24:	4770      	bx	lr
 8005d26:	bf00      	nop
 8005d28:	20000010 	.word	0x20000010

08005d2c <__libc_init_array>:
 8005d2c:	b570      	push	{r4, r5, r6, lr}
 8005d2e:	2500      	movs	r5, #0
 8005d30:	4e0c      	ldr	r6, [pc, #48]	; (8005d64 <__libc_init_array+0x38>)
 8005d32:	4c0d      	ldr	r4, [pc, #52]	; (8005d68 <__libc_init_array+0x3c>)
 8005d34:	1ba4      	subs	r4, r4, r6
 8005d36:	10a4      	asrs	r4, r4, #2
 8005d38:	42a5      	cmp	r5, r4
 8005d3a:	d109      	bne.n	8005d50 <__libc_init_array+0x24>
 8005d3c:	f004 fa00 	bl	800a140 <_init>
 8005d40:	2500      	movs	r5, #0
 8005d42:	4e0a      	ldr	r6, [pc, #40]	; (8005d6c <__libc_init_array+0x40>)
 8005d44:	4c0a      	ldr	r4, [pc, #40]	; (8005d70 <__libc_init_array+0x44>)
 8005d46:	1ba4      	subs	r4, r4, r6
 8005d48:	10a4      	asrs	r4, r4, #2
 8005d4a:	42a5      	cmp	r5, r4
 8005d4c:	d105      	bne.n	8005d5a <__libc_init_array+0x2e>
 8005d4e:	bd70      	pop	{r4, r5, r6, pc}
 8005d50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d54:	4798      	blx	r3
 8005d56:	3501      	adds	r5, #1
 8005d58:	e7ee      	b.n	8005d38 <__libc_init_array+0xc>
 8005d5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d5e:	4798      	blx	r3
 8005d60:	3501      	adds	r5, #1
 8005d62:	e7f2      	b.n	8005d4a <__libc_init_array+0x1e>
 8005d64:	0800a4e0 	.word	0x0800a4e0
 8005d68:	0800a4e0 	.word	0x0800a4e0
 8005d6c:	0800a4e0 	.word	0x0800a4e0
 8005d70:	0800a4e4 	.word	0x0800a4e4

08005d74 <memcpy>:
 8005d74:	b510      	push	{r4, lr}
 8005d76:	1e43      	subs	r3, r0, #1
 8005d78:	440a      	add	r2, r1
 8005d7a:	4291      	cmp	r1, r2
 8005d7c:	d100      	bne.n	8005d80 <memcpy+0xc>
 8005d7e:	bd10      	pop	{r4, pc}
 8005d80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d88:	e7f7      	b.n	8005d7a <memcpy+0x6>

08005d8a <memset>:
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	4402      	add	r2, r0
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d100      	bne.n	8005d94 <memset+0xa>
 8005d92:	4770      	bx	lr
 8005d94:	f803 1b01 	strb.w	r1, [r3], #1
 8005d98:	e7f9      	b.n	8005d8e <memset+0x4>

08005d9a <__cvt>:
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005da0:	461e      	mov	r6, r3
 8005da2:	bfbb      	ittet	lt
 8005da4:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005da8:	461e      	movlt	r6, r3
 8005daa:	2300      	movge	r3, #0
 8005dac:	232d      	movlt	r3, #45	; 0x2d
 8005dae:	b088      	sub	sp, #32
 8005db0:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005db2:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8005db6:	f027 0720 	bic.w	r7, r7, #32
 8005dba:	2f46      	cmp	r7, #70	; 0x46
 8005dbc:	4614      	mov	r4, r2
 8005dbe:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005dc0:	700b      	strb	r3, [r1, #0]
 8005dc2:	d004      	beq.n	8005dce <__cvt+0x34>
 8005dc4:	2f45      	cmp	r7, #69	; 0x45
 8005dc6:	d100      	bne.n	8005dca <__cvt+0x30>
 8005dc8:	3501      	adds	r5, #1
 8005dca:	2302      	movs	r3, #2
 8005dcc:	e000      	b.n	8005dd0 <__cvt+0x36>
 8005dce:	2303      	movs	r3, #3
 8005dd0:	aa07      	add	r2, sp, #28
 8005dd2:	9204      	str	r2, [sp, #16]
 8005dd4:	aa06      	add	r2, sp, #24
 8005dd6:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005dda:	e9cd 3500 	strd	r3, r5, [sp]
 8005dde:	4622      	mov	r2, r4
 8005de0:	4633      	mov	r3, r6
 8005de2:	f001 fd95 	bl	8007910 <_dtoa_r>
 8005de6:	2f47      	cmp	r7, #71	; 0x47
 8005de8:	4680      	mov	r8, r0
 8005dea:	d102      	bne.n	8005df2 <__cvt+0x58>
 8005dec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005dee:	07db      	lsls	r3, r3, #31
 8005df0:	d526      	bpl.n	8005e40 <__cvt+0xa6>
 8005df2:	2f46      	cmp	r7, #70	; 0x46
 8005df4:	eb08 0905 	add.w	r9, r8, r5
 8005df8:	d111      	bne.n	8005e1e <__cvt+0x84>
 8005dfa:	f898 3000 	ldrb.w	r3, [r8]
 8005dfe:	2b30      	cmp	r3, #48	; 0x30
 8005e00:	d10a      	bne.n	8005e18 <__cvt+0x7e>
 8005e02:	2200      	movs	r2, #0
 8005e04:	2300      	movs	r3, #0
 8005e06:	4620      	mov	r0, r4
 8005e08:	4631      	mov	r1, r6
 8005e0a:	f7fa fdcd 	bl	80009a8 <__aeabi_dcmpeq>
 8005e0e:	b918      	cbnz	r0, 8005e18 <__cvt+0x7e>
 8005e10:	f1c5 0501 	rsb	r5, r5, #1
 8005e14:	f8ca 5000 	str.w	r5, [sl]
 8005e18:	f8da 3000 	ldr.w	r3, [sl]
 8005e1c:	4499      	add	r9, r3
 8005e1e:	2200      	movs	r2, #0
 8005e20:	2300      	movs	r3, #0
 8005e22:	4620      	mov	r0, r4
 8005e24:	4631      	mov	r1, r6
 8005e26:	f7fa fdbf 	bl	80009a8 <__aeabi_dcmpeq>
 8005e2a:	b938      	cbnz	r0, 8005e3c <__cvt+0xa2>
 8005e2c:	2230      	movs	r2, #48	; 0x30
 8005e2e:	9b07      	ldr	r3, [sp, #28]
 8005e30:	454b      	cmp	r3, r9
 8005e32:	d205      	bcs.n	8005e40 <__cvt+0xa6>
 8005e34:	1c59      	adds	r1, r3, #1
 8005e36:	9107      	str	r1, [sp, #28]
 8005e38:	701a      	strb	r2, [r3, #0]
 8005e3a:	e7f8      	b.n	8005e2e <__cvt+0x94>
 8005e3c:	f8cd 901c 	str.w	r9, [sp, #28]
 8005e40:	4640      	mov	r0, r8
 8005e42:	9b07      	ldr	r3, [sp, #28]
 8005e44:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005e46:	eba3 0308 	sub.w	r3, r3, r8
 8005e4a:	6013      	str	r3, [r2, #0]
 8005e4c:	b008      	add	sp, #32
 8005e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005e52 <__exponent>:
 8005e52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e54:	2900      	cmp	r1, #0
 8005e56:	bfb4      	ite	lt
 8005e58:	232d      	movlt	r3, #45	; 0x2d
 8005e5a:	232b      	movge	r3, #43	; 0x2b
 8005e5c:	4604      	mov	r4, r0
 8005e5e:	bfb8      	it	lt
 8005e60:	4249      	neglt	r1, r1
 8005e62:	2909      	cmp	r1, #9
 8005e64:	f804 2b02 	strb.w	r2, [r4], #2
 8005e68:	7043      	strb	r3, [r0, #1]
 8005e6a:	dd21      	ble.n	8005eb0 <__exponent+0x5e>
 8005e6c:	f10d 0307 	add.w	r3, sp, #7
 8005e70:	461f      	mov	r7, r3
 8005e72:	260a      	movs	r6, #10
 8005e74:	fb91 f5f6 	sdiv	r5, r1, r6
 8005e78:	fb06 1115 	mls	r1, r6, r5, r1
 8005e7c:	2d09      	cmp	r5, #9
 8005e7e:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8005e82:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005e86:	f103 32ff 	add.w	r2, r3, #4294967295
 8005e8a:	4629      	mov	r1, r5
 8005e8c:	dc09      	bgt.n	8005ea2 <__exponent+0x50>
 8005e8e:	3130      	adds	r1, #48	; 0x30
 8005e90:	3b02      	subs	r3, #2
 8005e92:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005e96:	42bb      	cmp	r3, r7
 8005e98:	4622      	mov	r2, r4
 8005e9a:	d304      	bcc.n	8005ea6 <__exponent+0x54>
 8005e9c:	1a10      	subs	r0, r2, r0
 8005e9e:	b003      	add	sp, #12
 8005ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	e7e6      	b.n	8005e74 <__exponent+0x22>
 8005ea6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005eaa:	f804 2b01 	strb.w	r2, [r4], #1
 8005eae:	e7f2      	b.n	8005e96 <__exponent+0x44>
 8005eb0:	2330      	movs	r3, #48	; 0x30
 8005eb2:	4419      	add	r1, r3
 8005eb4:	7083      	strb	r3, [r0, #2]
 8005eb6:	1d02      	adds	r2, r0, #4
 8005eb8:	70c1      	strb	r1, [r0, #3]
 8005eba:	e7ef      	b.n	8005e9c <__exponent+0x4a>

08005ebc <_printf_float>:
 8005ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec0:	b091      	sub	sp, #68	; 0x44
 8005ec2:	460c      	mov	r4, r1
 8005ec4:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8005ec6:	4693      	mov	fp, r2
 8005ec8:	461e      	mov	r6, r3
 8005eca:	4605      	mov	r5, r0
 8005ecc:	f002 fecc 	bl	8008c68 <_localeconv_r>
 8005ed0:	6803      	ldr	r3, [r0, #0]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	9309      	str	r3, [sp, #36]	; 0x24
 8005ed6:	f7fa f93b 	bl	8000150 <strlen>
 8005eda:	2300      	movs	r3, #0
 8005edc:	930e      	str	r3, [sp, #56]	; 0x38
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	900a      	str	r0, [sp, #40]	; 0x28
 8005ee2:	3307      	adds	r3, #7
 8005ee4:	f023 0307 	bic.w	r3, r3, #7
 8005ee8:	f103 0208 	add.w	r2, r3, #8
 8005eec:	f894 8018 	ldrb.w	r8, [r4, #24]
 8005ef0:	f8d4 a000 	ldr.w	sl, [r4]
 8005ef4:	603a      	str	r2, [r7, #0]
 8005ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005efa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005efe:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8005f02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005f06:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f08:	f04f 32ff 	mov.w	r2, #4294967295
 8005f0c:	4ba6      	ldr	r3, [pc, #664]	; (80061a8 <_printf_float+0x2ec>)
 8005f0e:	4638      	mov	r0, r7
 8005f10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f12:	f7fa fd7b 	bl	8000a0c <__aeabi_dcmpun>
 8005f16:	bb68      	cbnz	r0, 8005f74 <_printf_float+0xb8>
 8005f18:	f04f 32ff 	mov.w	r2, #4294967295
 8005f1c:	4ba2      	ldr	r3, [pc, #648]	; (80061a8 <_printf_float+0x2ec>)
 8005f1e:	4638      	mov	r0, r7
 8005f20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f22:	f7fa fd55 	bl	80009d0 <__aeabi_dcmple>
 8005f26:	bb28      	cbnz	r0, 8005f74 <_printf_float+0xb8>
 8005f28:	2200      	movs	r2, #0
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	4638      	mov	r0, r7
 8005f2e:	4649      	mov	r1, r9
 8005f30:	f7fa fd44 	bl	80009bc <__aeabi_dcmplt>
 8005f34:	b110      	cbz	r0, 8005f3c <_printf_float+0x80>
 8005f36:	232d      	movs	r3, #45	; 0x2d
 8005f38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f3c:	4f9b      	ldr	r7, [pc, #620]	; (80061ac <_printf_float+0x2f0>)
 8005f3e:	4b9c      	ldr	r3, [pc, #624]	; (80061b0 <_printf_float+0x2f4>)
 8005f40:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005f44:	bf98      	it	ls
 8005f46:	461f      	movls	r7, r3
 8005f48:	2303      	movs	r3, #3
 8005f4a:	f04f 0900 	mov.w	r9, #0
 8005f4e:	6123      	str	r3, [r4, #16]
 8005f50:	f02a 0304 	bic.w	r3, sl, #4
 8005f54:	6023      	str	r3, [r4, #0]
 8005f56:	9600      	str	r6, [sp, #0]
 8005f58:	465b      	mov	r3, fp
 8005f5a:	aa0f      	add	r2, sp, #60	; 0x3c
 8005f5c:	4621      	mov	r1, r4
 8005f5e:	4628      	mov	r0, r5
 8005f60:	f000 f9e2 	bl	8006328 <_printf_common>
 8005f64:	3001      	adds	r0, #1
 8005f66:	f040 8090 	bne.w	800608a <_printf_float+0x1ce>
 8005f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f6e:	b011      	add	sp, #68	; 0x44
 8005f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f74:	463a      	mov	r2, r7
 8005f76:	464b      	mov	r3, r9
 8005f78:	4638      	mov	r0, r7
 8005f7a:	4649      	mov	r1, r9
 8005f7c:	f7fa fd46 	bl	8000a0c <__aeabi_dcmpun>
 8005f80:	b110      	cbz	r0, 8005f88 <_printf_float+0xcc>
 8005f82:	4f8c      	ldr	r7, [pc, #560]	; (80061b4 <_printf_float+0x2f8>)
 8005f84:	4b8c      	ldr	r3, [pc, #560]	; (80061b8 <_printf_float+0x2fc>)
 8005f86:	e7db      	b.n	8005f40 <_printf_float+0x84>
 8005f88:	6863      	ldr	r3, [r4, #4]
 8005f8a:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8005f8e:	1c59      	adds	r1, r3, #1
 8005f90:	a80d      	add	r0, sp, #52	; 0x34
 8005f92:	a90e      	add	r1, sp, #56	; 0x38
 8005f94:	d140      	bne.n	8006018 <_printf_float+0x15c>
 8005f96:	2306      	movs	r3, #6
 8005f98:	6063      	str	r3, [r4, #4]
 8005f9a:	f04f 0c00 	mov.w	ip, #0
 8005f9e:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8005fa2:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8005fa6:	6863      	ldr	r3, [r4, #4]
 8005fa8:	6022      	str	r2, [r4, #0]
 8005faa:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	463a      	mov	r2, r7
 8005fb2:	464b      	mov	r3, r9
 8005fb4:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8005fb8:	4628      	mov	r0, r5
 8005fba:	f7ff feee 	bl	8005d9a <__cvt>
 8005fbe:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8005fc2:	2b47      	cmp	r3, #71	; 0x47
 8005fc4:	4607      	mov	r7, r0
 8005fc6:	d109      	bne.n	8005fdc <_printf_float+0x120>
 8005fc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fca:	1cd8      	adds	r0, r3, #3
 8005fcc:	db02      	blt.n	8005fd4 <_printf_float+0x118>
 8005fce:	6862      	ldr	r2, [r4, #4]
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	dd47      	ble.n	8006064 <_printf_float+0x1a8>
 8005fd4:	f1a8 0802 	sub.w	r8, r8, #2
 8005fd8:	fa5f f888 	uxtb.w	r8, r8
 8005fdc:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8005fe0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005fe2:	d824      	bhi.n	800602e <_printf_float+0x172>
 8005fe4:	3901      	subs	r1, #1
 8005fe6:	4642      	mov	r2, r8
 8005fe8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005fec:	910d      	str	r1, [sp, #52]	; 0x34
 8005fee:	f7ff ff30 	bl	8005e52 <__exponent>
 8005ff2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ff4:	4681      	mov	r9, r0
 8005ff6:	1813      	adds	r3, r2, r0
 8005ff8:	2a01      	cmp	r2, #1
 8005ffa:	6123      	str	r3, [r4, #16]
 8005ffc:	dc02      	bgt.n	8006004 <_printf_float+0x148>
 8005ffe:	6822      	ldr	r2, [r4, #0]
 8006000:	07d1      	lsls	r1, r2, #31
 8006002:	d501      	bpl.n	8006008 <_printf_float+0x14c>
 8006004:	3301      	adds	r3, #1
 8006006:	6123      	str	r3, [r4, #16]
 8006008:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800600c:	2b00      	cmp	r3, #0
 800600e:	d0a2      	beq.n	8005f56 <_printf_float+0x9a>
 8006010:	232d      	movs	r3, #45	; 0x2d
 8006012:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006016:	e79e      	b.n	8005f56 <_printf_float+0x9a>
 8006018:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800601c:	f000 816e 	beq.w	80062fc <_printf_float+0x440>
 8006020:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006024:	d1b9      	bne.n	8005f9a <_printf_float+0xde>
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1b7      	bne.n	8005f9a <_printf_float+0xde>
 800602a:	2301      	movs	r3, #1
 800602c:	e7b4      	b.n	8005f98 <_printf_float+0xdc>
 800602e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8006032:	d119      	bne.n	8006068 <_printf_float+0x1ac>
 8006034:	2900      	cmp	r1, #0
 8006036:	6863      	ldr	r3, [r4, #4]
 8006038:	dd0c      	ble.n	8006054 <_printf_float+0x198>
 800603a:	6121      	str	r1, [r4, #16]
 800603c:	b913      	cbnz	r3, 8006044 <_printf_float+0x188>
 800603e:	6822      	ldr	r2, [r4, #0]
 8006040:	07d2      	lsls	r2, r2, #31
 8006042:	d502      	bpl.n	800604a <_printf_float+0x18e>
 8006044:	3301      	adds	r3, #1
 8006046:	440b      	add	r3, r1
 8006048:	6123      	str	r3, [r4, #16]
 800604a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800604c:	f04f 0900 	mov.w	r9, #0
 8006050:	65a3      	str	r3, [r4, #88]	; 0x58
 8006052:	e7d9      	b.n	8006008 <_printf_float+0x14c>
 8006054:	b913      	cbnz	r3, 800605c <_printf_float+0x1a0>
 8006056:	6822      	ldr	r2, [r4, #0]
 8006058:	07d0      	lsls	r0, r2, #31
 800605a:	d501      	bpl.n	8006060 <_printf_float+0x1a4>
 800605c:	3302      	adds	r3, #2
 800605e:	e7f3      	b.n	8006048 <_printf_float+0x18c>
 8006060:	2301      	movs	r3, #1
 8006062:	e7f1      	b.n	8006048 <_printf_float+0x18c>
 8006064:	f04f 0867 	mov.w	r8, #103	; 0x67
 8006068:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800606c:	4293      	cmp	r3, r2
 800606e:	db05      	blt.n	800607c <_printf_float+0x1c0>
 8006070:	6822      	ldr	r2, [r4, #0]
 8006072:	6123      	str	r3, [r4, #16]
 8006074:	07d1      	lsls	r1, r2, #31
 8006076:	d5e8      	bpl.n	800604a <_printf_float+0x18e>
 8006078:	3301      	adds	r3, #1
 800607a:	e7e5      	b.n	8006048 <_printf_float+0x18c>
 800607c:	2b00      	cmp	r3, #0
 800607e:	bfcc      	ite	gt
 8006080:	2301      	movgt	r3, #1
 8006082:	f1c3 0302 	rsble	r3, r3, #2
 8006086:	4413      	add	r3, r2
 8006088:	e7de      	b.n	8006048 <_printf_float+0x18c>
 800608a:	6823      	ldr	r3, [r4, #0]
 800608c:	055a      	lsls	r2, r3, #21
 800608e:	d407      	bmi.n	80060a0 <_printf_float+0x1e4>
 8006090:	6923      	ldr	r3, [r4, #16]
 8006092:	463a      	mov	r2, r7
 8006094:	4659      	mov	r1, fp
 8006096:	4628      	mov	r0, r5
 8006098:	47b0      	blx	r6
 800609a:	3001      	adds	r0, #1
 800609c:	d129      	bne.n	80060f2 <_printf_float+0x236>
 800609e:	e764      	b.n	8005f6a <_printf_float+0xae>
 80060a0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80060a4:	f240 80d7 	bls.w	8006256 <_printf_float+0x39a>
 80060a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80060ac:	2200      	movs	r2, #0
 80060ae:	2300      	movs	r3, #0
 80060b0:	f7fa fc7a 	bl	80009a8 <__aeabi_dcmpeq>
 80060b4:	b388      	cbz	r0, 800611a <_printf_float+0x25e>
 80060b6:	2301      	movs	r3, #1
 80060b8:	4a40      	ldr	r2, [pc, #256]	; (80061bc <_printf_float+0x300>)
 80060ba:	4659      	mov	r1, fp
 80060bc:	4628      	mov	r0, r5
 80060be:	47b0      	blx	r6
 80060c0:	3001      	adds	r0, #1
 80060c2:	f43f af52 	beq.w	8005f6a <_printf_float+0xae>
 80060c6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80060ca:	429a      	cmp	r2, r3
 80060cc:	db02      	blt.n	80060d4 <_printf_float+0x218>
 80060ce:	6823      	ldr	r3, [r4, #0]
 80060d0:	07d8      	lsls	r0, r3, #31
 80060d2:	d50e      	bpl.n	80060f2 <_printf_float+0x236>
 80060d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060d8:	4659      	mov	r1, fp
 80060da:	4628      	mov	r0, r5
 80060dc:	47b0      	blx	r6
 80060de:	3001      	adds	r0, #1
 80060e0:	f43f af43 	beq.w	8005f6a <_printf_float+0xae>
 80060e4:	2700      	movs	r7, #0
 80060e6:	f104 081a 	add.w	r8, r4, #26
 80060ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80060ec:	3b01      	subs	r3, #1
 80060ee:	42bb      	cmp	r3, r7
 80060f0:	dc09      	bgt.n	8006106 <_printf_float+0x24a>
 80060f2:	6823      	ldr	r3, [r4, #0]
 80060f4:	079f      	lsls	r7, r3, #30
 80060f6:	f100 80fd 	bmi.w	80062f4 <_printf_float+0x438>
 80060fa:	68e0      	ldr	r0, [r4, #12]
 80060fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060fe:	4298      	cmp	r0, r3
 8006100:	bfb8      	it	lt
 8006102:	4618      	movlt	r0, r3
 8006104:	e733      	b.n	8005f6e <_printf_float+0xb2>
 8006106:	2301      	movs	r3, #1
 8006108:	4642      	mov	r2, r8
 800610a:	4659      	mov	r1, fp
 800610c:	4628      	mov	r0, r5
 800610e:	47b0      	blx	r6
 8006110:	3001      	adds	r0, #1
 8006112:	f43f af2a 	beq.w	8005f6a <_printf_float+0xae>
 8006116:	3701      	adds	r7, #1
 8006118:	e7e7      	b.n	80060ea <_printf_float+0x22e>
 800611a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800611c:	2b00      	cmp	r3, #0
 800611e:	dc2b      	bgt.n	8006178 <_printf_float+0x2bc>
 8006120:	2301      	movs	r3, #1
 8006122:	4a26      	ldr	r2, [pc, #152]	; (80061bc <_printf_float+0x300>)
 8006124:	4659      	mov	r1, fp
 8006126:	4628      	mov	r0, r5
 8006128:	47b0      	blx	r6
 800612a:	3001      	adds	r0, #1
 800612c:	f43f af1d 	beq.w	8005f6a <_printf_float+0xae>
 8006130:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006132:	b923      	cbnz	r3, 800613e <_printf_float+0x282>
 8006134:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006136:	b913      	cbnz	r3, 800613e <_printf_float+0x282>
 8006138:	6823      	ldr	r3, [r4, #0]
 800613a:	07d9      	lsls	r1, r3, #31
 800613c:	d5d9      	bpl.n	80060f2 <_printf_float+0x236>
 800613e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006142:	4659      	mov	r1, fp
 8006144:	4628      	mov	r0, r5
 8006146:	47b0      	blx	r6
 8006148:	3001      	adds	r0, #1
 800614a:	f43f af0e 	beq.w	8005f6a <_printf_float+0xae>
 800614e:	f04f 0800 	mov.w	r8, #0
 8006152:	f104 091a 	add.w	r9, r4, #26
 8006156:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006158:	425b      	negs	r3, r3
 800615a:	4543      	cmp	r3, r8
 800615c:	dc01      	bgt.n	8006162 <_printf_float+0x2a6>
 800615e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006160:	e797      	b.n	8006092 <_printf_float+0x1d6>
 8006162:	2301      	movs	r3, #1
 8006164:	464a      	mov	r2, r9
 8006166:	4659      	mov	r1, fp
 8006168:	4628      	mov	r0, r5
 800616a:	47b0      	blx	r6
 800616c:	3001      	adds	r0, #1
 800616e:	f43f aefc 	beq.w	8005f6a <_printf_float+0xae>
 8006172:	f108 0801 	add.w	r8, r8, #1
 8006176:	e7ee      	b.n	8006156 <_printf_float+0x29a>
 8006178:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800617a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800617c:	429a      	cmp	r2, r3
 800617e:	bfa8      	it	ge
 8006180:	461a      	movge	r2, r3
 8006182:	2a00      	cmp	r2, #0
 8006184:	4690      	mov	r8, r2
 8006186:	dd07      	ble.n	8006198 <_printf_float+0x2dc>
 8006188:	4613      	mov	r3, r2
 800618a:	4659      	mov	r1, fp
 800618c:	463a      	mov	r2, r7
 800618e:	4628      	mov	r0, r5
 8006190:	47b0      	blx	r6
 8006192:	3001      	adds	r0, #1
 8006194:	f43f aee9 	beq.w	8005f6a <_printf_float+0xae>
 8006198:	f104 031a 	add.w	r3, r4, #26
 800619c:	f04f 0a00 	mov.w	sl, #0
 80061a0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80061a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80061a6:	e015      	b.n	80061d4 <_printf_float+0x318>
 80061a8:	7fefffff 	.word	0x7fefffff
 80061ac:	0800a1c8 	.word	0x0800a1c8
 80061b0:	0800a1c4 	.word	0x0800a1c4
 80061b4:	0800a1d0 	.word	0x0800a1d0
 80061b8:	0800a1cc 	.word	0x0800a1cc
 80061bc:	0800a1d4 	.word	0x0800a1d4
 80061c0:	2301      	movs	r3, #1
 80061c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80061c4:	4659      	mov	r1, fp
 80061c6:	4628      	mov	r0, r5
 80061c8:	47b0      	blx	r6
 80061ca:	3001      	adds	r0, #1
 80061cc:	f43f aecd 	beq.w	8005f6a <_printf_float+0xae>
 80061d0:	f10a 0a01 	add.w	sl, sl, #1
 80061d4:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 80061d8:	eba9 0308 	sub.w	r3, r9, r8
 80061dc:	4553      	cmp	r3, sl
 80061de:	dcef      	bgt.n	80061c0 <_printf_float+0x304>
 80061e0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80061e4:	429a      	cmp	r2, r3
 80061e6:	444f      	add	r7, r9
 80061e8:	db14      	blt.n	8006214 <_printf_float+0x358>
 80061ea:	6823      	ldr	r3, [r4, #0]
 80061ec:	07da      	lsls	r2, r3, #31
 80061ee:	d411      	bmi.n	8006214 <_printf_float+0x358>
 80061f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061f2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80061f4:	eba3 0209 	sub.w	r2, r3, r9
 80061f8:	eba3 0901 	sub.w	r9, r3, r1
 80061fc:	4591      	cmp	r9, r2
 80061fe:	bfa8      	it	ge
 8006200:	4691      	movge	r9, r2
 8006202:	f1b9 0f00 	cmp.w	r9, #0
 8006206:	dc0d      	bgt.n	8006224 <_printf_float+0x368>
 8006208:	2700      	movs	r7, #0
 800620a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800620e:	f104 081a 	add.w	r8, r4, #26
 8006212:	e018      	b.n	8006246 <_printf_float+0x38a>
 8006214:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006218:	4659      	mov	r1, fp
 800621a:	4628      	mov	r0, r5
 800621c:	47b0      	blx	r6
 800621e:	3001      	adds	r0, #1
 8006220:	d1e6      	bne.n	80061f0 <_printf_float+0x334>
 8006222:	e6a2      	b.n	8005f6a <_printf_float+0xae>
 8006224:	464b      	mov	r3, r9
 8006226:	463a      	mov	r2, r7
 8006228:	4659      	mov	r1, fp
 800622a:	4628      	mov	r0, r5
 800622c:	47b0      	blx	r6
 800622e:	3001      	adds	r0, #1
 8006230:	d1ea      	bne.n	8006208 <_printf_float+0x34c>
 8006232:	e69a      	b.n	8005f6a <_printf_float+0xae>
 8006234:	2301      	movs	r3, #1
 8006236:	4642      	mov	r2, r8
 8006238:	4659      	mov	r1, fp
 800623a:	4628      	mov	r0, r5
 800623c:	47b0      	blx	r6
 800623e:	3001      	adds	r0, #1
 8006240:	f43f ae93 	beq.w	8005f6a <_printf_float+0xae>
 8006244:	3701      	adds	r7, #1
 8006246:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800624a:	1a9b      	subs	r3, r3, r2
 800624c:	eba3 0309 	sub.w	r3, r3, r9
 8006250:	42bb      	cmp	r3, r7
 8006252:	dcef      	bgt.n	8006234 <_printf_float+0x378>
 8006254:	e74d      	b.n	80060f2 <_printf_float+0x236>
 8006256:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006258:	2a01      	cmp	r2, #1
 800625a:	dc01      	bgt.n	8006260 <_printf_float+0x3a4>
 800625c:	07db      	lsls	r3, r3, #31
 800625e:	d538      	bpl.n	80062d2 <_printf_float+0x416>
 8006260:	2301      	movs	r3, #1
 8006262:	463a      	mov	r2, r7
 8006264:	4659      	mov	r1, fp
 8006266:	4628      	mov	r0, r5
 8006268:	47b0      	blx	r6
 800626a:	3001      	adds	r0, #1
 800626c:	f43f ae7d 	beq.w	8005f6a <_printf_float+0xae>
 8006270:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006274:	4659      	mov	r1, fp
 8006276:	4628      	mov	r0, r5
 8006278:	47b0      	blx	r6
 800627a:	3001      	adds	r0, #1
 800627c:	f107 0701 	add.w	r7, r7, #1
 8006280:	f43f ae73 	beq.w	8005f6a <_printf_float+0xae>
 8006284:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006288:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800628a:	2200      	movs	r2, #0
 800628c:	f103 38ff 	add.w	r8, r3, #4294967295
 8006290:	2300      	movs	r3, #0
 8006292:	f7fa fb89 	bl	80009a8 <__aeabi_dcmpeq>
 8006296:	b9c0      	cbnz	r0, 80062ca <_printf_float+0x40e>
 8006298:	4643      	mov	r3, r8
 800629a:	463a      	mov	r2, r7
 800629c:	4659      	mov	r1, fp
 800629e:	4628      	mov	r0, r5
 80062a0:	47b0      	blx	r6
 80062a2:	3001      	adds	r0, #1
 80062a4:	d10d      	bne.n	80062c2 <_printf_float+0x406>
 80062a6:	e660      	b.n	8005f6a <_printf_float+0xae>
 80062a8:	2301      	movs	r3, #1
 80062aa:	4642      	mov	r2, r8
 80062ac:	4659      	mov	r1, fp
 80062ae:	4628      	mov	r0, r5
 80062b0:	47b0      	blx	r6
 80062b2:	3001      	adds	r0, #1
 80062b4:	f43f ae59 	beq.w	8005f6a <_printf_float+0xae>
 80062b8:	3701      	adds	r7, #1
 80062ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80062bc:	3b01      	subs	r3, #1
 80062be:	42bb      	cmp	r3, r7
 80062c0:	dcf2      	bgt.n	80062a8 <_printf_float+0x3ec>
 80062c2:	464b      	mov	r3, r9
 80062c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80062c8:	e6e4      	b.n	8006094 <_printf_float+0x1d8>
 80062ca:	2700      	movs	r7, #0
 80062cc:	f104 081a 	add.w	r8, r4, #26
 80062d0:	e7f3      	b.n	80062ba <_printf_float+0x3fe>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e7e1      	b.n	800629a <_printf_float+0x3de>
 80062d6:	2301      	movs	r3, #1
 80062d8:	4642      	mov	r2, r8
 80062da:	4659      	mov	r1, fp
 80062dc:	4628      	mov	r0, r5
 80062de:	47b0      	blx	r6
 80062e0:	3001      	adds	r0, #1
 80062e2:	f43f ae42 	beq.w	8005f6a <_printf_float+0xae>
 80062e6:	3701      	adds	r7, #1
 80062e8:	68e3      	ldr	r3, [r4, #12]
 80062ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80062ec:	1a9b      	subs	r3, r3, r2
 80062ee:	42bb      	cmp	r3, r7
 80062f0:	dcf1      	bgt.n	80062d6 <_printf_float+0x41a>
 80062f2:	e702      	b.n	80060fa <_printf_float+0x23e>
 80062f4:	2700      	movs	r7, #0
 80062f6:	f104 0819 	add.w	r8, r4, #25
 80062fa:	e7f5      	b.n	80062e8 <_printf_float+0x42c>
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	f43f ae94 	beq.w	800602a <_printf_float+0x16e>
 8006302:	f04f 0c00 	mov.w	ip, #0
 8006306:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800630a:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800630e:	6022      	str	r2, [r4, #0]
 8006310:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8006314:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8006318:	9300      	str	r3, [sp, #0]
 800631a:	463a      	mov	r2, r7
 800631c:	464b      	mov	r3, r9
 800631e:	4628      	mov	r0, r5
 8006320:	f7ff fd3b 	bl	8005d9a <__cvt>
 8006324:	4607      	mov	r7, r0
 8006326:	e64f      	b.n	8005fc8 <_printf_float+0x10c>

08006328 <_printf_common>:
 8006328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800632c:	4691      	mov	r9, r2
 800632e:	461f      	mov	r7, r3
 8006330:	688a      	ldr	r2, [r1, #8]
 8006332:	690b      	ldr	r3, [r1, #16]
 8006334:	4606      	mov	r6, r0
 8006336:	4293      	cmp	r3, r2
 8006338:	bfb8      	it	lt
 800633a:	4613      	movlt	r3, r2
 800633c:	f8c9 3000 	str.w	r3, [r9]
 8006340:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006344:	460c      	mov	r4, r1
 8006346:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800634a:	b112      	cbz	r2, 8006352 <_printf_common+0x2a>
 800634c:	3301      	adds	r3, #1
 800634e:	f8c9 3000 	str.w	r3, [r9]
 8006352:	6823      	ldr	r3, [r4, #0]
 8006354:	0699      	lsls	r1, r3, #26
 8006356:	bf42      	ittt	mi
 8006358:	f8d9 3000 	ldrmi.w	r3, [r9]
 800635c:	3302      	addmi	r3, #2
 800635e:	f8c9 3000 	strmi.w	r3, [r9]
 8006362:	6825      	ldr	r5, [r4, #0]
 8006364:	f015 0506 	ands.w	r5, r5, #6
 8006368:	d107      	bne.n	800637a <_printf_common+0x52>
 800636a:	f104 0a19 	add.w	sl, r4, #25
 800636e:	68e3      	ldr	r3, [r4, #12]
 8006370:	f8d9 2000 	ldr.w	r2, [r9]
 8006374:	1a9b      	subs	r3, r3, r2
 8006376:	42ab      	cmp	r3, r5
 8006378:	dc29      	bgt.n	80063ce <_printf_common+0xa6>
 800637a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800637e:	6822      	ldr	r2, [r4, #0]
 8006380:	3300      	adds	r3, #0
 8006382:	bf18      	it	ne
 8006384:	2301      	movne	r3, #1
 8006386:	0692      	lsls	r2, r2, #26
 8006388:	d42e      	bmi.n	80063e8 <_printf_common+0xc0>
 800638a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800638e:	4639      	mov	r1, r7
 8006390:	4630      	mov	r0, r6
 8006392:	47c0      	blx	r8
 8006394:	3001      	adds	r0, #1
 8006396:	d021      	beq.n	80063dc <_printf_common+0xb4>
 8006398:	6823      	ldr	r3, [r4, #0]
 800639a:	68e5      	ldr	r5, [r4, #12]
 800639c:	f003 0306 	and.w	r3, r3, #6
 80063a0:	2b04      	cmp	r3, #4
 80063a2:	bf18      	it	ne
 80063a4:	2500      	movne	r5, #0
 80063a6:	f8d9 2000 	ldr.w	r2, [r9]
 80063aa:	f04f 0900 	mov.w	r9, #0
 80063ae:	bf08      	it	eq
 80063b0:	1aad      	subeq	r5, r5, r2
 80063b2:	68a3      	ldr	r3, [r4, #8]
 80063b4:	6922      	ldr	r2, [r4, #16]
 80063b6:	bf08      	it	eq
 80063b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063bc:	4293      	cmp	r3, r2
 80063be:	bfc4      	itt	gt
 80063c0:	1a9b      	subgt	r3, r3, r2
 80063c2:	18ed      	addgt	r5, r5, r3
 80063c4:	341a      	adds	r4, #26
 80063c6:	454d      	cmp	r5, r9
 80063c8:	d11a      	bne.n	8006400 <_printf_common+0xd8>
 80063ca:	2000      	movs	r0, #0
 80063cc:	e008      	b.n	80063e0 <_printf_common+0xb8>
 80063ce:	2301      	movs	r3, #1
 80063d0:	4652      	mov	r2, sl
 80063d2:	4639      	mov	r1, r7
 80063d4:	4630      	mov	r0, r6
 80063d6:	47c0      	blx	r8
 80063d8:	3001      	adds	r0, #1
 80063da:	d103      	bne.n	80063e4 <_printf_common+0xbc>
 80063dc:	f04f 30ff 	mov.w	r0, #4294967295
 80063e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063e4:	3501      	adds	r5, #1
 80063e6:	e7c2      	b.n	800636e <_printf_common+0x46>
 80063e8:	2030      	movs	r0, #48	; 0x30
 80063ea:	18e1      	adds	r1, r4, r3
 80063ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80063f0:	1c5a      	adds	r2, r3, #1
 80063f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80063f6:	4422      	add	r2, r4
 80063f8:	3302      	adds	r3, #2
 80063fa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063fe:	e7c4      	b.n	800638a <_printf_common+0x62>
 8006400:	2301      	movs	r3, #1
 8006402:	4622      	mov	r2, r4
 8006404:	4639      	mov	r1, r7
 8006406:	4630      	mov	r0, r6
 8006408:	47c0      	blx	r8
 800640a:	3001      	adds	r0, #1
 800640c:	d0e6      	beq.n	80063dc <_printf_common+0xb4>
 800640e:	f109 0901 	add.w	r9, r9, #1
 8006412:	e7d8      	b.n	80063c6 <_printf_common+0x9e>

08006414 <_printf_i>:
 8006414:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006418:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800641c:	460c      	mov	r4, r1
 800641e:	7e09      	ldrb	r1, [r1, #24]
 8006420:	b085      	sub	sp, #20
 8006422:	296e      	cmp	r1, #110	; 0x6e
 8006424:	4617      	mov	r7, r2
 8006426:	4606      	mov	r6, r0
 8006428:	4698      	mov	r8, r3
 800642a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800642c:	f000 80b3 	beq.w	8006596 <_printf_i+0x182>
 8006430:	d822      	bhi.n	8006478 <_printf_i+0x64>
 8006432:	2963      	cmp	r1, #99	; 0x63
 8006434:	d036      	beq.n	80064a4 <_printf_i+0x90>
 8006436:	d80a      	bhi.n	800644e <_printf_i+0x3a>
 8006438:	2900      	cmp	r1, #0
 800643a:	f000 80b9 	beq.w	80065b0 <_printf_i+0x19c>
 800643e:	2958      	cmp	r1, #88	; 0x58
 8006440:	f000 8083 	beq.w	800654a <_printf_i+0x136>
 8006444:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006448:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800644c:	e032      	b.n	80064b4 <_printf_i+0xa0>
 800644e:	2964      	cmp	r1, #100	; 0x64
 8006450:	d001      	beq.n	8006456 <_printf_i+0x42>
 8006452:	2969      	cmp	r1, #105	; 0x69
 8006454:	d1f6      	bne.n	8006444 <_printf_i+0x30>
 8006456:	6820      	ldr	r0, [r4, #0]
 8006458:	6813      	ldr	r3, [r2, #0]
 800645a:	0605      	lsls	r5, r0, #24
 800645c:	f103 0104 	add.w	r1, r3, #4
 8006460:	d52a      	bpl.n	80064b8 <_printf_i+0xa4>
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	6011      	str	r1, [r2, #0]
 8006466:	2b00      	cmp	r3, #0
 8006468:	da03      	bge.n	8006472 <_printf_i+0x5e>
 800646a:	222d      	movs	r2, #45	; 0x2d
 800646c:	425b      	negs	r3, r3
 800646e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006472:	486f      	ldr	r0, [pc, #444]	; (8006630 <_printf_i+0x21c>)
 8006474:	220a      	movs	r2, #10
 8006476:	e039      	b.n	80064ec <_printf_i+0xd8>
 8006478:	2973      	cmp	r1, #115	; 0x73
 800647a:	f000 809d 	beq.w	80065b8 <_printf_i+0x1a4>
 800647e:	d808      	bhi.n	8006492 <_printf_i+0x7e>
 8006480:	296f      	cmp	r1, #111	; 0x6f
 8006482:	d020      	beq.n	80064c6 <_printf_i+0xb2>
 8006484:	2970      	cmp	r1, #112	; 0x70
 8006486:	d1dd      	bne.n	8006444 <_printf_i+0x30>
 8006488:	6823      	ldr	r3, [r4, #0]
 800648a:	f043 0320 	orr.w	r3, r3, #32
 800648e:	6023      	str	r3, [r4, #0]
 8006490:	e003      	b.n	800649a <_printf_i+0x86>
 8006492:	2975      	cmp	r1, #117	; 0x75
 8006494:	d017      	beq.n	80064c6 <_printf_i+0xb2>
 8006496:	2978      	cmp	r1, #120	; 0x78
 8006498:	d1d4      	bne.n	8006444 <_printf_i+0x30>
 800649a:	2378      	movs	r3, #120	; 0x78
 800649c:	4865      	ldr	r0, [pc, #404]	; (8006634 <_printf_i+0x220>)
 800649e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064a2:	e055      	b.n	8006550 <_printf_i+0x13c>
 80064a4:	6813      	ldr	r3, [r2, #0]
 80064a6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064aa:	1d19      	adds	r1, r3, #4
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	6011      	str	r1, [r2, #0]
 80064b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064b4:	2301      	movs	r3, #1
 80064b6:	e08c      	b.n	80065d2 <_printf_i+0x1be>
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f010 0f40 	tst.w	r0, #64	; 0x40
 80064be:	6011      	str	r1, [r2, #0]
 80064c0:	bf18      	it	ne
 80064c2:	b21b      	sxthne	r3, r3
 80064c4:	e7cf      	b.n	8006466 <_printf_i+0x52>
 80064c6:	6813      	ldr	r3, [r2, #0]
 80064c8:	6825      	ldr	r5, [r4, #0]
 80064ca:	1d18      	adds	r0, r3, #4
 80064cc:	6010      	str	r0, [r2, #0]
 80064ce:	0628      	lsls	r0, r5, #24
 80064d0:	d501      	bpl.n	80064d6 <_printf_i+0xc2>
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	e002      	b.n	80064dc <_printf_i+0xc8>
 80064d6:	0668      	lsls	r0, r5, #25
 80064d8:	d5fb      	bpl.n	80064d2 <_printf_i+0xbe>
 80064da:	881b      	ldrh	r3, [r3, #0]
 80064dc:	296f      	cmp	r1, #111	; 0x6f
 80064de:	bf14      	ite	ne
 80064e0:	220a      	movne	r2, #10
 80064e2:	2208      	moveq	r2, #8
 80064e4:	4852      	ldr	r0, [pc, #328]	; (8006630 <_printf_i+0x21c>)
 80064e6:	2100      	movs	r1, #0
 80064e8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064ec:	6865      	ldr	r5, [r4, #4]
 80064ee:	2d00      	cmp	r5, #0
 80064f0:	60a5      	str	r5, [r4, #8]
 80064f2:	f2c0 8095 	blt.w	8006620 <_printf_i+0x20c>
 80064f6:	6821      	ldr	r1, [r4, #0]
 80064f8:	f021 0104 	bic.w	r1, r1, #4
 80064fc:	6021      	str	r1, [r4, #0]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d13d      	bne.n	800657e <_printf_i+0x16a>
 8006502:	2d00      	cmp	r5, #0
 8006504:	f040 808e 	bne.w	8006624 <_printf_i+0x210>
 8006508:	4665      	mov	r5, ip
 800650a:	2a08      	cmp	r2, #8
 800650c:	d10b      	bne.n	8006526 <_printf_i+0x112>
 800650e:	6823      	ldr	r3, [r4, #0]
 8006510:	07db      	lsls	r3, r3, #31
 8006512:	d508      	bpl.n	8006526 <_printf_i+0x112>
 8006514:	6923      	ldr	r3, [r4, #16]
 8006516:	6862      	ldr	r2, [r4, #4]
 8006518:	429a      	cmp	r2, r3
 800651a:	bfde      	ittt	le
 800651c:	2330      	movle	r3, #48	; 0x30
 800651e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006522:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006526:	ebac 0305 	sub.w	r3, ip, r5
 800652a:	6123      	str	r3, [r4, #16]
 800652c:	f8cd 8000 	str.w	r8, [sp]
 8006530:	463b      	mov	r3, r7
 8006532:	aa03      	add	r2, sp, #12
 8006534:	4621      	mov	r1, r4
 8006536:	4630      	mov	r0, r6
 8006538:	f7ff fef6 	bl	8006328 <_printf_common>
 800653c:	3001      	adds	r0, #1
 800653e:	d14d      	bne.n	80065dc <_printf_i+0x1c8>
 8006540:	f04f 30ff 	mov.w	r0, #4294967295
 8006544:	b005      	add	sp, #20
 8006546:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800654a:	4839      	ldr	r0, [pc, #228]	; (8006630 <_printf_i+0x21c>)
 800654c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006550:	6813      	ldr	r3, [r2, #0]
 8006552:	6821      	ldr	r1, [r4, #0]
 8006554:	1d1d      	adds	r5, r3, #4
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	6015      	str	r5, [r2, #0]
 800655a:	060a      	lsls	r2, r1, #24
 800655c:	d50b      	bpl.n	8006576 <_printf_i+0x162>
 800655e:	07ca      	lsls	r2, r1, #31
 8006560:	bf44      	itt	mi
 8006562:	f041 0120 	orrmi.w	r1, r1, #32
 8006566:	6021      	strmi	r1, [r4, #0]
 8006568:	b91b      	cbnz	r3, 8006572 <_printf_i+0x15e>
 800656a:	6822      	ldr	r2, [r4, #0]
 800656c:	f022 0220 	bic.w	r2, r2, #32
 8006570:	6022      	str	r2, [r4, #0]
 8006572:	2210      	movs	r2, #16
 8006574:	e7b7      	b.n	80064e6 <_printf_i+0xd2>
 8006576:	064d      	lsls	r5, r1, #25
 8006578:	bf48      	it	mi
 800657a:	b29b      	uxthmi	r3, r3
 800657c:	e7ef      	b.n	800655e <_printf_i+0x14a>
 800657e:	4665      	mov	r5, ip
 8006580:	fbb3 f1f2 	udiv	r1, r3, r2
 8006584:	fb02 3311 	mls	r3, r2, r1, r3
 8006588:	5cc3      	ldrb	r3, [r0, r3]
 800658a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800658e:	460b      	mov	r3, r1
 8006590:	2900      	cmp	r1, #0
 8006592:	d1f5      	bne.n	8006580 <_printf_i+0x16c>
 8006594:	e7b9      	b.n	800650a <_printf_i+0xf6>
 8006596:	6813      	ldr	r3, [r2, #0]
 8006598:	6825      	ldr	r5, [r4, #0]
 800659a:	1d18      	adds	r0, r3, #4
 800659c:	6961      	ldr	r1, [r4, #20]
 800659e:	6010      	str	r0, [r2, #0]
 80065a0:	0628      	lsls	r0, r5, #24
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	d501      	bpl.n	80065aa <_printf_i+0x196>
 80065a6:	6019      	str	r1, [r3, #0]
 80065a8:	e002      	b.n	80065b0 <_printf_i+0x19c>
 80065aa:	066a      	lsls	r2, r5, #25
 80065ac:	d5fb      	bpl.n	80065a6 <_printf_i+0x192>
 80065ae:	8019      	strh	r1, [r3, #0]
 80065b0:	2300      	movs	r3, #0
 80065b2:	4665      	mov	r5, ip
 80065b4:	6123      	str	r3, [r4, #16]
 80065b6:	e7b9      	b.n	800652c <_printf_i+0x118>
 80065b8:	6813      	ldr	r3, [r2, #0]
 80065ba:	1d19      	adds	r1, r3, #4
 80065bc:	6011      	str	r1, [r2, #0]
 80065be:	681d      	ldr	r5, [r3, #0]
 80065c0:	6862      	ldr	r2, [r4, #4]
 80065c2:	2100      	movs	r1, #0
 80065c4:	4628      	mov	r0, r5
 80065c6:	f002 fb77 	bl	8008cb8 <memchr>
 80065ca:	b108      	cbz	r0, 80065d0 <_printf_i+0x1bc>
 80065cc:	1b40      	subs	r0, r0, r5
 80065ce:	6060      	str	r0, [r4, #4]
 80065d0:	6863      	ldr	r3, [r4, #4]
 80065d2:	6123      	str	r3, [r4, #16]
 80065d4:	2300      	movs	r3, #0
 80065d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065da:	e7a7      	b.n	800652c <_printf_i+0x118>
 80065dc:	6923      	ldr	r3, [r4, #16]
 80065de:	462a      	mov	r2, r5
 80065e0:	4639      	mov	r1, r7
 80065e2:	4630      	mov	r0, r6
 80065e4:	47c0      	blx	r8
 80065e6:	3001      	adds	r0, #1
 80065e8:	d0aa      	beq.n	8006540 <_printf_i+0x12c>
 80065ea:	6823      	ldr	r3, [r4, #0]
 80065ec:	079b      	lsls	r3, r3, #30
 80065ee:	d413      	bmi.n	8006618 <_printf_i+0x204>
 80065f0:	68e0      	ldr	r0, [r4, #12]
 80065f2:	9b03      	ldr	r3, [sp, #12]
 80065f4:	4298      	cmp	r0, r3
 80065f6:	bfb8      	it	lt
 80065f8:	4618      	movlt	r0, r3
 80065fa:	e7a3      	b.n	8006544 <_printf_i+0x130>
 80065fc:	2301      	movs	r3, #1
 80065fe:	464a      	mov	r2, r9
 8006600:	4639      	mov	r1, r7
 8006602:	4630      	mov	r0, r6
 8006604:	47c0      	blx	r8
 8006606:	3001      	adds	r0, #1
 8006608:	d09a      	beq.n	8006540 <_printf_i+0x12c>
 800660a:	3501      	adds	r5, #1
 800660c:	68e3      	ldr	r3, [r4, #12]
 800660e:	9a03      	ldr	r2, [sp, #12]
 8006610:	1a9b      	subs	r3, r3, r2
 8006612:	42ab      	cmp	r3, r5
 8006614:	dcf2      	bgt.n	80065fc <_printf_i+0x1e8>
 8006616:	e7eb      	b.n	80065f0 <_printf_i+0x1dc>
 8006618:	2500      	movs	r5, #0
 800661a:	f104 0919 	add.w	r9, r4, #25
 800661e:	e7f5      	b.n	800660c <_printf_i+0x1f8>
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1ac      	bne.n	800657e <_printf_i+0x16a>
 8006624:	7803      	ldrb	r3, [r0, #0]
 8006626:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800662a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800662e:	e76c      	b.n	800650a <_printf_i+0xf6>
 8006630:	0800a1d6 	.word	0x0800a1d6
 8006634:	0800a1e7 	.word	0x0800a1e7

08006638 <_scanf_float>:
 8006638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800663c:	469a      	mov	sl, r3
 800663e:	688b      	ldr	r3, [r1, #8]
 8006640:	4616      	mov	r6, r2
 8006642:	1e5a      	subs	r2, r3, #1
 8006644:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006648:	bf88      	it	hi
 800664a:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800664e:	b087      	sub	sp, #28
 8006650:	bf85      	ittet	hi
 8006652:	189b      	addhi	r3, r3, r2
 8006654:	9301      	strhi	r3, [sp, #4]
 8006656:	2300      	movls	r3, #0
 8006658:	f240 135d 	movwhi	r3, #349	; 0x15d
 800665c:	4688      	mov	r8, r1
 800665e:	f04f 0b00 	mov.w	fp, #0
 8006662:	bf8c      	ite	hi
 8006664:	608b      	strhi	r3, [r1, #8]
 8006666:	9301      	strls	r3, [sp, #4]
 8006668:	680b      	ldr	r3, [r1, #0]
 800666a:	4607      	mov	r7, r0
 800666c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006670:	f848 3b1c 	str.w	r3, [r8], #28
 8006674:	460c      	mov	r4, r1
 8006676:	4645      	mov	r5, r8
 8006678:	465a      	mov	r2, fp
 800667a:	46d9      	mov	r9, fp
 800667c:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8006680:	f8cd b008 	str.w	fp, [sp, #8]
 8006684:	68a1      	ldr	r1, [r4, #8]
 8006686:	b181      	cbz	r1, 80066aa <_scanf_float+0x72>
 8006688:	6833      	ldr	r3, [r6, #0]
 800668a:	781b      	ldrb	r3, [r3, #0]
 800668c:	2b49      	cmp	r3, #73	; 0x49
 800668e:	d071      	beq.n	8006774 <_scanf_float+0x13c>
 8006690:	d84d      	bhi.n	800672e <_scanf_float+0xf6>
 8006692:	2b39      	cmp	r3, #57	; 0x39
 8006694:	d840      	bhi.n	8006718 <_scanf_float+0xe0>
 8006696:	2b31      	cmp	r3, #49	; 0x31
 8006698:	f080 8088 	bcs.w	80067ac <_scanf_float+0x174>
 800669c:	2b2d      	cmp	r3, #45	; 0x2d
 800669e:	f000 8090 	beq.w	80067c2 <_scanf_float+0x18a>
 80066a2:	d815      	bhi.n	80066d0 <_scanf_float+0x98>
 80066a4:	2b2b      	cmp	r3, #43	; 0x2b
 80066a6:	f000 808c 	beq.w	80067c2 <_scanf_float+0x18a>
 80066aa:	f1b9 0f00 	cmp.w	r9, #0
 80066ae:	d003      	beq.n	80066b8 <_scanf_float+0x80>
 80066b0:	6823      	ldr	r3, [r4, #0]
 80066b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066b6:	6023      	str	r3, [r4, #0]
 80066b8:	3a01      	subs	r2, #1
 80066ba:	2a01      	cmp	r2, #1
 80066bc:	f200 80ea 	bhi.w	8006894 <_scanf_float+0x25c>
 80066c0:	4545      	cmp	r5, r8
 80066c2:	f200 80dc 	bhi.w	800687e <_scanf_float+0x246>
 80066c6:	2601      	movs	r6, #1
 80066c8:	4630      	mov	r0, r6
 80066ca:	b007      	add	sp, #28
 80066cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d0:	2b2e      	cmp	r3, #46	; 0x2e
 80066d2:	f000 809f 	beq.w	8006814 <_scanf_float+0x1dc>
 80066d6:	2b30      	cmp	r3, #48	; 0x30
 80066d8:	d1e7      	bne.n	80066aa <_scanf_float+0x72>
 80066da:	6820      	ldr	r0, [r4, #0]
 80066dc:	f410 7f80 	tst.w	r0, #256	; 0x100
 80066e0:	d064      	beq.n	80067ac <_scanf_float+0x174>
 80066e2:	9b01      	ldr	r3, [sp, #4]
 80066e4:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80066e8:	6020      	str	r0, [r4, #0]
 80066ea:	f109 0901 	add.w	r9, r9, #1
 80066ee:	b11b      	cbz	r3, 80066f8 <_scanf_float+0xc0>
 80066f0:	3b01      	subs	r3, #1
 80066f2:	3101      	adds	r1, #1
 80066f4:	9301      	str	r3, [sp, #4]
 80066f6:	60a1      	str	r1, [r4, #8]
 80066f8:	68a3      	ldr	r3, [r4, #8]
 80066fa:	3b01      	subs	r3, #1
 80066fc:	60a3      	str	r3, [r4, #8]
 80066fe:	6923      	ldr	r3, [r4, #16]
 8006700:	3301      	adds	r3, #1
 8006702:	6123      	str	r3, [r4, #16]
 8006704:	6873      	ldr	r3, [r6, #4]
 8006706:	3b01      	subs	r3, #1
 8006708:	2b00      	cmp	r3, #0
 800670a:	6073      	str	r3, [r6, #4]
 800670c:	f340 80ac 	ble.w	8006868 <_scanf_float+0x230>
 8006710:	6833      	ldr	r3, [r6, #0]
 8006712:	3301      	adds	r3, #1
 8006714:	6033      	str	r3, [r6, #0]
 8006716:	e7b5      	b.n	8006684 <_scanf_float+0x4c>
 8006718:	2b45      	cmp	r3, #69	; 0x45
 800671a:	f000 8085 	beq.w	8006828 <_scanf_float+0x1f0>
 800671e:	2b46      	cmp	r3, #70	; 0x46
 8006720:	d06a      	beq.n	80067f8 <_scanf_float+0x1c0>
 8006722:	2b41      	cmp	r3, #65	; 0x41
 8006724:	d1c1      	bne.n	80066aa <_scanf_float+0x72>
 8006726:	2a01      	cmp	r2, #1
 8006728:	d1bf      	bne.n	80066aa <_scanf_float+0x72>
 800672a:	2202      	movs	r2, #2
 800672c:	e046      	b.n	80067bc <_scanf_float+0x184>
 800672e:	2b65      	cmp	r3, #101	; 0x65
 8006730:	d07a      	beq.n	8006828 <_scanf_float+0x1f0>
 8006732:	d818      	bhi.n	8006766 <_scanf_float+0x12e>
 8006734:	2b54      	cmp	r3, #84	; 0x54
 8006736:	d066      	beq.n	8006806 <_scanf_float+0x1ce>
 8006738:	d811      	bhi.n	800675e <_scanf_float+0x126>
 800673a:	2b4e      	cmp	r3, #78	; 0x4e
 800673c:	d1b5      	bne.n	80066aa <_scanf_float+0x72>
 800673e:	2a00      	cmp	r2, #0
 8006740:	d146      	bne.n	80067d0 <_scanf_float+0x198>
 8006742:	f1b9 0f00 	cmp.w	r9, #0
 8006746:	d145      	bne.n	80067d4 <_scanf_float+0x19c>
 8006748:	6821      	ldr	r1, [r4, #0]
 800674a:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800674e:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006752:	d13f      	bne.n	80067d4 <_scanf_float+0x19c>
 8006754:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006758:	6021      	str	r1, [r4, #0]
 800675a:	2201      	movs	r2, #1
 800675c:	e02e      	b.n	80067bc <_scanf_float+0x184>
 800675e:	2b59      	cmp	r3, #89	; 0x59
 8006760:	d01e      	beq.n	80067a0 <_scanf_float+0x168>
 8006762:	2b61      	cmp	r3, #97	; 0x61
 8006764:	e7de      	b.n	8006724 <_scanf_float+0xec>
 8006766:	2b6e      	cmp	r3, #110	; 0x6e
 8006768:	d0e9      	beq.n	800673e <_scanf_float+0x106>
 800676a:	d815      	bhi.n	8006798 <_scanf_float+0x160>
 800676c:	2b66      	cmp	r3, #102	; 0x66
 800676e:	d043      	beq.n	80067f8 <_scanf_float+0x1c0>
 8006770:	2b69      	cmp	r3, #105	; 0x69
 8006772:	d19a      	bne.n	80066aa <_scanf_float+0x72>
 8006774:	f1bb 0f00 	cmp.w	fp, #0
 8006778:	d138      	bne.n	80067ec <_scanf_float+0x1b4>
 800677a:	f1b9 0f00 	cmp.w	r9, #0
 800677e:	d197      	bne.n	80066b0 <_scanf_float+0x78>
 8006780:	6821      	ldr	r1, [r4, #0]
 8006782:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006786:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800678a:	d195      	bne.n	80066b8 <_scanf_float+0x80>
 800678c:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006790:	6021      	str	r1, [r4, #0]
 8006792:	f04f 0b01 	mov.w	fp, #1
 8006796:	e011      	b.n	80067bc <_scanf_float+0x184>
 8006798:	2b74      	cmp	r3, #116	; 0x74
 800679a:	d034      	beq.n	8006806 <_scanf_float+0x1ce>
 800679c:	2b79      	cmp	r3, #121	; 0x79
 800679e:	d184      	bne.n	80066aa <_scanf_float+0x72>
 80067a0:	f1bb 0f07 	cmp.w	fp, #7
 80067a4:	d181      	bne.n	80066aa <_scanf_float+0x72>
 80067a6:	f04f 0b08 	mov.w	fp, #8
 80067aa:	e007      	b.n	80067bc <_scanf_float+0x184>
 80067ac:	eb12 0f0b 	cmn.w	r2, fp
 80067b0:	f47f af7b 	bne.w	80066aa <_scanf_float+0x72>
 80067b4:	6821      	ldr	r1, [r4, #0]
 80067b6:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80067ba:	6021      	str	r1, [r4, #0]
 80067bc:	702b      	strb	r3, [r5, #0]
 80067be:	3501      	adds	r5, #1
 80067c0:	e79a      	b.n	80066f8 <_scanf_float+0xc0>
 80067c2:	6821      	ldr	r1, [r4, #0]
 80067c4:	0608      	lsls	r0, r1, #24
 80067c6:	f57f af70 	bpl.w	80066aa <_scanf_float+0x72>
 80067ca:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80067ce:	e7f4      	b.n	80067ba <_scanf_float+0x182>
 80067d0:	2a02      	cmp	r2, #2
 80067d2:	d047      	beq.n	8006864 <_scanf_float+0x22c>
 80067d4:	f1bb 0f01 	cmp.w	fp, #1
 80067d8:	d003      	beq.n	80067e2 <_scanf_float+0x1aa>
 80067da:	f1bb 0f04 	cmp.w	fp, #4
 80067de:	f47f af64 	bne.w	80066aa <_scanf_float+0x72>
 80067e2:	f10b 0b01 	add.w	fp, fp, #1
 80067e6:	fa5f fb8b 	uxtb.w	fp, fp
 80067ea:	e7e7      	b.n	80067bc <_scanf_float+0x184>
 80067ec:	f1bb 0f03 	cmp.w	fp, #3
 80067f0:	d0f7      	beq.n	80067e2 <_scanf_float+0x1aa>
 80067f2:	f1bb 0f05 	cmp.w	fp, #5
 80067f6:	e7f2      	b.n	80067de <_scanf_float+0x1a6>
 80067f8:	f1bb 0f02 	cmp.w	fp, #2
 80067fc:	f47f af55 	bne.w	80066aa <_scanf_float+0x72>
 8006800:	f04f 0b03 	mov.w	fp, #3
 8006804:	e7da      	b.n	80067bc <_scanf_float+0x184>
 8006806:	f1bb 0f06 	cmp.w	fp, #6
 800680a:	f47f af4e 	bne.w	80066aa <_scanf_float+0x72>
 800680e:	f04f 0b07 	mov.w	fp, #7
 8006812:	e7d3      	b.n	80067bc <_scanf_float+0x184>
 8006814:	6821      	ldr	r1, [r4, #0]
 8006816:	0588      	lsls	r0, r1, #22
 8006818:	f57f af47 	bpl.w	80066aa <_scanf_float+0x72>
 800681c:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8006820:	6021      	str	r1, [r4, #0]
 8006822:	f8cd 9008 	str.w	r9, [sp, #8]
 8006826:	e7c9      	b.n	80067bc <_scanf_float+0x184>
 8006828:	6821      	ldr	r1, [r4, #0]
 800682a:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800682e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006832:	d006      	beq.n	8006842 <_scanf_float+0x20a>
 8006834:	0548      	lsls	r0, r1, #21
 8006836:	f57f af38 	bpl.w	80066aa <_scanf_float+0x72>
 800683a:	f1b9 0f00 	cmp.w	r9, #0
 800683e:	f43f af3b 	beq.w	80066b8 <_scanf_float+0x80>
 8006842:	0588      	lsls	r0, r1, #22
 8006844:	bf58      	it	pl
 8006846:	9802      	ldrpl	r0, [sp, #8]
 8006848:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800684c:	bf58      	it	pl
 800684e:	eba9 0000 	subpl.w	r0, r9, r0
 8006852:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8006856:	bf58      	it	pl
 8006858:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800685c:	6021      	str	r1, [r4, #0]
 800685e:	f04f 0900 	mov.w	r9, #0
 8006862:	e7ab      	b.n	80067bc <_scanf_float+0x184>
 8006864:	2203      	movs	r2, #3
 8006866:	e7a9      	b.n	80067bc <_scanf_float+0x184>
 8006868:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800686c:	4631      	mov	r1, r6
 800686e:	4638      	mov	r0, r7
 8006870:	9205      	str	r2, [sp, #20]
 8006872:	4798      	blx	r3
 8006874:	9a05      	ldr	r2, [sp, #20]
 8006876:	2800      	cmp	r0, #0
 8006878:	f43f af04 	beq.w	8006684 <_scanf_float+0x4c>
 800687c:	e715      	b.n	80066aa <_scanf_float+0x72>
 800687e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006882:	4632      	mov	r2, r6
 8006884:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006888:	4638      	mov	r0, r7
 800688a:	4798      	blx	r3
 800688c:	6923      	ldr	r3, [r4, #16]
 800688e:	3b01      	subs	r3, #1
 8006890:	6123      	str	r3, [r4, #16]
 8006892:	e715      	b.n	80066c0 <_scanf_float+0x88>
 8006894:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006898:	2b06      	cmp	r3, #6
 800689a:	d80a      	bhi.n	80068b2 <_scanf_float+0x27a>
 800689c:	f1bb 0f02 	cmp.w	fp, #2
 80068a0:	d967      	bls.n	8006972 <_scanf_float+0x33a>
 80068a2:	f1ab 0b03 	sub.w	fp, fp, #3
 80068a6:	fa5f fb8b 	uxtb.w	fp, fp
 80068aa:	eba5 0b0b 	sub.w	fp, r5, fp
 80068ae:	455d      	cmp	r5, fp
 80068b0:	d14a      	bne.n	8006948 <_scanf_float+0x310>
 80068b2:	6823      	ldr	r3, [r4, #0]
 80068b4:	05da      	lsls	r2, r3, #23
 80068b6:	d51f      	bpl.n	80068f8 <_scanf_float+0x2c0>
 80068b8:	055b      	lsls	r3, r3, #21
 80068ba:	d467      	bmi.n	800698c <_scanf_float+0x354>
 80068bc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80068c0:	6923      	ldr	r3, [r4, #16]
 80068c2:	2965      	cmp	r1, #101	; 0x65
 80068c4:	f103 33ff 	add.w	r3, r3, #4294967295
 80068c8:	f105 3bff 	add.w	fp, r5, #4294967295
 80068cc:	6123      	str	r3, [r4, #16]
 80068ce:	d00d      	beq.n	80068ec <_scanf_float+0x2b4>
 80068d0:	2945      	cmp	r1, #69	; 0x45
 80068d2:	d00b      	beq.n	80068ec <_scanf_float+0x2b4>
 80068d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068d8:	4632      	mov	r2, r6
 80068da:	4638      	mov	r0, r7
 80068dc:	4798      	blx	r3
 80068de:	6923      	ldr	r3, [r4, #16]
 80068e0:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80068e4:	3b01      	subs	r3, #1
 80068e6:	f1a5 0b02 	sub.w	fp, r5, #2
 80068ea:	6123      	str	r3, [r4, #16]
 80068ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068f0:	4632      	mov	r2, r6
 80068f2:	4638      	mov	r0, r7
 80068f4:	4798      	blx	r3
 80068f6:	465d      	mov	r5, fp
 80068f8:	6826      	ldr	r6, [r4, #0]
 80068fa:	f016 0610 	ands.w	r6, r6, #16
 80068fe:	d176      	bne.n	80069ee <_scanf_float+0x3b6>
 8006900:	702e      	strb	r6, [r5, #0]
 8006902:	6823      	ldr	r3, [r4, #0]
 8006904:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006908:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800690c:	d141      	bne.n	8006992 <_scanf_float+0x35a>
 800690e:	9b02      	ldr	r3, [sp, #8]
 8006910:	eba9 0303 	sub.w	r3, r9, r3
 8006914:	425a      	negs	r2, r3
 8006916:	2b00      	cmp	r3, #0
 8006918:	d148      	bne.n	80069ac <_scanf_float+0x374>
 800691a:	4641      	mov	r1, r8
 800691c:	2200      	movs	r2, #0
 800691e:	4638      	mov	r0, r7
 8006920:	f000 feca 	bl	80076b8 <_strtod_r>
 8006924:	6825      	ldr	r5, [r4, #0]
 8006926:	4680      	mov	r8, r0
 8006928:	f015 0f02 	tst.w	r5, #2
 800692c:	4689      	mov	r9, r1
 800692e:	f8da 3000 	ldr.w	r3, [sl]
 8006932:	d046      	beq.n	80069c2 <_scanf_float+0x38a>
 8006934:	1d1a      	adds	r2, r3, #4
 8006936:	f8ca 2000 	str.w	r2, [sl]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	e9c3 8900 	strd	r8, r9, [r3]
 8006940:	68e3      	ldr	r3, [r4, #12]
 8006942:	3301      	adds	r3, #1
 8006944:	60e3      	str	r3, [r4, #12]
 8006946:	e6bf      	b.n	80066c8 <_scanf_float+0x90>
 8006948:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800694c:	4632      	mov	r2, r6
 800694e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006952:	4638      	mov	r0, r7
 8006954:	4798      	blx	r3
 8006956:	6923      	ldr	r3, [r4, #16]
 8006958:	3b01      	subs	r3, #1
 800695a:	6123      	str	r3, [r4, #16]
 800695c:	e7a7      	b.n	80068ae <_scanf_float+0x276>
 800695e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006962:	4632      	mov	r2, r6
 8006964:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006968:	4638      	mov	r0, r7
 800696a:	4798      	blx	r3
 800696c:	6923      	ldr	r3, [r4, #16]
 800696e:	3b01      	subs	r3, #1
 8006970:	6123      	str	r3, [r4, #16]
 8006972:	4545      	cmp	r5, r8
 8006974:	d8f3      	bhi.n	800695e <_scanf_float+0x326>
 8006976:	e6a6      	b.n	80066c6 <_scanf_float+0x8e>
 8006978:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800697c:	4632      	mov	r2, r6
 800697e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006982:	4638      	mov	r0, r7
 8006984:	4798      	blx	r3
 8006986:	6923      	ldr	r3, [r4, #16]
 8006988:	3b01      	subs	r3, #1
 800698a:	6123      	str	r3, [r4, #16]
 800698c:	4545      	cmp	r5, r8
 800698e:	d8f3      	bhi.n	8006978 <_scanf_float+0x340>
 8006990:	e699      	b.n	80066c6 <_scanf_float+0x8e>
 8006992:	9b03      	ldr	r3, [sp, #12]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d0c0      	beq.n	800691a <_scanf_float+0x2e2>
 8006998:	9904      	ldr	r1, [sp, #16]
 800699a:	230a      	movs	r3, #10
 800699c:	4632      	mov	r2, r6
 800699e:	3101      	adds	r1, #1
 80069a0:	4638      	mov	r0, r7
 80069a2:	f000 ff15 	bl	80077d0 <_strtol_r>
 80069a6:	9b03      	ldr	r3, [sp, #12]
 80069a8:	9d04      	ldr	r5, [sp, #16]
 80069aa:	1ac2      	subs	r2, r0, r3
 80069ac:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80069b0:	429d      	cmp	r5, r3
 80069b2:	bf28      	it	cs
 80069b4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80069b8:	490e      	ldr	r1, [pc, #56]	; (80069f4 <_scanf_float+0x3bc>)
 80069ba:	4628      	mov	r0, r5
 80069bc:	f000 f838 	bl	8006a30 <siprintf>
 80069c0:	e7ab      	b.n	800691a <_scanf_float+0x2e2>
 80069c2:	1d1f      	adds	r7, r3, #4
 80069c4:	f015 0504 	ands.w	r5, r5, #4
 80069c8:	f8ca 7000 	str.w	r7, [sl]
 80069cc:	d1b5      	bne.n	800693a <_scanf_float+0x302>
 80069ce:	681f      	ldr	r7, [r3, #0]
 80069d0:	4602      	mov	r2, r0
 80069d2:	460b      	mov	r3, r1
 80069d4:	f7fa f81a 	bl	8000a0c <__aeabi_dcmpun>
 80069d8:	b120      	cbz	r0, 80069e4 <_scanf_float+0x3ac>
 80069da:	4628      	mov	r0, r5
 80069dc:	f000 f824 	bl	8006a28 <nanf>
 80069e0:	6038      	str	r0, [r7, #0]
 80069e2:	e7ad      	b.n	8006940 <_scanf_float+0x308>
 80069e4:	4640      	mov	r0, r8
 80069e6:	4649      	mov	r1, r9
 80069e8:	f7fa f86e 	bl	8000ac8 <__aeabi_d2f>
 80069ec:	e7f8      	b.n	80069e0 <_scanf_float+0x3a8>
 80069ee:	2600      	movs	r6, #0
 80069f0:	e66a      	b.n	80066c8 <_scanf_float+0x90>
 80069f2:	bf00      	nop
 80069f4:	0800a1f8 	.word	0x0800a1f8

080069f8 <iprintf>:
 80069f8:	b40f      	push	{r0, r1, r2, r3}
 80069fa:	4b0a      	ldr	r3, [pc, #40]	; (8006a24 <iprintf+0x2c>)
 80069fc:	b513      	push	{r0, r1, r4, lr}
 80069fe:	681c      	ldr	r4, [r3, #0]
 8006a00:	b124      	cbz	r4, 8006a0c <iprintf+0x14>
 8006a02:	69a3      	ldr	r3, [r4, #24]
 8006a04:	b913      	cbnz	r3, 8006a0c <iprintf+0x14>
 8006a06:	4620      	mov	r0, r4
 8006a08:	f001 fd76 	bl	80084f8 <__sinit>
 8006a0c:	ab05      	add	r3, sp, #20
 8006a0e:	9a04      	ldr	r2, [sp, #16]
 8006a10:	68a1      	ldr	r1, [r4, #8]
 8006a12:	4620      	mov	r0, r4
 8006a14:	9301      	str	r3, [sp, #4]
 8006a16:	f002 ff83 	bl	8009920 <_vfiprintf_r>
 8006a1a:	b002      	add	sp, #8
 8006a1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a20:	b004      	add	sp, #16
 8006a22:	4770      	bx	lr
 8006a24:	20000010 	.word	0x20000010

08006a28 <nanf>:
 8006a28:	4800      	ldr	r0, [pc, #0]	; (8006a2c <nanf+0x4>)
 8006a2a:	4770      	bx	lr
 8006a2c:	7fc00000 	.word	0x7fc00000

08006a30 <siprintf>:
 8006a30:	b40e      	push	{r1, r2, r3}
 8006a32:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006a36:	b500      	push	{lr}
 8006a38:	b09c      	sub	sp, #112	; 0x70
 8006a3a:	ab1d      	add	r3, sp, #116	; 0x74
 8006a3c:	9002      	str	r0, [sp, #8]
 8006a3e:	9006      	str	r0, [sp, #24]
 8006a40:	9107      	str	r1, [sp, #28]
 8006a42:	9104      	str	r1, [sp, #16]
 8006a44:	4808      	ldr	r0, [pc, #32]	; (8006a68 <siprintf+0x38>)
 8006a46:	4909      	ldr	r1, [pc, #36]	; (8006a6c <siprintf+0x3c>)
 8006a48:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a4c:	9105      	str	r1, [sp, #20]
 8006a4e:	6800      	ldr	r0, [r0, #0]
 8006a50:	a902      	add	r1, sp, #8
 8006a52:	9301      	str	r3, [sp, #4]
 8006a54:	f002 fe44 	bl	80096e0 <_svfiprintf_r>
 8006a58:	2200      	movs	r2, #0
 8006a5a:	9b02      	ldr	r3, [sp, #8]
 8006a5c:	701a      	strb	r2, [r3, #0]
 8006a5e:	b01c      	add	sp, #112	; 0x70
 8006a60:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a64:	b003      	add	sp, #12
 8006a66:	4770      	bx	lr
 8006a68:	20000010 	.word	0x20000010
 8006a6c:	ffff0208 	.word	0xffff0208

08006a70 <sulp>:
 8006a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a74:	460f      	mov	r7, r1
 8006a76:	4690      	mov	r8, r2
 8006a78:	f002 fbf6 	bl	8009268 <__ulp>
 8006a7c:	4604      	mov	r4, r0
 8006a7e:	460d      	mov	r5, r1
 8006a80:	f1b8 0f00 	cmp.w	r8, #0
 8006a84:	d011      	beq.n	8006aaa <sulp+0x3a>
 8006a86:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006a8a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	dd0b      	ble.n	8006aaa <sulp+0x3a>
 8006a92:	2400      	movs	r4, #0
 8006a94:	051b      	lsls	r3, r3, #20
 8006a96:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006a9a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006a9e:	4622      	mov	r2, r4
 8006aa0:	462b      	mov	r3, r5
 8006aa2:	f7f9 fd19 	bl	80004d8 <__aeabi_dmul>
 8006aa6:	4604      	mov	r4, r0
 8006aa8:	460d      	mov	r5, r1
 8006aaa:	4620      	mov	r0, r4
 8006aac:	4629      	mov	r1, r5
 8006aae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ab2:	0000      	movs	r0, r0
 8006ab4:	0000      	movs	r0, r0
	...

08006ab8 <_strtod_l>:
 8006ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006abc:	461f      	mov	r7, r3
 8006abe:	2300      	movs	r3, #0
 8006ac0:	b0a1      	sub	sp, #132	; 0x84
 8006ac2:	4683      	mov	fp, r0
 8006ac4:	4638      	mov	r0, r7
 8006ac6:	460e      	mov	r6, r1
 8006ac8:	9217      	str	r2, [sp, #92]	; 0x5c
 8006aca:	931c      	str	r3, [sp, #112]	; 0x70
 8006acc:	f002 f8c9 	bl	8008c62 <__localeconv_l>
 8006ad0:	4680      	mov	r8, r0
 8006ad2:	6800      	ldr	r0, [r0, #0]
 8006ad4:	f7f9 fb3c 	bl	8000150 <strlen>
 8006ad8:	f04f 0900 	mov.w	r9, #0
 8006adc:	4604      	mov	r4, r0
 8006ade:	f04f 0a00 	mov.w	sl, #0
 8006ae2:	961b      	str	r6, [sp, #108]	; 0x6c
 8006ae4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ae6:	781a      	ldrb	r2, [r3, #0]
 8006ae8:	2a0d      	cmp	r2, #13
 8006aea:	d832      	bhi.n	8006b52 <_strtod_l+0x9a>
 8006aec:	2a09      	cmp	r2, #9
 8006aee:	d236      	bcs.n	8006b5e <_strtod_l+0xa6>
 8006af0:	2a00      	cmp	r2, #0
 8006af2:	d03e      	beq.n	8006b72 <_strtod_l+0xba>
 8006af4:	2300      	movs	r3, #0
 8006af6:	930d      	str	r3, [sp, #52]	; 0x34
 8006af8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006afa:	782b      	ldrb	r3, [r5, #0]
 8006afc:	2b30      	cmp	r3, #48	; 0x30
 8006afe:	f040 80ac 	bne.w	8006c5a <_strtod_l+0x1a2>
 8006b02:	786b      	ldrb	r3, [r5, #1]
 8006b04:	2b58      	cmp	r3, #88	; 0x58
 8006b06:	d001      	beq.n	8006b0c <_strtod_l+0x54>
 8006b08:	2b78      	cmp	r3, #120	; 0x78
 8006b0a:	d167      	bne.n	8006bdc <_strtod_l+0x124>
 8006b0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b0e:	9702      	str	r7, [sp, #8]
 8006b10:	9301      	str	r3, [sp, #4]
 8006b12:	ab1c      	add	r3, sp, #112	; 0x70
 8006b14:	9300      	str	r3, [sp, #0]
 8006b16:	4a89      	ldr	r2, [pc, #548]	; (8006d3c <_strtod_l+0x284>)
 8006b18:	ab1d      	add	r3, sp, #116	; 0x74
 8006b1a:	a91b      	add	r1, sp, #108	; 0x6c
 8006b1c:	4658      	mov	r0, fp
 8006b1e:	f001 fdc5 	bl	80086ac <__gethex>
 8006b22:	f010 0407 	ands.w	r4, r0, #7
 8006b26:	4606      	mov	r6, r0
 8006b28:	d005      	beq.n	8006b36 <_strtod_l+0x7e>
 8006b2a:	2c06      	cmp	r4, #6
 8006b2c:	d12b      	bne.n	8006b86 <_strtod_l+0xce>
 8006b2e:	2300      	movs	r3, #0
 8006b30:	3501      	adds	r5, #1
 8006b32:	951b      	str	r5, [sp, #108]	; 0x6c
 8006b34:	930d      	str	r3, [sp, #52]	; 0x34
 8006b36:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	f040 85a6 	bne.w	800768a <_strtod_l+0xbd2>
 8006b3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b40:	b1e3      	cbz	r3, 8006b7c <_strtod_l+0xc4>
 8006b42:	464a      	mov	r2, r9
 8006b44:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8006b48:	4610      	mov	r0, r2
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	b021      	add	sp, #132	; 0x84
 8006b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b52:	2a2b      	cmp	r2, #43	; 0x2b
 8006b54:	d015      	beq.n	8006b82 <_strtod_l+0xca>
 8006b56:	2a2d      	cmp	r2, #45	; 0x2d
 8006b58:	d004      	beq.n	8006b64 <_strtod_l+0xac>
 8006b5a:	2a20      	cmp	r2, #32
 8006b5c:	d1ca      	bne.n	8006af4 <_strtod_l+0x3c>
 8006b5e:	3301      	adds	r3, #1
 8006b60:	931b      	str	r3, [sp, #108]	; 0x6c
 8006b62:	e7bf      	b.n	8006ae4 <_strtod_l+0x2c>
 8006b64:	2201      	movs	r2, #1
 8006b66:	920d      	str	r2, [sp, #52]	; 0x34
 8006b68:	1c5a      	adds	r2, r3, #1
 8006b6a:	921b      	str	r2, [sp, #108]	; 0x6c
 8006b6c:	785b      	ldrb	r3, [r3, #1]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d1c2      	bne.n	8006af8 <_strtod_l+0x40>
 8006b72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b74:	961b      	str	r6, [sp, #108]	; 0x6c
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	f040 8585 	bne.w	8007686 <_strtod_l+0xbce>
 8006b7c:	464a      	mov	r2, r9
 8006b7e:	4653      	mov	r3, sl
 8006b80:	e7e2      	b.n	8006b48 <_strtod_l+0x90>
 8006b82:	2200      	movs	r2, #0
 8006b84:	e7ef      	b.n	8006b66 <_strtod_l+0xae>
 8006b86:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006b88:	b13a      	cbz	r2, 8006b9a <_strtod_l+0xe2>
 8006b8a:	2135      	movs	r1, #53	; 0x35
 8006b8c:	a81e      	add	r0, sp, #120	; 0x78
 8006b8e:	f002 fc5e 	bl	800944e <__copybits>
 8006b92:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006b94:	4658      	mov	r0, fp
 8006b96:	f002 f8d1 	bl	8008d3c <_Bfree>
 8006b9a:	3c01      	subs	r4, #1
 8006b9c:	2c04      	cmp	r4, #4
 8006b9e:	d806      	bhi.n	8006bae <_strtod_l+0xf6>
 8006ba0:	e8df f004 	tbb	[pc, r4]
 8006ba4:	1714030a 	.word	0x1714030a
 8006ba8:	0a          	.byte	0x0a
 8006ba9:	00          	.byte	0x00
 8006baa:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 8006bae:	0731      	lsls	r1, r6, #28
 8006bb0:	d5c1      	bpl.n	8006b36 <_strtod_l+0x7e>
 8006bb2:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8006bb6:	e7be      	b.n	8006b36 <_strtod_l+0x7e>
 8006bb8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006bba:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 8006bbe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006bc2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006bc6:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8006bca:	e7f0      	b.n	8006bae <_strtod_l+0xf6>
 8006bcc:	f8df a170 	ldr.w	sl, [pc, #368]	; 8006d40 <_strtod_l+0x288>
 8006bd0:	e7ed      	b.n	8006bae <_strtod_l+0xf6>
 8006bd2:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8006bd6:	f04f 39ff 	mov.w	r9, #4294967295
 8006bda:	e7e8      	b.n	8006bae <_strtod_l+0xf6>
 8006bdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006bde:	1c5a      	adds	r2, r3, #1
 8006be0:	921b      	str	r2, [sp, #108]	; 0x6c
 8006be2:	785b      	ldrb	r3, [r3, #1]
 8006be4:	2b30      	cmp	r3, #48	; 0x30
 8006be6:	d0f9      	beq.n	8006bdc <_strtod_l+0x124>
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d0a4      	beq.n	8006b36 <_strtod_l+0x7e>
 8006bec:	2301      	movs	r3, #1
 8006bee:	2500      	movs	r5, #0
 8006bf0:	220a      	movs	r2, #10
 8006bf2:	9307      	str	r3, [sp, #28]
 8006bf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006bf6:	9506      	str	r5, [sp, #24]
 8006bf8:	9308      	str	r3, [sp, #32]
 8006bfa:	9504      	str	r5, [sp, #16]
 8006bfc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006bfe:	7807      	ldrb	r7, [r0, #0]
 8006c00:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006c04:	b2d9      	uxtb	r1, r3
 8006c06:	2909      	cmp	r1, #9
 8006c08:	d929      	bls.n	8006c5e <_strtod_l+0x1a6>
 8006c0a:	4622      	mov	r2, r4
 8006c0c:	f8d8 1000 	ldr.w	r1, [r8]
 8006c10:	f002 ffef 	bl	8009bf2 <strncmp>
 8006c14:	2800      	cmp	r0, #0
 8006c16:	d031      	beq.n	8006c7c <_strtod_l+0x1c4>
 8006c18:	2000      	movs	r0, #0
 8006c1a:	463b      	mov	r3, r7
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	9c04      	ldr	r4, [sp, #16]
 8006c20:	9005      	str	r0, [sp, #20]
 8006c22:	2b65      	cmp	r3, #101	; 0x65
 8006c24:	d001      	beq.n	8006c2a <_strtod_l+0x172>
 8006c26:	2b45      	cmp	r3, #69	; 0x45
 8006c28:	d114      	bne.n	8006c54 <_strtod_l+0x19c>
 8006c2a:	b924      	cbnz	r4, 8006c36 <_strtod_l+0x17e>
 8006c2c:	b910      	cbnz	r0, 8006c34 <_strtod_l+0x17c>
 8006c2e:	9b07      	ldr	r3, [sp, #28]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d09e      	beq.n	8006b72 <_strtod_l+0xba>
 8006c34:	2400      	movs	r4, #0
 8006c36:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006c38:	1c73      	adds	r3, r6, #1
 8006c3a:	931b      	str	r3, [sp, #108]	; 0x6c
 8006c3c:	7873      	ldrb	r3, [r6, #1]
 8006c3e:	2b2b      	cmp	r3, #43	; 0x2b
 8006c40:	d078      	beq.n	8006d34 <_strtod_l+0x27c>
 8006c42:	2b2d      	cmp	r3, #45	; 0x2d
 8006c44:	d070      	beq.n	8006d28 <_strtod_l+0x270>
 8006c46:	f04f 0c00 	mov.w	ip, #0
 8006c4a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006c4e:	2f09      	cmp	r7, #9
 8006c50:	d97c      	bls.n	8006d4c <_strtod_l+0x294>
 8006c52:	961b      	str	r6, [sp, #108]	; 0x6c
 8006c54:	f04f 0e00 	mov.w	lr, #0
 8006c58:	e09a      	b.n	8006d90 <_strtod_l+0x2d8>
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	e7c7      	b.n	8006bee <_strtod_l+0x136>
 8006c5e:	9904      	ldr	r1, [sp, #16]
 8006c60:	3001      	adds	r0, #1
 8006c62:	2908      	cmp	r1, #8
 8006c64:	bfd7      	itett	le
 8006c66:	9906      	ldrle	r1, [sp, #24]
 8006c68:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006c6c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006c70:	9306      	strle	r3, [sp, #24]
 8006c72:	9b04      	ldr	r3, [sp, #16]
 8006c74:	901b      	str	r0, [sp, #108]	; 0x6c
 8006c76:	3301      	adds	r3, #1
 8006c78:	9304      	str	r3, [sp, #16]
 8006c7a:	e7bf      	b.n	8006bfc <_strtod_l+0x144>
 8006c7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006c7e:	191a      	adds	r2, r3, r4
 8006c80:	921b      	str	r2, [sp, #108]	; 0x6c
 8006c82:	9a04      	ldr	r2, [sp, #16]
 8006c84:	5d1b      	ldrb	r3, [r3, r4]
 8006c86:	2a00      	cmp	r2, #0
 8006c88:	d037      	beq.n	8006cfa <_strtod_l+0x242>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	9c04      	ldr	r4, [sp, #16]
 8006c8e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006c92:	2909      	cmp	r1, #9
 8006c94:	d913      	bls.n	8006cbe <_strtod_l+0x206>
 8006c96:	2101      	movs	r1, #1
 8006c98:	9105      	str	r1, [sp, #20]
 8006c9a:	e7c2      	b.n	8006c22 <_strtod_l+0x16a>
 8006c9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006c9e:	3001      	adds	r0, #1
 8006ca0:	1c5a      	adds	r2, r3, #1
 8006ca2:	921b      	str	r2, [sp, #108]	; 0x6c
 8006ca4:	785b      	ldrb	r3, [r3, #1]
 8006ca6:	2b30      	cmp	r3, #48	; 0x30
 8006ca8:	d0f8      	beq.n	8006c9c <_strtod_l+0x1e4>
 8006caa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006cae:	2a08      	cmp	r2, #8
 8006cb0:	f200 84f0 	bhi.w	8007694 <_strtod_l+0xbdc>
 8006cb4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006cb6:	9208      	str	r2, [sp, #32]
 8006cb8:	4602      	mov	r2, r0
 8006cba:	2000      	movs	r0, #0
 8006cbc:	4604      	mov	r4, r0
 8006cbe:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8006cc2:	f100 0101 	add.w	r1, r0, #1
 8006cc6:	d012      	beq.n	8006cee <_strtod_l+0x236>
 8006cc8:	440a      	add	r2, r1
 8006cca:	270a      	movs	r7, #10
 8006ccc:	4621      	mov	r1, r4
 8006cce:	eb00 0c04 	add.w	ip, r0, r4
 8006cd2:	458c      	cmp	ip, r1
 8006cd4:	d113      	bne.n	8006cfe <_strtod_l+0x246>
 8006cd6:	1821      	adds	r1, r4, r0
 8006cd8:	2908      	cmp	r1, #8
 8006cda:	f104 0401 	add.w	r4, r4, #1
 8006cde:	4404      	add	r4, r0
 8006ce0:	dc19      	bgt.n	8006d16 <_strtod_l+0x25e>
 8006ce2:	210a      	movs	r1, #10
 8006ce4:	9b06      	ldr	r3, [sp, #24]
 8006ce6:	fb01 e303 	mla	r3, r1, r3, lr
 8006cea:	9306      	str	r3, [sp, #24]
 8006cec:	2100      	movs	r1, #0
 8006cee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006cf0:	1c58      	adds	r0, r3, #1
 8006cf2:	901b      	str	r0, [sp, #108]	; 0x6c
 8006cf4:	785b      	ldrb	r3, [r3, #1]
 8006cf6:	4608      	mov	r0, r1
 8006cf8:	e7c9      	b.n	8006c8e <_strtod_l+0x1d6>
 8006cfa:	9804      	ldr	r0, [sp, #16]
 8006cfc:	e7d3      	b.n	8006ca6 <_strtod_l+0x1ee>
 8006cfe:	2908      	cmp	r1, #8
 8006d00:	f101 0101 	add.w	r1, r1, #1
 8006d04:	dc03      	bgt.n	8006d0e <_strtod_l+0x256>
 8006d06:	9b06      	ldr	r3, [sp, #24]
 8006d08:	437b      	muls	r3, r7
 8006d0a:	9306      	str	r3, [sp, #24]
 8006d0c:	e7e1      	b.n	8006cd2 <_strtod_l+0x21a>
 8006d0e:	2910      	cmp	r1, #16
 8006d10:	bfd8      	it	le
 8006d12:	437d      	mulle	r5, r7
 8006d14:	e7dd      	b.n	8006cd2 <_strtod_l+0x21a>
 8006d16:	2c10      	cmp	r4, #16
 8006d18:	bfdc      	itt	le
 8006d1a:	210a      	movle	r1, #10
 8006d1c:	fb01 e505 	mlale	r5, r1, r5, lr
 8006d20:	e7e4      	b.n	8006cec <_strtod_l+0x234>
 8006d22:	2301      	movs	r3, #1
 8006d24:	9305      	str	r3, [sp, #20]
 8006d26:	e781      	b.n	8006c2c <_strtod_l+0x174>
 8006d28:	f04f 0c01 	mov.w	ip, #1
 8006d2c:	1cb3      	adds	r3, r6, #2
 8006d2e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006d30:	78b3      	ldrb	r3, [r6, #2]
 8006d32:	e78a      	b.n	8006c4a <_strtod_l+0x192>
 8006d34:	f04f 0c00 	mov.w	ip, #0
 8006d38:	e7f8      	b.n	8006d2c <_strtod_l+0x274>
 8006d3a:	bf00      	nop
 8006d3c:	0800a200 	.word	0x0800a200
 8006d40:	7ff00000 	.word	0x7ff00000
 8006d44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d46:	1c5f      	adds	r7, r3, #1
 8006d48:	971b      	str	r7, [sp, #108]	; 0x6c
 8006d4a:	785b      	ldrb	r3, [r3, #1]
 8006d4c:	2b30      	cmp	r3, #48	; 0x30
 8006d4e:	d0f9      	beq.n	8006d44 <_strtod_l+0x28c>
 8006d50:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8006d54:	2f08      	cmp	r7, #8
 8006d56:	f63f af7d 	bhi.w	8006c54 <_strtod_l+0x19c>
 8006d5a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006d5e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d60:	9309      	str	r3, [sp, #36]	; 0x24
 8006d62:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d64:	1c5f      	adds	r7, r3, #1
 8006d66:	971b      	str	r7, [sp, #108]	; 0x6c
 8006d68:	785b      	ldrb	r3, [r3, #1]
 8006d6a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8006d6e:	f1b8 0f09 	cmp.w	r8, #9
 8006d72:	d937      	bls.n	8006de4 <_strtod_l+0x32c>
 8006d74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d76:	1a7f      	subs	r7, r7, r1
 8006d78:	2f08      	cmp	r7, #8
 8006d7a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006d7e:	dc37      	bgt.n	8006df0 <_strtod_l+0x338>
 8006d80:	45be      	cmp	lr, r7
 8006d82:	bfa8      	it	ge
 8006d84:	46be      	movge	lr, r7
 8006d86:	f1bc 0f00 	cmp.w	ip, #0
 8006d8a:	d001      	beq.n	8006d90 <_strtod_l+0x2d8>
 8006d8c:	f1ce 0e00 	rsb	lr, lr, #0
 8006d90:	2c00      	cmp	r4, #0
 8006d92:	d151      	bne.n	8006e38 <_strtod_l+0x380>
 8006d94:	2800      	cmp	r0, #0
 8006d96:	f47f aece 	bne.w	8006b36 <_strtod_l+0x7e>
 8006d9a:	9a07      	ldr	r2, [sp, #28]
 8006d9c:	2a00      	cmp	r2, #0
 8006d9e:	f47f aeca 	bne.w	8006b36 <_strtod_l+0x7e>
 8006da2:	9a05      	ldr	r2, [sp, #20]
 8006da4:	2a00      	cmp	r2, #0
 8006da6:	f47f aee4 	bne.w	8006b72 <_strtod_l+0xba>
 8006daa:	2b4e      	cmp	r3, #78	; 0x4e
 8006dac:	d027      	beq.n	8006dfe <_strtod_l+0x346>
 8006dae:	dc21      	bgt.n	8006df4 <_strtod_l+0x33c>
 8006db0:	2b49      	cmp	r3, #73	; 0x49
 8006db2:	f47f aede 	bne.w	8006b72 <_strtod_l+0xba>
 8006db6:	49a4      	ldr	r1, [pc, #656]	; (8007048 <_strtod_l+0x590>)
 8006db8:	a81b      	add	r0, sp, #108	; 0x6c
 8006dba:	f001 feab 	bl	8008b14 <__match>
 8006dbe:	2800      	cmp	r0, #0
 8006dc0:	f43f aed7 	beq.w	8006b72 <_strtod_l+0xba>
 8006dc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006dc6:	49a1      	ldr	r1, [pc, #644]	; (800704c <_strtod_l+0x594>)
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	a81b      	add	r0, sp, #108	; 0x6c
 8006dcc:	931b      	str	r3, [sp, #108]	; 0x6c
 8006dce:	f001 fea1 	bl	8008b14 <__match>
 8006dd2:	b910      	cbnz	r0, 8006dda <_strtod_l+0x322>
 8006dd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	931b      	str	r3, [sp, #108]	; 0x6c
 8006dda:	f8df a284 	ldr.w	sl, [pc, #644]	; 8007060 <_strtod_l+0x5a8>
 8006dde:	f04f 0900 	mov.w	r9, #0
 8006de2:	e6a8      	b.n	8006b36 <_strtod_l+0x7e>
 8006de4:	210a      	movs	r1, #10
 8006de6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006dea:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006dee:	e7b8      	b.n	8006d62 <_strtod_l+0x2aa>
 8006df0:	46be      	mov	lr, r7
 8006df2:	e7c8      	b.n	8006d86 <_strtod_l+0x2ce>
 8006df4:	2b69      	cmp	r3, #105	; 0x69
 8006df6:	d0de      	beq.n	8006db6 <_strtod_l+0x2fe>
 8006df8:	2b6e      	cmp	r3, #110	; 0x6e
 8006dfa:	f47f aeba 	bne.w	8006b72 <_strtod_l+0xba>
 8006dfe:	4994      	ldr	r1, [pc, #592]	; (8007050 <_strtod_l+0x598>)
 8006e00:	a81b      	add	r0, sp, #108	; 0x6c
 8006e02:	f001 fe87 	bl	8008b14 <__match>
 8006e06:	2800      	cmp	r0, #0
 8006e08:	f43f aeb3 	beq.w	8006b72 <_strtod_l+0xba>
 8006e0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	2b28      	cmp	r3, #40	; 0x28
 8006e12:	d10e      	bne.n	8006e32 <_strtod_l+0x37a>
 8006e14:	aa1e      	add	r2, sp, #120	; 0x78
 8006e16:	498f      	ldr	r1, [pc, #572]	; (8007054 <_strtod_l+0x59c>)
 8006e18:	a81b      	add	r0, sp, #108	; 0x6c
 8006e1a:	f001 fe8f 	bl	8008b3c <__hexnan>
 8006e1e:	2805      	cmp	r0, #5
 8006e20:	d107      	bne.n	8006e32 <_strtod_l+0x37a>
 8006e22:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006e24:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8006e28:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8006e2c:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8006e30:	e681      	b.n	8006b36 <_strtod_l+0x7e>
 8006e32:	f8df a234 	ldr.w	sl, [pc, #564]	; 8007068 <_strtod_l+0x5b0>
 8006e36:	e7d2      	b.n	8006dde <_strtod_l+0x326>
 8006e38:	ebae 0302 	sub.w	r3, lr, r2
 8006e3c:	9307      	str	r3, [sp, #28]
 8006e3e:	9b04      	ldr	r3, [sp, #16]
 8006e40:	9806      	ldr	r0, [sp, #24]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	bf08      	it	eq
 8006e46:	4623      	moveq	r3, r4
 8006e48:	2c10      	cmp	r4, #16
 8006e4a:	9304      	str	r3, [sp, #16]
 8006e4c:	46a0      	mov	r8, r4
 8006e4e:	bfa8      	it	ge
 8006e50:	f04f 0810 	movge.w	r8, #16
 8006e54:	f7f9 fac6 	bl	80003e4 <__aeabi_ui2d>
 8006e58:	2c09      	cmp	r4, #9
 8006e5a:	4681      	mov	r9, r0
 8006e5c:	468a      	mov	sl, r1
 8006e5e:	dc13      	bgt.n	8006e88 <_strtod_l+0x3d0>
 8006e60:	9b07      	ldr	r3, [sp, #28]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	f43f ae67 	beq.w	8006b36 <_strtod_l+0x7e>
 8006e68:	9b07      	ldr	r3, [sp, #28]
 8006e6a:	dd7e      	ble.n	8006f6a <_strtod_l+0x4b2>
 8006e6c:	2b16      	cmp	r3, #22
 8006e6e:	dc65      	bgt.n	8006f3c <_strtod_l+0x484>
 8006e70:	4a79      	ldr	r2, [pc, #484]	; (8007058 <_strtod_l+0x5a0>)
 8006e72:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8006e76:	464a      	mov	r2, r9
 8006e78:	e9de 0100 	ldrd	r0, r1, [lr]
 8006e7c:	4653      	mov	r3, sl
 8006e7e:	f7f9 fb2b 	bl	80004d8 <__aeabi_dmul>
 8006e82:	4681      	mov	r9, r0
 8006e84:	468a      	mov	sl, r1
 8006e86:	e656      	b.n	8006b36 <_strtod_l+0x7e>
 8006e88:	4b73      	ldr	r3, [pc, #460]	; (8007058 <_strtod_l+0x5a0>)
 8006e8a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006e8e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006e92:	f7f9 fb21 	bl	80004d8 <__aeabi_dmul>
 8006e96:	4606      	mov	r6, r0
 8006e98:	4628      	mov	r0, r5
 8006e9a:	460f      	mov	r7, r1
 8006e9c:	f7f9 faa2 	bl	80003e4 <__aeabi_ui2d>
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	460b      	mov	r3, r1
 8006ea4:	4630      	mov	r0, r6
 8006ea6:	4639      	mov	r1, r7
 8006ea8:	f7f9 f960 	bl	800016c <__adddf3>
 8006eac:	2c0f      	cmp	r4, #15
 8006eae:	4681      	mov	r9, r0
 8006eb0:	468a      	mov	sl, r1
 8006eb2:	ddd5      	ble.n	8006e60 <_strtod_l+0x3a8>
 8006eb4:	9b07      	ldr	r3, [sp, #28]
 8006eb6:	eba4 0808 	sub.w	r8, r4, r8
 8006eba:	4498      	add	r8, r3
 8006ebc:	f1b8 0f00 	cmp.w	r8, #0
 8006ec0:	f340 809a 	ble.w	8006ff8 <_strtod_l+0x540>
 8006ec4:	f018 030f 	ands.w	r3, r8, #15
 8006ec8:	d00a      	beq.n	8006ee0 <_strtod_l+0x428>
 8006eca:	4963      	ldr	r1, [pc, #396]	; (8007058 <_strtod_l+0x5a0>)
 8006ecc:	464a      	mov	r2, r9
 8006ece:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ed2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ed6:	4653      	mov	r3, sl
 8006ed8:	f7f9 fafe 	bl	80004d8 <__aeabi_dmul>
 8006edc:	4681      	mov	r9, r0
 8006ede:	468a      	mov	sl, r1
 8006ee0:	f038 080f 	bics.w	r8, r8, #15
 8006ee4:	d077      	beq.n	8006fd6 <_strtod_l+0x51e>
 8006ee6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006eea:	dd4b      	ble.n	8006f84 <_strtod_l+0x4cc>
 8006eec:	f04f 0800 	mov.w	r8, #0
 8006ef0:	f8cd 8010 	str.w	r8, [sp, #16]
 8006ef4:	f8cd 8020 	str.w	r8, [sp, #32]
 8006ef8:	f8cd 8018 	str.w	r8, [sp, #24]
 8006efc:	2322      	movs	r3, #34	; 0x22
 8006efe:	f04f 0900 	mov.w	r9, #0
 8006f02:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8007060 <_strtod_l+0x5a8>
 8006f06:	f8cb 3000 	str.w	r3, [fp]
 8006f0a:	9b08      	ldr	r3, [sp, #32]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	f43f ae12 	beq.w	8006b36 <_strtod_l+0x7e>
 8006f12:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006f14:	4658      	mov	r0, fp
 8006f16:	f001 ff11 	bl	8008d3c <_Bfree>
 8006f1a:	9906      	ldr	r1, [sp, #24]
 8006f1c:	4658      	mov	r0, fp
 8006f1e:	f001 ff0d 	bl	8008d3c <_Bfree>
 8006f22:	9904      	ldr	r1, [sp, #16]
 8006f24:	4658      	mov	r0, fp
 8006f26:	f001 ff09 	bl	8008d3c <_Bfree>
 8006f2a:	9908      	ldr	r1, [sp, #32]
 8006f2c:	4658      	mov	r0, fp
 8006f2e:	f001 ff05 	bl	8008d3c <_Bfree>
 8006f32:	4641      	mov	r1, r8
 8006f34:	4658      	mov	r0, fp
 8006f36:	f001 ff01 	bl	8008d3c <_Bfree>
 8006f3a:	e5fc      	b.n	8006b36 <_strtod_l+0x7e>
 8006f3c:	9a07      	ldr	r2, [sp, #28]
 8006f3e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006f42:	4293      	cmp	r3, r2
 8006f44:	dbb6      	blt.n	8006eb4 <_strtod_l+0x3fc>
 8006f46:	4d44      	ldr	r5, [pc, #272]	; (8007058 <_strtod_l+0x5a0>)
 8006f48:	f1c4 040f 	rsb	r4, r4, #15
 8006f4c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006f50:	464a      	mov	r2, r9
 8006f52:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f56:	4653      	mov	r3, sl
 8006f58:	f7f9 fabe 	bl	80004d8 <__aeabi_dmul>
 8006f5c:	9b07      	ldr	r3, [sp, #28]
 8006f5e:	1b1c      	subs	r4, r3, r4
 8006f60:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006f64:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f68:	e789      	b.n	8006e7e <_strtod_l+0x3c6>
 8006f6a:	f113 0f16 	cmn.w	r3, #22
 8006f6e:	dba1      	blt.n	8006eb4 <_strtod_l+0x3fc>
 8006f70:	4a39      	ldr	r2, [pc, #228]	; (8007058 <_strtod_l+0x5a0>)
 8006f72:	4648      	mov	r0, r9
 8006f74:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8006f78:	e9d2 2300 	ldrd	r2, r3, [r2]
 8006f7c:	4651      	mov	r1, sl
 8006f7e:	f7f9 fbd5 	bl	800072c <__aeabi_ddiv>
 8006f82:	e77e      	b.n	8006e82 <_strtod_l+0x3ca>
 8006f84:	2300      	movs	r3, #0
 8006f86:	4648      	mov	r0, r9
 8006f88:	4651      	mov	r1, sl
 8006f8a:	461d      	mov	r5, r3
 8006f8c:	4e33      	ldr	r6, [pc, #204]	; (800705c <_strtod_l+0x5a4>)
 8006f8e:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006f92:	f1b8 0f01 	cmp.w	r8, #1
 8006f96:	dc21      	bgt.n	8006fdc <_strtod_l+0x524>
 8006f98:	b10b      	cbz	r3, 8006f9e <_strtod_l+0x4e6>
 8006f9a:	4681      	mov	r9, r0
 8006f9c:	468a      	mov	sl, r1
 8006f9e:	4b2f      	ldr	r3, [pc, #188]	; (800705c <_strtod_l+0x5a4>)
 8006fa0:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 8006fa4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006fa8:	464a      	mov	r2, r9
 8006faa:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006fae:	4653      	mov	r3, sl
 8006fb0:	f7f9 fa92 	bl	80004d8 <__aeabi_dmul>
 8006fb4:	4b2a      	ldr	r3, [pc, #168]	; (8007060 <_strtod_l+0x5a8>)
 8006fb6:	460a      	mov	r2, r1
 8006fb8:	400b      	ands	r3, r1
 8006fba:	492a      	ldr	r1, [pc, #168]	; (8007064 <_strtod_l+0x5ac>)
 8006fbc:	4681      	mov	r9, r0
 8006fbe:	428b      	cmp	r3, r1
 8006fc0:	d894      	bhi.n	8006eec <_strtod_l+0x434>
 8006fc2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006fc6:	428b      	cmp	r3, r1
 8006fc8:	bf86      	itte	hi
 8006fca:	f04f 39ff 	movhi.w	r9, #4294967295
 8006fce:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 800706c <_strtod_l+0x5b4>
 8006fd2:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	9305      	str	r3, [sp, #20]
 8006fda:	e07b      	b.n	80070d4 <_strtod_l+0x61c>
 8006fdc:	f018 0f01 	tst.w	r8, #1
 8006fe0:	d006      	beq.n	8006ff0 <_strtod_l+0x538>
 8006fe2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8006fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fea:	f7f9 fa75 	bl	80004d8 <__aeabi_dmul>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	3501      	adds	r5, #1
 8006ff2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006ff6:	e7cc      	b.n	8006f92 <_strtod_l+0x4da>
 8006ff8:	d0ed      	beq.n	8006fd6 <_strtod_l+0x51e>
 8006ffa:	f1c8 0800 	rsb	r8, r8, #0
 8006ffe:	f018 020f 	ands.w	r2, r8, #15
 8007002:	d00a      	beq.n	800701a <_strtod_l+0x562>
 8007004:	4b14      	ldr	r3, [pc, #80]	; (8007058 <_strtod_l+0x5a0>)
 8007006:	4648      	mov	r0, r9
 8007008:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800700c:	4651      	mov	r1, sl
 800700e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007012:	f7f9 fb8b 	bl	800072c <__aeabi_ddiv>
 8007016:	4681      	mov	r9, r0
 8007018:	468a      	mov	sl, r1
 800701a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800701e:	d0da      	beq.n	8006fd6 <_strtod_l+0x51e>
 8007020:	f1b8 0f1f 	cmp.w	r8, #31
 8007024:	dd24      	ble.n	8007070 <_strtod_l+0x5b8>
 8007026:	f04f 0800 	mov.w	r8, #0
 800702a:	f8cd 8010 	str.w	r8, [sp, #16]
 800702e:	f8cd 8020 	str.w	r8, [sp, #32]
 8007032:	f8cd 8018 	str.w	r8, [sp, #24]
 8007036:	2322      	movs	r3, #34	; 0x22
 8007038:	f04f 0900 	mov.w	r9, #0
 800703c:	f04f 0a00 	mov.w	sl, #0
 8007040:	f8cb 3000 	str.w	r3, [fp]
 8007044:	e761      	b.n	8006f0a <_strtod_l+0x452>
 8007046:	bf00      	nop
 8007048:	0800a1c9 	.word	0x0800a1c9
 800704c:	0800a253 	.word	0x0800a253
 8007050:	0800a1d1 	.word	0x0800a1d1
 8007054:	0800a214 	.word	0x0800a214
 8007058:	0800a2f8 	.word	0x0800a2f8
 800705c:	0800a2d0 	.word	0x0800a2d0
 8007060:	7ff00000 	.word	0x7ff00000
 8007064:	7ca00000 	.word	0x7ca00000
 8007068:	fff80000 	.word	0xfff80000
 800706c:	7fefffff 	.word	0x7fefffff
 8007070:	f018 0310 	ands.w	r3, r8, #16
 8007074:	bf18      	it	ne
 8007076:	236a      	movne	r3, #106	; 0x6a
 8007078:	4648      	mov	r0, r9
 800707a:	9305      	str	r3, [sp, #20]
 800707c:	4651      	mov	r1, sl
 800707e:	2300      	movs	r3, #0
 8007080:	4da1      	ldr	r5, [pc, #644]	; (8007308 <_strtod_l+0x850>)
 8007082:	f1b8 0f00 	cmp.w	r8, #0
 8007086:	f300 8113 	bgt.w	80072b0 <_strtod_l+0x7f8>
 800708a:	b10b      	cbz	r3, 8007090 <_strtod_l+0x5d8>
 800708c:	4681      	mov	r9, r0
 800708e:	468a      	mov	sl, r1
 8007090:	9b05      	ldr	r3, [sp, #20]
 8007092:	b1bb      	cbz	r3, 80070c4 <_strtod_l+0x60c>
 8007094:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8007098:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800709c:	2b00      	cmp	r3, #0
 800709e:	4651      	mov	r1, sl
 80070a0:	dd10      	ble.n	80070c4 <_strtod_l+0x60c>
 80070a2:	2b1f      	cmp	r3, #31
 80070a4:	f340 8110 	ble.w	80072c8 <_strtod_l+0x810>
 80070a8:	2b34      	cmp	r3, #52	; 0x34
 80070aa:	bfd8      	it	le
 80070ac:	f04f 32ff 	movle.w	r2, #4294967295
 80070b0:	f04f 0900 	mov.w	r9, #0
 80070b4:	bfcf      	iteee	gt
 80070b6:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 80070ba:	3b20      	suble	r3, #32
 80070bc:	fa02 f303 	lslle.w	r3, r2, r3
 80070c0:	ea03 0a01 	andle.w	sl, r3, r1
 80070c4:	2200      	movs	r2, #0
 80070c6:	2300      	movs	r3, #0
 80070c8:	4648      	mov	r0, r9
 80070ca:	4651      	mov	r1, sl
 80070cc:	f7f9 fc6c 	bl	80009a8 <__aeabi_dcmpeq>
 80070d0:	2800      	cmp	r0, #0
 80070d2:	d1a8      	bne.n	8007026 <_strtod_l+0x56e>
 80070d4:	9b06      	ldr	r3, [sp, #24]
 80070d6:	9a04      	ldr	r2, [sp, #16]
 80070d8:	9300      	str	r3, [sp, #0]
 80070da:	9908      	ldr	r1, [sp, #32]
 80070dc:	4623      	mov	r3, r4
 80070de:	4658      	mov	r0, fp
 80070e0:	f001 fe7e 	bl	8008de0 <__s2b>
 80070e4:	9008      	str	r0, [sp, #32]
 80070e6:	2800      	cmp	r0, #0
 80070e8:	f43f af00 	beq.w	8006eec <_strtod_l+0x434>
 80070ec:	9a07      	ldr	r2, [sp, #28]
 80070ee:	9b07      	ldr	r3, [sp, #28]
 80070f0:	2a00      	cmp	r2, #0
 80070f2:	f1c3 0300 	rsb	r3, r3, #0
 80070f6:	bfa8      	it	ge
 80070f8:	2300      	movge	r3, #0
 80070fa:	f04f 0800 	mov.w	r8, #0
 80070fe:	930e      	str	r3, [sp, #56]	; 0x38
 8007100:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007104:	9316      	str	r3, [sp, #88]	; 0x58
 8007106:	f8cd 8010 	str.w	r8, [sp, #16]
 800710a:	9b08      	ldr	r3, [sp, #32]
 800710c:	4658      	mov	r0, fp
 800710e:	6859      	ldr	r1, [r3, #4]
 8007110:	f001 fde0 	bl	8008cd4 <_Balloc>
 8007114:	9006      	str	r0, [sp, #24]
 8007116:	2800      	cmp	r0, #0
 8007118:	f43f aef0 	beq.w	8006efc <_strtod_l+0x444>
 800711c:	9b08      	ldr	r3, [sp, #32]
 800711e:	300c      	adds	r0, #12
 8007120:	691a      	ldr	r2, [r3, #16]
 8007122:	f103 010c 	add.w	r1, r3, #12
 8007126:	3202      	adds	r2, #2
 8007128:	0092      	lsls	r2, r2, #2
 800712a:	f7fe fe23 	bl	8005d74 <memcpy>
 800712e:	ab1e      	add	r3, sp, #120	; 0x78
 8007130:	9301      	str	r3, [sp, #4]
 8007132:	ab1d      	add	r3, sp, #116	; 0x74
 8007134:	9300      	str	r3, [sp, #0]
 8007136:	464a      	mov	r2, r9
 8007138:	4653      	mov	r3, sl
 800713a:	4658      	mov	r0, fp
 800713c:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8007140:	f002 f908 	bl	8009354 <__d2b>
 8007144:	901c      	str	r0, [sp, #112]	; 0x70
 8007146:	2800      	cmp	r0, #0
 8007148:	f43f aed8 	beq.w	8006efc <_strtod_l+0x444>
 800714c:	2101      	movs	r1, #1
 800714e:	4658      	mov	r0, fp
 8007150:	f001 fed2 	bl	8008ef8 <__i2b>
 8007154:	9004      	str	r0, [sp, #16]
 8007156:	4603      	mov	r3, r0
 8007158:	2800      	cmp	r0, #0
 800715a:	f43f aecf 	beq.w	8006efc <_strtod_l+0x444>
 800715e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8007160:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007162:	2d00      	cmp	r5, #0
 8007164:	bfab      	itete	ge
 8007166:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007168:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800716a:	18ee      	addge	r6, r5, r3
 800716c:	1b5c      	sublt	r4, r3, r5
 800716e:	9b05      	ldr	r3, [sp, #20]
 8007170:	bfa8      	it	ge
 8007172:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8007174:	eba5 0503 	sub.w	r5, r5, r3
 8007178:	4415      	add	r5, r2
 800717a:	4b64      	ldr	r3, [pc, #400]	; (800730c <_strtod_l+0x854>)
 800717c:	f105 35ff 	add.w	r5, r5, #4294967295
 8007180:	bfb8      	it	lt
 8007182:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8007184:	429d      	cmp	r5, r3
 8007186:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800718a:	f280 80af 	bge.w	80072ec <_strtod_l+0x834>
 800718e:	1b5b      	subs	r3, r3, r5
 8007190:	2b1f      	cmp	r3, #31
 8007192:	eba2 0203 	sub.w	r2, r2, r3
 8007196:	f04f 0701 	mov.w	r7, #1
 800719a:	f300 809c 	bgt.w	80072d6 <_strtod_l+0x81e>
 800719e:	2500      	movs	r5, #0
 80071a0:	fa07 f303 	lsl.w	r3, r7, r3
 80071a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80071a6:	18b7      	adds	r7, r6, r2
 80071a8:	9b05      	ldr	r3, [sp, #20]
 80071aa:	42be      	cmp	r6, r7
 80071ac:	4414      	add	r4, r2
 80071ae:	441c      	add	r4, r3
 80071b0:	4633      	mov	r3, r6
 80071b2:	bfa8      	it	ge
 80071b4:	463b      	movge	r3, r7
 80071b6:	42a3      	cmp	r3, r4
 80071b8:	bfa8      	it	ge
 80071ba:	4623      	movge	r3, r4
 80071bc:	2b00      	cmp	r3, #0
 80071be:	bfc2      	ittt	gt
 80071c0:	1aff      	subgt	r7, r7, r3
 80071c2:	1ae4      	subgt	r4, r4, r3
 80071c4:	1af6      	subgt	r6, r6, r3
 80071c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071c8:	b1bb      	cbz	r3, 80071fa <_strtod_l+0x742>
 80071ca:	461a      	mov	r2, r3
 80071cc:	9904      	ldr	r1, [sp, #16]
 80071ce:	4658      	mov	r0, fp
 80071d0:	f001 ff30 	bl	8009034 <__pow5mult>
 80071d4:	9004      	str	r0, [sp, #16]
 80071d6:	2800      	cmp	r0, #0
 80071d8:	f43f ae90 	beq.w	8006efc <_strtod_l+0x444>
 80071dc:	4601      	mov	r1, r0
 80071de:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80071e0:	4658      	mov	r0, fp
 80071e2:	f001 fe92 	bl	8008f0a <__multiply>
 80071e6:	9009      	str	r0, [sp, #36]	; 0x24
 80071e8:	2800      	cmp	r0, #0
 80071ea:	f43f ae87 	beq.w	8006efc <_strtod_l+0x444>
 80071ee:	991c      	ldr	r1, [sp, #112]	; 0x70
 80071f0:	4658      	mov	r0, fp
 80071f2:	f001 fda3 	bl	8008d3c <_Bfree>
 80071f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071f8:	931c      	str	r3, [sp, #112]	; 0x70
 80071fa:	2f00      	cmp	r7, #0
 80071fc:	dc7a      	bgt.n	80072f4 <_strtod_l+0x83c>
 80071fe:	9b07      	ldr	r3, [sp, #28]
 8007200:	2b00      	cmp	r3, #0
 8007202:	dd08      	ble.n	8007216 <_strtod_l+0x75e>
 8007204:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007206:	9906      	ldr	r1, [sp, #24]
 8007208:	4658      	mov	r0, fp
 800720a:	f001 ff13 	bl	8009034 <__pow5mult>
 800720e:	9006      	str	r0, [sp, #24]
 8007210:	2800      	cmp	r0, #0
 8007212:	f43f ae73 	beq.w	8006efc <_strtod_l+0x444>
 8007216:	2c00      	cmp	r4, #0
 8007218:	dd08      	ble.n	800722c <_strtod_l+0x774>
 800721a:	4622      	mov	r2, r4
 800721c:	9906      	ldr	r1, [sp, #24]
 800721e:	4658      	mov	r0, fp
 8007220:	f001 ff56 	bl	80090d0 <__lshift>
 8007224:	9006      	str	r0, [sp, #24]
 8007226:	2800      	cmp	r0, #0
 8007228:	f43f ae68 	beq.w	8006efc <_strtod_l+0x444>
 800722c:	2e00      	cmp	r6, #0
 800722e:	dd08      	ble.n	8007242 <_strtod_l+0x78a>
 8007230:	4632      	mov	r2, r6
 8007232:	9904      	ldr	r1, [sp, #16]
 8007234:	4658      	mov	r0, fp
 8007236:	f001 ff4b 	bl	80090d0 <__lshift>
 800723a:	9004      	str	r0, [sp, #16]
 800723c:	2800      	cmp	r0, #0
 800723e:	f43f ae5d 	beq.w	8006efc <_strtod_l+0x444>
 8007242:	9a06      	ldr	r2, [sp, #24]
 8007244:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007246:	4658      	mov	r0, fp
 8007248:	f001 ffb0 	bl	80091ac <__mdiff>
 800724c:	4680      	mov	r8, r0
 800724e:	2800      	cmp	r0, #0
 8007250:	f43f ae54 	beq.w	8006efc <_strtod_l+0x444>
 8007254:	2400      	movs	r4, #0
 8007256:	68c3      	ldr	r3, [r0, #12]
 8007258:	9904      	ldr	r1, [sp, #16]
 800725a:	60c4      	str	r4, [r0, #12]
 800725c:	930c      	str	r3, [sp, #48]	; 0x30
 800725e:	f001 ff8b 	bl	8009178 <__mcmp>
 8007262:	42a0      	cmp	r0, r4
 8007264:	da54      	bge.n	8007310 <_strtod_l+0x858>
 8007266:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007268:	b9f3      	cbnz	r3, 80072a8 <_strtod_l+0x7f0>
 800726a:	f1b9 0f00 	cmp.w	r9, #0
 800726e:	d11b      	bne.n	80072a8 <_strtod_l+0x7f0>
 8007270:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8007274:	b9c3      	cbnz	r3, 80072a8 <_strtod_l+0x7f0>
 8007276:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800727a:	0d1b      	lsrs	r3, r3, #20
 800727c:	051b      	lsls	r3, r3, #20
 800727e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007282:	d911      	bls.n	80072a8 <_strtod_l+0x7f0>
 8007284:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8007288:	b91b      	cbnz	r3, 8007292 <_strtod_l+0x7da>
 800728a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800728e:	2b01      	cmp	r3, #1
 8007290:	dd0a      	ble.n	80072a8 <_strtod_l+0x7f0>
 8007292:	4641      	mov	r1, r8
 8007294:	2201      	movs	r2, #1
 8007296:	4658      	mov	r0, fp
 8007298:	f001 ff1a 	bl	80090d0 <__lshift>
 800729c:	9904      	ldr	r1, [sp, #16]
 800729e:	4680      	mov	r8, r0
 80072a0:	f001 ff6a 	bl	8009178 <__mcmp>
 80072a4:	2800      	cmp	r0, #0
 80072a6:	dc68      	bgt.n	800737a <_strtod_l+0x8c2>
 80072a8:	9b05      	ldr	r3, [sp, #20]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d172      	bne.n	8007394 <_strtod_l+0x8dc>
 80072ae:	e630      	b.n	8006f12 <_strtod_l+0x45a>
 80072b0:	f018 0f01 	tst.w	r8, #1
 80072b4:	d004      	beq.n	80072c0 <_strtod_l+0x808>
 80072b6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80072ba:	f7f9 f90d 	bl	80004d8 <__aeabi_dmul>
 80072be:	2301      	movs	r3, #1
 80072c0:	ea4f 0868 	mov.w	r8, r8, asr #1
 80072c4:	3508      	adds	r5, #8
 80072c6:	e6dc      	b.n	8007082 <_strtod_l+0x5ca>
 80072c8:	f04f 32ff 	mov.w	r2, #4294967295
 80072cc:	fa02 f303 	lsl.w	r3, r2, r3
 80072d0:	ea03 0909 	and.w	r9, r3, r9
 80072d4:	e6f6      	b.n	80070c4 <_strtod_l+0x60c>
 80072d6:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80072da:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80072de:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80072e2:	35e2      	adds	r5, #226	; 0xe2
 80072e4:	fa07 f505 	lsl.w	r5, r7, r5
 80072e8:	970f      	str	r7, [sp, #60]	; 0x3c
 80072ea:	e75c      	b.n	80071a6 <_strtod_l+0x6ee>
 80072ec:	2301      	movs	r3, #1
 80072ee:	2500      	movs	r5, #0
 80072f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80072f2:	e758      	b.n	80071a6 <_strtod_l+0x6ee>
 80072f4:	463a      	mov	r2, r7
 80072f6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80072f8:	4658      	mov	r0, fp
 80072fa:	f001 fee9 	bl	80090d0 <__lshift>
 80072fe:	901c      	str	r0, [sp, #112]	; 0x70
 8007300:	2800      	cmp	r0, #0
 8007302:	f47f af7c 	bne.w	80071fe <_strtod_l+0x746>
 8007306:	e5f9      	b.n	8006efc <_strtod_l+0x444>
 8007308:	0800a228 	.word	0x0800a228
 800730c:	fffffc02 	.word	0xfffffc02
 8007310:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007314:	f040 8089 	bne.w	800742a <_strtod_l+0x972>
 8007318:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800731a:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800731e:	b342      	cbz	r2, 8007372 <_strtod_l+0x8ba>
 8007320:	4aaf      	ldr	r2, [pc, #700]	; (80075e0 <_strtod_l+0xb28>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d156      	bne.n	80073d4 <_strtod_l+0x91c>
 8007326:	9b05      	ldr	r3, [sp, #20]
 8007328:	4648      	mov	r0, r9
 800732a:	b1eb      	cbz	r3, 8007368 <_strtod_l+0x8b0>
 800732c:	4653      	mov	r3, sl
 800732e:	4aad      	ldr	r2, [pc, #692]	; (80075e4 <_strtod_l+0xb2c>)
 8007330:	f04f 31ff 	mov.w	r1, #4294967295
 8007334:	401a      	ands	r2, r3
 8007336:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800733a:	d818      	bhi.n	800736e <_strtod_l+0x8b6>
 800733c:	0d12      	lsrs	r2, r2, #20
 800733e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007342:	fa01 f303 	lsl.w	r3, r1, r3
 8007346:	4298      	cmp	r0, r3
 8007348:	d144      	bne.n	80073d4 <_strtod_l+0x91c>
 800734a:	4ba7      	ldr	r3, [pc, #668]	; (80075e8 <_strtod_l+0xb30>)
 800734c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800734e:	429a      	cmp	r2, r3
 8007350:	d102      	bne.n	8007358 <_strtod_l+0x8a0>
 8007352:	3001      	adds	r0, #1
 8007354:	f43f add2 	beq.w	8006efc <_strtod_l+0x444>
 8007358:	4ba2      	ldr	r3, [pc, #648]	; (80075e4 <_strtod_l+0xb2c>)
 800735a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800735c:	f04f 0900 	mov.w	r9, #0
 8007360:	401a      	ands	r2, r3
 8007362:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8007366:	e79f      	b.n	80072a8 <_strtod_l+0x7f0>
 8007368:	f04f 33ff 	mov.w	r3, #4294967295
 800736c:	e7eb      	b.n	8007346 <_strtod_l+0x88e>
 800736e:	460b      	mov	r3, r1
 8007370:	e7e9      	b.n	8007346 <_strtod_l+0x88e>
 8007372:	bb7b      	cbnz	r3, 80073d4 <_strtod_l+0x91c>
 8007374:	f1b9 0f00 	cmp.w	r9, #0
 8007378:	d12c      	bne.n	80073d4 <_strtod_l+0x91c>
 800737a:	9905      	ldr	r1, [sp, #20]
 800737c:	4653      	mov	r3, sl
 800737e:	4a99      	ldr	r2, [pc, #612]	; (80075e4 <_strtod_l+0xb2c>)
 8007380:	b1f1      	cbz	r1, 80073c0 <_strtod_l+0x908>
 8007382:	ea02 010a 	and.w	r1, r2, sl
 8007386:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800738a:	dc19      	bgt.n	80073c0 <_strtod_l+0x908>
 800738c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007390:	f77f ae51 	ble.w	8007036 <_strtod_l+0x57e>
 8007394:	2300      	movs	r3, #0
 8007396:	4a95      	ldr	r2, [pc, #596]	; (80075ec <_strtod_l+0xb34>)
 8007398:	4648      	mov	r0, r9
 800739a:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800739e:	4651      	mov	r1, sl
 80073a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80073a4:	f7f9 f898 	bl	80004d8 <__aeabi_dmul>
 80073a8:	4681      	mov	r9, r0
 80073aa:	468a      	mov	sl, r1
 80073ac:	2900      	cmp	r1, #0
 80073ae:	f47f adb0 	bne.w	8006f12 <_strtod_l+0x45a>
 80073b2:	2800      	cmp	r0, #0
 80073b4:	f47f adad 	bne.w	8006f12 <_strtod_l+0x45a>
 80073b8:	2322      	movs	r3, #34	; 0x22
 80073ba:	f8cb 3000 	str.w	r3, [fp]
 80073be:	e5a8      	b.n	8006f12 <_strtod_l+0x45a>
 80073c0:	4013      	ands	r3, r2
 80073c2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80073c6:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 80073ca:	f04f 39ff 	mov.w	r9, #4294967295
 80073ce:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 80073d2:	e769      	b.n	80072a8 <_strtod_l+0x7f0>
 80073d4:	b19d      	cbz	r5, 80073fe <_strtod_l+0x946>
 80073d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073d8:	421d      	tst	r5, r3
 80073da:	f43f af65 	beq.w	80072a8 <_strtod_l+0x7f0>
 80073de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073e0:	9a05      	ldr	r2, [sp, #20]
 80073e2:	4648      	mov	r0, r9
 80073e4:	4651      	mov	r1, sl
 80073e6:	b173      	cbz	r3, 8007406 <_strtod_l+0x94e>
 80073e8:	f7ff fb42 	bl	8006a70 <sulp>
 80073ec:	4602      	mov	r2, r0
 80073ee:	460b      	mov	r3, r1
 80073f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80073f4:	f7f8 feba 	bl	800016c <__adddf3>
 80073f8:	4681      	mov	r9, r0
 80073fa:	468a      	mov	sl, r1
 80073fc:	e754      	b.n	80072a8 <_strtod_l+0x7f0>
 80073fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007400:	ea13 0f09 	tst.w	r3, r9
 8007404:	e7e9      	b.n	80073da <_strtod_l+0x922>
 8007406:	f7ff fb33 	bl	8006a70 <sulp>
 800740a:	4602      	mov	r2, r0
 800740c:	460b      	mov	r3, r1
 800740e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007412:	f7f8 fea9 	bl	8000168 <__aeabi_dsub>
 8007416:	2200      	movs	r2, #0
 8007418:	2300      	movs	r3, #0
 800741a:	4681      	mov	r9, r0
 800741c:	468a      	mov	sl, r1
 800741e:	f7f9 fac3 	bl	80009a8 <__aeabi_dcmpeq>
 8007422:	2800      	cmp	r0, #0
 8007424:	f47f ae07 	bne.w	8007036 <_strtod_l+0x57e>
 8007428:	e73e      	b.n	80072a8 <_strtod_l+0x7f0>
 800742a:	9904      	ldr	r1, [sp, #16]
 800742c:	4640      	mov	r0, r8
 800742e:	f001 ffe0 	bl	80093f2 <__ratio>
 8007432:	2200      	movs	r2, #0
 8007434:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007438:	4606      	mov	r6, r0
 800743a:	460f      	mov	r7, r1
 800743c:	f7f9 fac8 	bl	80009d0 <__aeabi_dcmple>
 8007440:	2800      	cmp	r0, #0
 8007442:	d075      	beq.n	8007530 <_strtod_l+0xa78>
 8007444:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007446:	2b00      	cmp	r3, #0
 8007448:	d047      	beq.n	80074da <_strtod_l+0xa22>
 800744a:	2600      	movs	r6, #0
 800744c:	4f68      	ldr	r7, [pc, #416]	; (80075f0 <_strtod_l+0xb38>)
 800744e:	4d68      	ldr	r5, [pc, #416]	; (80075f0 <_strtod_l+0xb38>)
 8007450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007452:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007456:	0d1b      	lsrs	r3, r3, #20
 8007458:	051b      	lsls	r3, r3, #20
 800745a:	930f      	str	r3, [sp, #60]	; 0x3c
 800745c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800745e:	4b65      	ldr	r3, [pc, #404]	; (80075f4 <_strtod_l+0xb3c>)
 8007460:	429a      	cmp	r2, r3
 8007462:	f040 80cf 	bne.w	8007604 <_strtod_l+0xb4c>
 8007466:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800746a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800746e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007470:	4648      	mov	r0, r9
 8007472:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8007476:	4651      	mov	r1, sl
 8007478:	f001 fef6 	bl	8009268 <__ulp>
 800747c:	4602      	mov	r2, r0
 800747e:	460b      	mov	r3, r1
 8007480:	4630      	mov	r0, r6
 8007482:	4639      	mov	r1, r7
 8007484:	f7f9 f828 	bl	80004d8 <__aeabi_dmul>
 8007488:	464a      	mov	r2, r9
 800748a:	4653      	mov	r3, sl
 800748c:	f7f8 fe6e 	bl	800016c <__adddf3>
 8007490:	460b      	mov	r3, r1
 8007492:	4954      	ldr	r1, [pc, #336]	; (80075e4 <_strtod_l+0xb2c>)
 8007494:	4a58      	ldr	r2, [pc, #352]	; (80075f8 <_strtod_l+0xb40>)
 8007496:	4019      	ands	r1, r3
 8007498:	4291      	cmp	r1, r2
 800749a:	4681      	mov	r9, r0
 800749c:	d95e      	bls.n	800755c <_strtod_l+0xaa4>
 800749e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074a0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d103      	bne.n	80074b0 <_strtod_l+0x9f8>
 80074a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074aa:	3301      	adds	r3, #1
 80074ac:	f43f ad26 	beq.w	8006efc <_strtod_l+0x444>
 80074b0:	f04f 39ff 	mov.w	r9, #4294967295
 80074b4:	f8df a130 	ldr.w	sl, [pc, #304]	; 80075e8 <_strtod_l+0xb30>
 80074b8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80074ba:	4658      	mov	r0, fp
 80074bc:	f001 fc3e 	bl	8008d3c <_Bfree>
 80074c0:	9906      	ldr	r1, [sp, #24]
 80074c2:	4658      	mov	r0, fp
 80074c4:	f001 fc3a 	bl	8008d3c <_Bfree>
 80074c8:	9904      	ldr	r1, [sp, #16]
 80074ca:	4658      	mov	r0, fp
 80074cc:	f001 fc36 	bl	8008d3c <_Bfree>
 80074d0:	4641      	mov	r1, r8
 80074d2:	4658      	mov	r0, fp
 80074d4:	f001 fc32 	bl	8008d3c <_Bfree>
 80074d8:	e617      	b.n	800710a <_strtod_l+0x652>
 80074da:	f1b9 0f00 	cmp.w	r9, #0
 80074de:	d119      	bne.n	8007514 <_strtod_l+0xa5c>
 80074e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074e6:	b9e3      	cbnz	r3, 8007522 <_strtod_l+0xa6a>
 80074e8:	2200      	movs	r2, #0
 80074ea:	4b41      	ldr	r3, [pc, #260]	; (80075f0 <_strtod_l+0xb38>)
 80074ec:	4630      	mov	r0, r6
 80074ee:	4639      	mov	r1, r7
 80074f0:	f7f9 fa64 	bl	80009bc <__aeabi_dcmplt>
 80074f4:	b9c8      	cbnz	r0, 800752a <_strtod_l+0xa72>
 80074f6:	2200      	movs	r2, #0
 80074f8:	4b40      	ldr	r3, [pc, #256]	; (80075fc <_strtod_l+0xb44>)
 80074fa:	4630      	mov	r0, r6
 80074fc:	4639      	mov	r1, r7
 80074fe:	f7f8 ffeb 	bl	80004d8 <__aeabi_dmul>
 8007502:	4604      	mov	r4, r0
 8007504:	460d      	mov	r5, r1
 8007506:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800750a:	9418      	str	r4, [sp, #96]	; 0x60
 800750c:	9319      	str	r3, [sp, #100]	; 0x64
 800750e:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8007512:	e79d      	b.n	8007450 <_strtod_l+0x998>
 8007514:	f1b9 0f01 	cmp.w	r9, #1
 8007518:	d103      	bne.n	8007522 <_strtod_l+0xa6a>
 800751a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800751c:	2b00      	cmp	r3, #0
 800751e:	f43f ad8a 	beq.w	8007036 <_strtod_l+0x57e>
 8007522:	2600      	movs	r6, #0
 8007524:	4f36      	ldr	r7, [pc, #216]	; (8007600 <_strtod_l+0xb48>)
 8007526:	2400      	movs	r4, #0
 8007528:	e791      	b.n	800744e <_strtod_l+0x996>
 800752a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800752c:	4d33      	ldr	r5, [pc, #204]	; (80075fc <_strtod_l+0xb44>)
 800752e:	e7ea      	b.n	8007506 <_strtod_l+0xa4e>
 8007530:	4b32      	ldr	r3, [pc, #200]	; (80075fc <_strtod_l+0xb44>)
 8007532:	2200      	movs	r2, #0
 8007534:	4630      	mov	r0, r6
 8007536:	4639      	mov	r1, r7
 8007538:	f7f8 ffce 	bl	80004d8 <__aeabi_dmul>
 800753c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800753e:	4604      	mov	r4, r0
 8007540:	460d      	mov	r5, r1
 8007542:	b933      	cbnz	r3, 8007552 <_strtod_l+0xa9a>
 8007544:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007548:	9010      	str	r0, [sp, #64]	; 0x40
 800754a:	9311      	str	r3, [sp, #68]	; 0x44
 800754c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007550:	e77e      	b.n	8007450 <_strtod_l+0x998>
 8007552:	4602      	mov	r2, r0
 8007554:	460b      	mov	r3, r1
 8007556:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800755a:	e7f7      	b.n	800754c <_strtod_l+0xa94>
 800755c:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8007560:	9b05      	ldr	r3, [sp, #20]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d1a8      	bne.n	80074b8 <_strtod_l+0xa00>
 8007566:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800756a:	0d1b      	lsrs	r3, r3, #20
 800756c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800756e:	051b      	lsls	r3, r3, #20
 8007570:	429a      	cmp	r2, r3
 8007572:	4656      	mov	r6, sl
 8007574:	d1a0      	bne.n	80074b8 <_strtod_l+0xa00>
 8007576:	4629      	mov	r1, r5
 8007578:	4620      	mov	r0, r4
 800757a:	f7f9 fa5d 	bl	8000a38 <__aeabi_d2iz>
 800757e:	f7f8 ff41 	bl	8000404 <__aeabi_i2d>
 8007582:	460b      	mov	r3, r1
 8007584:	4602      	mov	r2, r0
 8007586:	4629      	mov	r1, r5
 8007588:	4620      	mov	r0, r4
 800758a:	f7f8 fded 	bl	8000168 <__aeabi_dsub>
 800758e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007590:	4604      	mov	r4, r0
 8007592:	460d      	mov	r5, r1
 8007594:	b933      	cbnz	r3, 80075a4 <_strtod_l+0xaec>
 8007596:	f1b9 0f00 	cmp.w	r9, #0
 800759a:	d103      	bne.n	80075a4 <_strtod_l+0xaec>
 800759c:	f3ca 0613 	ubfx	r6, sl, #0, #20
 80075a0:	2e00      	cmp	r6, #0
 80075a2:	d06a      	beq.n	800767a <_strtod_l+0xbc2>
 80075a4:	a30a      	add	r3, pc, #40	; (adr r3, 80075d0 <_strtod_l+0xb18>)
 80075a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075aa:	4620      	mov	r0, r4
 80075ac:	4629      	mov	r1, r5
 80075ae:	f7f9 fa05 	bl	80009bc <__aeabi_dcmplt>
 80075b2:	2800      	cmp	r0, #0
 80075b4:	f47f acad 	bne.w	8006f12 <_strtod_l+0x45a>
 80075b8:	a307      	add	r3, pc, #28	; (adr r3, 80075d8 <_strtod_l+0xb20>)
 80075ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075be:	4620      	mov	r0, r4
 80075c0:	4629      	mov	r1, r5
 80075c2:	f7f9 fa19 	bl	80009f8 <__aeabi_dcmpgt>
 80075c6:	2800      	cmp	r0, #0
 80075c8:	f43f af76 	beq.w	80074b8 <_strtod_l+0xa00>
 80075cc:	e4a1      	b.n	8006f12 <_strtod_l+0x45a>
 80075ce:	bf00      	nop
 80075d0:	94a03595 	.word	0x94a03595
 80075d4:	3fdfffff 	.word	0x3fdfffff
 80075d8:	35afe535 	.word	0x35afe535
 80075dc:	3fe00000 	.word	0x3fe00000
 80075e0:	000fffff 	.word	0x000fffff
 80075e4:	7ff00000 	.word	0x7ff00000
 80075e8:	7fefffff 	.word	0x7fefffff
 80075ec:	39500000 	.word	0x39500000
 80075f0:	3ff00000 	.word	0x3ff00000
 80075f4:	7fe00000 	.word	0x7fe00000
 80075f8:	7c9fffff 	.word	0x7c9fffff
 80075fc:	3fe00000 	.word	0x3fe00000
 8007600:	bff00000 	.word	0xbff00000
 8007604:	9b05      	ldr	r3, [sp, #20]
 8007606:	b313      	cbz	r3, 800764e <_strtod_l+0xb96>
 8007608:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800760a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800760e:	d81e      	bhi.n	800764e <_strtod_l+0xb96>
 8007610:	a325      	add	r3, pc, #148	; (adr r3, 80076a8 <_strtod_l+0xbf0>)
 8007612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007616:	4620      	mov	r0, r4
 8007618:	4629      	mov	r1, r5
 800761a:	f7f9 f9d9 	bl	80009d0 <__aeabi_dcmple>
 800761e:	b190      	cbz	r0, 8007646 <_strtod_l+0xb8e>
 8007620:	4629      	mov	r1, r5
 8007622:	4620      	mov	r0, r4
 8007624:	f7f9 fa30 	bl	8000a88 <__aeabi_d2uiz>
 8007628:	2800      	cmp	r0, #0
 800762a:	bf08      	it	eq
 800762c:	2001      	moveq	r0, #1
 800762e:	f7f8 fed9 	bl	80003e4 <__aeabi_ui2d>
 8007632:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007634:	4604      	mov	r4, r0
 8007636:	460d      	mov	r5, r1
 8007638:	b9d3      	cbnz	r3, 8007670 <_strtod_l+0xbb8>
 800763a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800763e:	9012      	str	r0, [sp, #72]	; 0x48
 8007640:	9313      	str	r3, [sp, #76]	; 0x4c
 8007642:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8007646:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007648:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800764c:	1a9f      	subs	r7, r3, r2
 800764e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007652:	f001 fe09 	bl	8009268 <__ulp>
 8007656:	4602      	mov	r2, r0
 8007658:	460b      	mov	r3, r1
 800765a:	4630      	mov	r0, r6
 800765c:	4639      	mov	r1, r7
 800765e:	f7f8 ff3b 	bl	80004d8 <__aeabi_dmul>
 8007662:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007666:	f7f8 fd81 	bl	800016c <__adddf3>
 800766a:	4681      	mov	r9, r0
 800766c:	468a      	mov	sl, r1
 800766e:	e777      	b.n	8007560 <_strtod_l+0xaa8>
 8007670:	4602      	mov	r2, r0
 8007672:	460b      	mov	r3, r1
 8007674:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007678:	e7e3      	b.n	8007642 <_strtod_l+0xb8a>
 800767a:	a30d      	add	r3, pc, #52	; (adr r3, 80076b0 <_strtod_l+0xbf8>)
 800767c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007680:	f7f9 f99c 	bl	80009bc <__aeabi_dcmplt>
 8007684:	e79f      	b.n	80075c6 <_strtod_l+0xb0e>
 8007686:	2300      	movs	r3, #0
 8007688:	930d      	str	r3, [sp, #52]	; 0x34
 800768a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800768c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800768e:	6013      	str	r3, [r2, #0]
 8007690:	f7ff ba55 	b.w	8006b3e <_strtod_l+0x86>
 8007694:	2b65      	cmp	r3, #101	; 0x65
 8007696:	f04f 0200 	mov.w	r2, #0
 800769a:	f43f ab42 	beq.w	8006d22 <_strtod_l+0x26a>
 800769e:	2101      	movs	r1, #1
 80076a0:	4614      	mov	r4, r2
 80076a2:	9105      	str	r1, [sp, #20]
 80076a4:	f7ff babf 	b.w	8006c26 <_strtod_l+0x16e>
 80076a8:	ffc00000 	.word	0xffc00000
 80076ac:	41dfffff 	.word	0x41dfffff
 80076b0:	94a03595 	.word	0x94a03595
 80076b4:	3fcfffff 	.word	0x3fcfffff

080076b8 <_strtod_r>:
 80076b8:	4b05      	ldr	r3, [pc, #20]	; (80076d0 <_strtod_r+0x18>)
 80076ba:	b410      	push	{r4}
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4c05      	ldr	r4, [pc, #20]	; (80076d4 <_strtod_r+0x1c>)
 80076c0:	6a1b      	ldr	r3, [r3, #32]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	bf08      	it	eq
 80076c6:	4623      	moveq	r3, r4
 80076c8:	bc10      	pop	{r4}
 80076ca:	f7ff b9f5 	b.w	8006ab8 <_strtod_l>
 80076ce:	bf00      	nop
 80076d0:	20000010 	.word	0x20000010
 80076d4:	20000074 	.word	0x20000074

080076d8 <_strtol_l.isra.0>:
 80076d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076dc:	4680      	mov	r8, r0
 80076de:	4689      	mov	r9, r1
 80076e0:	4692      	mov	sl, r2
 80076e2:	461e      	mov	r6, r3
 80076e4:	460f      	mov	r7, r1
 80076e6:	463d      	mov	r5, r7
 80076e8:	9808      	ldr	r0, [sp, #32]
 80076ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076ee:	f001 fab5 	bl	8008c5c <__locale_ctype_ptr_l>
 80076f2:	4420      	add	r0, r4
 80076f4:	7843      	ldrb	r3, [r0, #1]
 80076f6:	f013 0308 	ands.w	r3, r3, #8
 80076fa:	d132      	bne.n	8007762 <_strtol_l.isra.0+0x8a>
 80076fc:	2c2d      	cmp	r4, #45	; 0x2d
 80076fe:	d132      	bne.n	8007766 <_strtol_l.isra.0+0x8e>
 8007700:	2201      	movs	r2, #1
 8007702:	787c      	ldrb	r4, [r7, #1]
 8007704:	1cbd      	adds	r5, r7, #2
 8007706:	2e00      	cmp	r6, #0
 8007708:	d05d      	beq.n	80077c6 <_strtol_l.isra.0+0xee>
 800770a:	2e10      	cmp	r6, #16
 800770c:	d109      	bne.n	8007722 <_strtol_l.isra.0+0x4a>
 800770e:	2c30      	cmp	r4, #48	; 0x30
 8007710:	d107      	bne.n	8007722 <_strtol_l.isra.0+0x4a>
 8007712:	782b      	ldrb	r3, [r5, #0]
 8007714:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007718:	2b58      	cmp	r3, #88	; 0x58
 800771a:	d14f      	bne.n	80077bc <_strtol_l.isra.0+0xe4>
 800771c:	2610      	movs	r6, #16
 800771e:	786c      	ldrb	r4, [r5, #1]
 8007720:	3502      	adds	r5, #2
 8007722:	2a00      	cmp	r2, #0
 8007724:	bf14      	ite	ne
 8007726:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800772a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800772e:	2700      	movs	r7, #0
 8007730:	fbb1 fcf6 	udiv	ip, r1, r6
 8007734:	4638      	mov	r0, r7
 8007736:	fb06 1e1c 	mls	lr, r6, ip, r1
 800773a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800773e:	2b09      	cmp	r3, #9
 8007740:	d817      	bhi.n	8007772 <_strtol_l.isra.0+0x9a>
 8007742:	461c      	mov	r4, r3
 8007744:	42a6      	cmp	r6, r4
 8007746:	dd23      	ble.n	8007790 <_strtol_l.isra.0+0xb8>
 8007748:	1c7b      	adds	r3, r7, #1
 800774a:	d007      	beq.n	800775c <_strtol_l.isra.0+0x84>
 800774c:	4584      	cmp	ip, r0
 800774e:	d31c      	bcc.n	800778a <_strtol_l.isra.0+0xb2>
 8007750:	d101      	bne.n	8007756 <_strtol_l.isra.0+0x7e>
 8007752:	45a6      	cmp	lr, r4
 8007754:	db19      	blt.n	800778a <_strtol_l.isra.0+0xb2>
 8007756:	2701      	movs	r7, #1
 8007758:	fb00 4006 	mla	r0, r0, r6, r4
 800775c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007760:	e7eb      	b.n	800773a <_strtol_l.isra.0+0x62>
 8007762:	462f      	mov	r7, r5
 8007764:	e7bf      	b.n	80076e6 <_strtol_l.isra.0+0xe>
 8007766:	2c2b      	cmp	r4, #43	; 0x2b
 8007768:	bf04      	itt	eq
 800776a:	1cbd      	addeq	r5, r7, #2
 800776c:	787c      	ldrbeq	r4, [r7, #1]
 800776e:	461a      	mov	r2, r3
 8007770:	e7c9      	b.n	8007706 <_strtol_l.isra.0+0x2e>
 8007772:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007776:	2b19      	cmp	r3, #25
 8007778:	d801      	bhi.n	800777e <_strtol_l.isra.0+0xa6>
 800777a:	3c37      	subs	r4, #55	; 0x37
 800777c:	e7e2      	b.n	8007744 <_strtol_l.isra.0+0x6c>
 800777e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007782:	2b19      	cmp	r3, #25
 8007784:	d804      	bhi.n	8007790 <_strtol_l.isra.0+0xb8>
 8007786:	3c57      	subs	r4, #87	; 0x57
 8007788:	e7dc      	b.n	8007744 <_strtol_l.isra.0+0x6c>
 800778a:	f04f 37ff 	mov.w	r7, #4294967295
 800778e:	e7e5      	b.n	800775c <_strtol_l.isra.0+0x84>
 8007790:	1c7b      	adds	r3, r7, #1
 8007792:	d108      	bne.n	80077a6 <_strtol_l.isra.0+0xce>
 8007794:	2322      	movs	r3, #34	; 0x22
 8007796:	4608      	mov	r0, r1
 8007798:	f8c8 3000 	str.w	r3, [r8]
 800779c:	f1ba 0f00 	cmp.w	sl, #0
 80077a0:	d107      	bne.n	80077b2 <_strtol_l.isra.0+0xda>
 80077a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077a6:	b102      	cbz	r2, 80077aa <_strtol_l.isra.0+0xd2>
 80077a8:	4240      	negs	r0, r0
 80077aa:	f1ba 0f00 	cmp.w	sl, #0
 80077ae:	d0f8      	beq.n	80077a2 <_strtol_l.isra.0+0xca>
 80077b0:	b10f      	cbz	r7, 80077b6 <_strtol_l.isra.0+0xde>
 80077b2:	f105 39ff 	add.w	r9, r5, #4294967295
 80077b6:	f8ca 9000 	str.w	r9, [sl]
 80077ba:	e7f2      	b.n	80077a2 <_strtol_l.isra.0+0xca>
 80077bc:	2430      	movs	r4, #48	; 0x30
 80077be:	2e00      	cmp	r6, #0
 80077c0:	d1af      	bne.n	8007722 <_strtol_l.isra.0+0x4a>
 80077c2:	2608      	movs	r6, #8
 80077c4:	e7ad      	b.n	8007722 <_strtol_l.isra.0+0x4a>
 80077c6:	2c30      	cmp	r4, #48	; 0x30
 80077c8:	d0a3      	beq.n	8007712 <_strtol_l.isra.0+0x3a>
 80077ca:	260a      	movs	r6, #10
 80077cc:	e7a9      	b.n	8007722 <_strtol_l.isra.0+0x4a>
	...

080077d0 <_strtol_r>:
 80077d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80077d2:	4c06      	ldr	r4, [pc, #24]	; (80077ec <_strtol_r+0x1c>)
 80077d4:	4d06      	ldr	r5, [pc, #24]	; (80077f0 <_strtol_r+0x20>)
 80077d6:	6824      	ldr	r4, [r4, #0]
 80077d8:	6a24      	ldr	r4, [r4, #32]
 80077da:	2c00      	cmp	r4, #0
 80077dc:	bf08      	it	eq
 80077de:	462c      	moveq	r4, r5
 80077e0:	9400      	str	r4, [sp, #0]
 80077e2:	f7ff ff79 	bl	80076d8 <_strtol_l.isra.0>
 80077e6:	b003      	add	sp, #12
 80077e8:	bd30      	pop	{r4, r5, pc}
 80077ea:	bf00      	nop
 80077ec:	20000010 	.word	0x20000010
 80077f0:	20000074 	.word	0x20000074

080077f4 <quorem>:
 80077f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077f8:	6903      	ldr	r3, [r0, #16]
 80077fa:	690c      	ldr	r4, [r1, #16]
 80077fc:	4680      	mov	r8, r0
 80077fe:	42a3      	cmp	r3, r4
 8007800:	f2c0 8084 	blt.w	800790c <quorem+0x118>
 8007804:	3c01      	subs	r4, #1
 8007806:	f101 0714 	add.w	r7, r1, #20
 800780a:	f100 0614 	add.w	r6, r0, #20
 800780e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007812:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007816:	3501      	adds	r5, #1
 8007818:	fbb0 f5f5 	udiv	r5, r0, r5
 800781c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007820:	eb06 030c 	add.w	r3, r6, ip
 8007824:	eb07 090c 	add.w	r9, r7, ip
 8007828:	9301      	str	r3, [sp, #4]
 800782a:	b39d      	cbz	r5, 8007894 <quorem+0xa0>
 800782c:	f04f 0a00 	mov.w	sl, #0
 8007830:	4638      	mov	r0, r7
 8007832:	46b6      	mov	lr, r6
 8007834:	46d3      	mov	fp, sl
 8007836:	f850 2b04 	ldr.w	r2, [r0], #4
 800783a:	b293      	uxth	r3, r2
 800783c:	fb05 a303 	mla	r3, r5, r3, sl
 8007840:	0c12      	lsrs	r2, r2, #16
 8007842:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007846:	fb05 a202 	mla	r2, r5, r2, sl
 800784a:	b29b      	uxth	r3, r3
 800784c:	ebab 0303 	sub.w	r3, fp, r3
 8007850:	f8de b000 	ldr.w	fp, [lr]
 8007854:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007858:	fa1f fb8b 	uxth.w	fp, fp
 800785c:	445b      	add	r3, fp
 800785e:	fa1f fb82 	uxth.w	fp, r2
 8007862:	f8de 2000 	ldr.w	r2, [lr]
 8007866:	4581      	cmp	r9, r0
 8007868:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800786c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007870:	b29b      	uxth	r3, r3
 8007872:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007876:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800787a:	f84e 3b04 	str.w	r3, [lr], #4
 800787e:	d2da      	bcs.n	8007836 <quorem+0x42>
 8007880:	f856 300c 	ldr.w	r3, [r6, ip]
 8007884:	b933      	cbnz	r3, 8007894 <quorem+0xa0>
 8007886:	9b01      	ldr	r3, [sp, #4]
 8007888:	3b04      	subs	r3, #4
 800788a:	429e      	cmp	r6, r3
 800788c:	461a      	mov	r2, r3
 800788e:	d331      	bcc.n	80078f4 <quorem+0x100>
 8007890:	f8c8 4010 	str.w	r4, [r8, #16]
 8007894:	4640      	mov	r0, r8
 8007896:	f001 fc6f 	bl	8009178 <__mcmp>
 800789a:	2800      	cmp	r0, #0
 800789c:	db26      	blt.n	80078ec <quorem+0xf8>
 800789e:	4630      	mov	r0, r6
 80078a0:	f04f 0c00 	mov.w	ip, #0
 80078a4:	3501      	adds	r5, #1
 80078a6:	f857 1b04 	ldr.w	r1, [r7], #4
 80078aa:	f8d0 e000 	ldr.w	lr, [r0]
 80078ae:	b28b      	uxth	r3, r1
 80078b0:	ebac 0303 	sub.w	r3, ip, r3
 80078b4:	fa1f f28e 	uxth.w	r2, lr
 80078b8:	4413      	add	r3, r2
 80078ba:	0c0a      	lsrs	r2, r1, #16
 80078bc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80078c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078ca:	45b9      	cmp	r9, r7
 80078cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80078d0:	f840 3b04 	str.w	r3, [r0], #4
 80078d4:	d2e7      	bcs.n	80078a6 <quorem+0xb2>
 80078d6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80078da:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80078de:	b92a      	cbnz	r2, 80078ec <quorem+0xf8>
 80078e0:	3b04      	subs	r3, #4
 80078e2:	429e      	cmp	r6, r3
 80078e4:	461a      	mov	r2, r3
 80078e6:	d30b      	bcc.n	8007900 <quorem+0x10c>
 80078e8:	f8c8 4010 	str.w	r4, [r8, #16]
 80078ec:	4628      	mov	r0, r5
 80078ee:	b003      	add	sp, #12
 80078f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f4:	6812      	ldr	r2, [r2, #0]
 80078f6:	3b04      	subs	r3, #4
 80078f8:	2a00      	cmp	r2, #0
 80078fa:	d1c9      	bne.n	8007890 <quorem+0x9c>
 80078fc:	3c01      	subs	r4, #1
 80078fe:	e7c4      	b.n	800788a <quorem+0x96>
 8007900:	6812      	ldr	r2, [r2, #0]
 8007902:	3b04      	subs	r3, #4
 8007904:	2a00      	cmp	r2, #0
 8007906:	d1ef      	bne.n	80078e8 <quorem+0xf4>
 8007908:	3c01      	subs	r4, #1
 800790a:	e7ea      	b.n	80078e2 <quorem+0xee>
 800790c:	2000      	movs	r0, #0
 800790e:	e7ee      	b.n	80078ee <quorem+0xfa>

08007910 <_dtoa_r>:
 8007910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007914:	4616      	mov	r6, r2
 8007916:	461f      	mov	r7, r3
 8007918:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800791a:	b095      	sub	sp, #84	; 0x54
 800791c:	4604      	mov	r4, r0
 800791e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8007922:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007926:	b93d      	cbnz	r5, 8007938 <_dtoa_r+0x28>
 8007928:	2010      	movs	r0, #16
 800792a:	f001 f9ab 	bl	8008c84 <malloc>
 800792e:	6260      	str	r0, [r4, #36]	; 0x24
 8007930:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007934:	6005      	str	r5, [r0, #0]
 8007936:	60c5      	str	r5, [r0, #12]
 8007938:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800793a:	6819      	ldr	r1, [r3, #0]
 800793c:	b151      	cbz	r1, 8007954 <_dtoa_r+0x44>
 800793e:	685a      	ldr	r2, [r3, #4]
 8007940:	2301      	movs	r3, #1
 8007942:	4093      	lsls	r3, r2
 8007944:	604a      	str	r2, [r1, #4]
 8007946:	608b      	str	r3, [r1, #8]
 8007948:	4620      	mov	r0, r4
 800794a:	f001 f9f7 	bl	8008d3c <_Bfree>
 800794e:	2200      	movs	r2, #0
 8007950:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007952:	601a      	str	r2, [r3, #0]
 8007954:	1e3b      	subs	r3, r7, #0
 8007956:	bfaf      	iteee	ge
 8007958:	2300      	movge	r3, #0
 800795a:	2201      	movlt	r2, #1
 800795c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007960:	9303      	strlt	r3, [sp, #12]
 8007962:	bfac      	ite	ge
 8007964:	f8c8 3000 	strge.w	r3, [r8]
 8007968:	f8c8 2000 	strlt.w	r2, [r8]
 800796c:	4bae      	ldr	r3, [pc, #696]	; (8007c28 <_dtoa_r+0x318>)
 800796e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007972:	ea33 0308 	bics.w	r3, r3, r8
 8007976:	d11b      	bne.n	80079b0 <_dtoa_r+0xa0>
 8007978:	f242 730f 	movw	r3, #9999	; 0x270f
 800797c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800797e:	6013      	str	r3, [r2, #0]
 8007980:	9b02      	ldr	r3, [sp, #8]
 8007982:	b923      	cbnz	r3, 800798e <_dtoa_r+0x7e>
 8007984:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007988:	2800      	cmp	r0, #0
 800798a:	f000 8545 	beq.w	8008418 <_dtoa_r+0xb08>
 800798e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007990:	b953      	cbnz	r3, 80079a8 <_dtoa_r+0x98>
 8007992:	4ba6      	ldr	r3, [pc, #664]	; (8007c2c <_dtoa_r+0x31c>)
 8007994:	e021      	b.n	80079da <_dtoa_r+0xca>
 8007996:	4ba6      	ldr	r3, [pc, #664]	; (8007c30 <_dtoa_r+0x320>)
 8007998:	9306      	str	r3, [sp, #24]
 800799a:	3308      	adds	r3, #8
 800799c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800799e:	6013      	str	r3, [r2, #0]
 80079a0:	9806      	ldr	r0, [sp, #24]
 80079a2:	b015      	add	sp, #84	; 0x54
 80079a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079a8:	4ba0      	ldr	r3, [pc, #640]	; (8007c2c <_dtoa_r+0x31c>)
 80079aa:	9306      	str	r3, [sp, #24]
 80079ac:	3303      	adds	r3, #3
 80079ae:	e7f5      	b.n	800799c <_dtoa_r+0x8c>
 80079b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80079b4:	2200      	movs	r2, #0
 80079b6:	2300      	movs	r3, #0
 80079b8:	4630      	mov	r0, r6
 80079ba:	4639      	mov	r1, r7
 80079bc:	f7f8 fff4 	bl	80009a8 <__aeabi_dcmpeq>
 80079c0:	4682      	mov	sl, r0
 80079c2:	b160      	cbz	r0, 80079de <_dtoa_r+0xce>
 80079c4:	2301      	movs	r3, #1
 80079c6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80079c8:	6013      	str	r3, [r2, #0]
 80079ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	f000 8520 	beq.w	8008412 <_dtoa_r+0xb02>
 80079d2:	4b98      	ldr	r3, [pc, #608]	; (8007c34 <_dtoa_r+0x324>)
 80079d4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80079d6:	6013      	str	r3, [r2, #0]
 80079d8:	3b01      	subs	r3, #1
 80079da:	9306      	str	r3, [sp, #24]
 80079dc:	e7e0      	b.n	80079a0 <_dtoa_r+0x90>
 80079de:	ab12      	add	r3, sp, #72	; 0x48
 80079e0:	9301      	str	r3, [sp, #4]
 80079e2:	ab13      	add	r3, sp, #76	; 0x4c
 80079e4:	9300      	str	r3, [sp, #0]
 80079e6:	4632      	mov	r2, r6
 80079e8:	463b      	mov	r3, r7
 80079ea:	4620      	mov	r0, r4
 80079ec:	f001 fcb2 	bl	8009354 <__d2b>
 80079f0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80079f4:	4683      	mov	fp, r0
 80079f6:	2d00      	cmp	r5, #0
 80079f8:	d07d      	beq.n	8007af6 <_dtoa_r+0x1e6>
 80079fa:	46b0      	mov	r8, r6
 80079fc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007a00:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8007a04:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8007a08:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007a0c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8007a10:	2200      	movs	r2, #0
 8007a12:	4b89      	ldr	r3, [pc, #548]	; (8007c38 <_dtoa_r+0x328>)
 8007a14:	4640      	mov	r0, r8
 8007a16:	4649      	mov	r1, r9
 8007a18:	f7f8 fba6 	bl	8000168 <__aeabi_dsub>
 8007a1c:	a37c      	add	r3, pc, #496	; (adr r3, 8007c10 <_dtoa_r+0x300>)
 8007a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a22:	f7f8 fd59 	bl	80004d8 <__aeabi_dmul>
 8007a26:	a37c      	add	r3, pc, #496	; (adr r3, 8007c18 <_dtoa_r+0x308>)
 8007a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2c:	f7f8 fb9e 	bl	800016c <__adddf3>
 8007a30:	4606      	mov	r6, r0
 8007a32:	4628      	mov	r0, r5
 8007a34:	460f      	mov	r7, r1
 8007a36:	f7f8 fce5 	bl	8000404 <__aeabi_i2d>
 8007a3a:	a379      	add	r3, pc, #484	; (adr r3, 8007c20 <_dtoa_r+0x310>)
 8007a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a40:	f7f8 fd4a 	bl	80004d8 <__aeabi_dmul>
 8007a44:	4602      	mov	r2, r0
 8007a46:	460b      	mov	r3, r1
 8007a48:	4630      	mov	r0, r6
 8007a4a:	4639      	mov	r1, r7
 8007a4c:	f7f8 fb8e 	bl	800016c <__adddf3>
 8007a50:	4606      	mov	r6, r0
 8007a52:	460f      	mov	r7, r1
 8007a54:	f7f8 fff0 	bl	8000a38 <__aeabi_d2iz>
 8007a58:	2200      	movs	r2, #0
 8007a5a:	4682      	mov	sl, r0
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	4630      	mov	r0, r6
 8007a60:	4639      	mov	r1, r7
 8007a62:	f7f8 ffab 	bl	80009bc <__aeabi_dcmplt>
 8007a66:	b148      	cbz	r0, 8007a7c <_dtoa_r+0x16c>
 8007a68:	4650      	mov	r0, sl
 8007a6a:	f7f8 fccb 	bl	8000404 <__aeabi_i2d>
 8007a6e:	4632      	mov	r2, r6
 8007a70:	463b      	mov	r3, r7
 8007a72:	f7f8 ff99 	bl	80009a8 <__aeabi_dcmpeq>
 8007a76:	b908      	cbnz	r0, 8007a7c <_dtoa_r+0x16c>
 8007a78:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a7c:	f1ba 0f16 	cmp.w	sl, #22
 8007a80:	d85a      	bhi.n	8007b38 <_dtoa_r+0x228>
 8007a82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a86:	496d      	ldr	r1, [pc, #436]	; (8007c3c <_dtoa_r+0x32c>)
 8007a88:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007a8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a90:	f7f8 ffb2 	bl	80009f8 <__aeabi_dcmpgt>
 8007a94:	2800      	cmp	r0, #0
 8007a96:	d051      	beq.n	8007b3c <_dtoa_r+0x22c>
 8007a98:	2300      	movs	r3, #0
 8007a9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a9e:	930d      	str	r3, [sp, #52]	; 0x34
 8007aa0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007aa2:	1b5d      	subs	r5, r3, r5
 8007aa4:	1e6b      	subs	r3, r5, #1
 8007aa6:	9307      	str	r3, [sp, #28]
 8007aa8:	bf43      	ittte	mi
 8007aaa:	2300      	movmi	r3, #0
 8007aac:	f1c5 0901 	rsbmi	r9, r5, #1
 8007ab0:	9307      	strmi	r3, [sp, #28]
 8007ab2:	f04f 0900 	movpl.w	r9, #0
 8007ab6:	f1ba 0f00 	cmp.w	sl, #0
 8007aba:	db41      	blt.n	8007b40 <_dtoa_r+0x230>
 8007abc:	9b07      	ldr	r3, [sp, #28]
 8007abe:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8007ac2:	4453      	add	r3, sl
 8007ac4:	9307      	str	r3, [sp, #28]
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	9308      	str	r3, [sp, #32]
 8007aca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007acc:	2b09      	cmp	r3, #9
 8007ace:	f200 808f 	bhi.w	8007bf0 <_dtoa_r+0x2e0>
 8007ad2:	2b05      	cmp	r3, #5
 8007ad4:	bfc4      	itt	gt
 8007ad6:	3b04      	subgt	r3, #4
 8007ad8:	931e      	strgt	r3, [sp, #120]	; 0x78
 8007ada:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007adc:	bfc8      	it	gt
 8007ade:	2500      	movgt	r5, #0
 8007ae0:	f1a3 0302 	sub.w	r3, r3, #2
 8007ae4:	bfd8      	it	le
 8007ae6:	2501      	movle	r5, #1
 8007ae8:	2b03      	cmp	r3, #3
 8007aea:	f200 808d 	bhi.w	8007c08 <_dtoa_r+0x2f8>
 8007aee:	e8df f003 	tbb	[pc, r3]
 8007af2:	7d7b      	.short	0x7d7b
 8007af4:	6f2f      	.short	0x6f2f
 8007af6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007afa:	441d      	add	r5, r3
 8007afc:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007b00:	2820      	cmp	r0, #32
 8007b02:	dd13      	ble.n	8007b2c <_dtoa_r+0x21c>
 8007b04:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007b08:	9b02      	ldr	r3, [sp, #8]
 8007b0a:	fa08 f800 	lsl.w	r8, r8, r0
 8007b0e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007b12:	fa23 f000 	lsr.w	r0, r3, r0
 8007b16:	ea48 0000 	orr.w	r0, r8, r0
 8007b1a:	f7f8 fc63 	bl	80003e4 <__aeabi_ui2d>
 8007b1e:	2301      	movs	r3, #1
 8007b20:	4680      	mov	r8, r0
 8007b22:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8007b26:	3d01      	subs	r5, #1
 8007b28:	9310      	str	r3, [sp, #64]	; 0x40
 8007b2a:	e771      	b.n	8007a10 <_dtoa_r+0x100>
 8007b2c:	9b02      	ldr	r3, [sp, #8]
 8007b2e:	f1c0 0020 	rsb	r0, r0, #32
 8007b32:	fa03 f000 	lsl.w	r0, r3, r0
 8007b36:	e7f0      	b.n	8007b1a <_dtoa_r+0x20a>
 8007b38:	2301      	movs	r3, #1
 8007b3a:	e7b0      	b.n	8007a9e <_dtoa_r+0x18e>
 8007b3c:	900d      	str	r0, [sp, #52]	; 0x34
 8007b3e:	e7af      	b.n	8007aa0 <_dtoa_r+0x190>
 8007b40:	f1ca 0300 	rsb	r3, sl, #0
 8007b44:	9308      	str	r3, [sp, #32]
 8007b46:	2300      	movs	r3, #0
 8007b48:	eba9 090a 	sub.w	r9, r9, sl
 8007b4c:	930c      	str	r3, [sp, #48]	; 0x30
 8007b4e:	e7bc      	b.n	8007aca <_dtoa_r+0x1ba>
 8007b50:	2301      	movs	r3, #1
 8007b52:	9309      	str	r3, [sp, #36]	; 0x24
 8007b54:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	dd74      	ble.n	8007c44 <_dtoa_r+0x334>
 8007b5a:	4698      	mov	r8, r3
 8007b5c:	9304      	str	r3, [sp, #16]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b62:	6072      	str	r2, [r6, #4]
 8007b64:	2204      	movs	r2, #4
 8007b66:	f102 0014 	add.w	r0, r2, #20
 8007b6a:	4298      	cmp	r0, r3
 8007b6c:	6871      	ldr	r1, [r6, #4]
 8007b6e:	d96e      	bls.n	8007c4e <_dtoa_r+0x33e>
 8007b70:	4620      	mov	r0, r4
 8007b72:	f001 f8af 	bl	8008cd4 <_Balloc>
 8007b76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b78:	6030      	str	r0, [r6, #0]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f1b8 0f0e 	cmp.w	r8, #14
 8007b80:	9306      	str	r3, [sp, #24]
 8007b82:	f200 80ed 	bhi.w	8007d60 <_dtoa_r+0x450>
 8007b86:	2d00      	cmp	r5, #0
 8007b88:	f000 80ea 	beq.w	8007d60 <_dtoa_r+0x450>
 8007b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b90:	f1ba 0f00 	cmp.w	sl, #0
 8007b94:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007b98:	dd77      	ble.n	8007c8a <_dtoa_r+0x37a>
 8007b9a:	4a28      	ldr	r2, [pc, #160]	; (8007c3c <_dtoa_r+0x32c>)
 8007b9c:	f00a 030f 	and.w	r3, sl, #15
 8007ba0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007ba4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007ba8:	06f0      	lsls	r0, r6, #27
 8007baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007bb2:	d568      	bpl.n	8007c86 <_dtoa_r+0x376>
 8007bb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007bb8:	4b21      	ldr	r3, [pc, #132]	; (8007c40 <_dtoa_r+0x330>)
 8007bba:	2503      	movs	r5, #3
 8007bbc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007bc0:	f7f8 fdb4 	bl	800072c <__aeabi_ddiv>
 8007bc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bc8:	f006 060f 	and.w	r6, r6, #15
 8007bcc:	4f1c      	ldr	r7, [pc, #112]	; (8007c40 <_dtoa_r+0x330>)
 8007bce:	e04f      	b.n	8007c70 <_dtoa_r+0x360>
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	9309      	str	r3, [sp, #36]	; 0x24
 8007bd4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007bd6:	4453      	add	r3, sl
 8007bd8:	f103 0801 	add.w	r8, r3, #1
 8007bdc:	9304      	str	r3, [sp, #16]
 8007bde:	4643      	mov	r3, r8
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	bfb8      	it	lt
 8007be4:	2301      	movlt	r3, #1
 8007be6:	e7ba      	b.n	8007b5e <_dtoa_r+0x24e>
 8007be8:	2300      	movs	r3, #0
 8007bea:	e7b2      	b.n	8007b52 <_dtoa_r+0x242>
 8007bec:	2300      	movs	r3, #0
 8007bee:	e7f0      	b.n	8007bd2 <_dtoa_r+0x2c2>
 8007bf0:	2501      	movs	r5, #1
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	9509      	str	r5, [sp, #36]	; 0x24
 8007bf6:	931e      	str	r3, [sp, #120]	; 0x78
 8007bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	9304      	str	r3, [sp, #16]
 8007c00:	4698      	mov	r8, r3
 8007c02:	2312      	movs	r3, #18
 8007c04:	921f      	str	r2, [sp, #124]	; 0x7c
 8007c06:	e7aa      	b.n	8007b5e <_dtoa_r+0x24e>
 8007c08:	2301      	movs	r3, #1
 8007c0a:	9309      	str	r3, [sp, #36]	; 0x24
 8007c0c:	e7f4      	b.n	8007bf8 <_dtoa_r+0x2e8>
 8007c0e:	bf00      	nop
 8007c10:	636f4361 	.word	0x636f4361
 8007c14:	3fd287a7 	.word	0x3fd287a7
 8007c18:	8b60c8b3 	.word	0x8b60c8b3
 8007c1c:	3fc68a28 	.word	0x3fc68a28
 8007c20:	509f79fb 	.word	0x509f79fb
 8007c24:	3fd34413 	.word	0x3fd34413
 8007c28:	7ff00000 	.word	0x7ff00000
 8007c2c:	0800a259 	.word	0x0800a259
 8007c30:	0800a250 	.word	0x0800a250
 8007c34:	0800a1d5 	.word	0x0800a1d5
 8007c38:	3ff80000 	.word	0x3ff80000
 8007c3c:	0800a2f8 	.word	0x0800a2f8
 8007c40:	0800a2d0 	.word	0x0800a2d0
 8007c44:	2301      	movs	r3, #1
 8007c46:	9304      	str	r3, [sp, #16]
 8007c48:	4698      	mov	r8, r3
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	e7da      	b.n	8007c04 <_dtoa_r+0x2f4>
 8007c4e:	3101      	adds	r1, #1
 8007c50:	6071      	str	r1, [r6, #4]
 8007c52:	0052      	lsls	r2, r2, #1
 8007c54:	e787      	b.n	8007b66 <_dtoa_r+0x256>
 8007c56:	07f1      	lsls	r1, r6, #31
 8007c58:	d508      	bpl.n	8007c6c <_dtoa_r+0x35c>
 8007c5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c62:	f7f8 fc39 	bl	80004d8 <__aeabi_dmul>
 8007c66:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007c6a:	3501      	adds	r5, #1
 8007c6c:	1076      	asrs	r6, r6, #1
 8007c6e:	3708      	adds	r7, #8
 8007c70:	2e00      	cmp	r6, #0
 8007c72:	d1f0      	bne.n	8007c56 <_dtoa_r+0x346>
 8007c74:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007c78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c7c:	f7f8 fd56 	bl	800072c <__aeabi_ddiv>
 8007c80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c84:	e01b      	b.n	8007cbe <_dtoa_r+0x3ae>
 8007c86:	2502      	movs	r5, #2
 8007c88:	e7a0      	b.n	8007bcc <_dtoa_r+0x2bc>
 8007c8a:	f000 80a4 	beq.w	8007dd6 <_dtoa_r+0x4c6>
 8007c8e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007c92:	f1ca 0600 	rsb	r6, sl, #0
 8007c96:	4ba0      	ldr	r3, [pc, #640]	; (8007f18 <_dtoa_r+0x608>)
 8007c98:	f006 020f 	and.w	r2, r6, #15
 8007c9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca4:	f7f8 fc18 	bl	80004d8 <__aeabi_dmul>
 8007ca8:	2502      	movs	r5, #2
 8007caa:	2300      	movs	r3, #0
 8007cac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cb0:	4f9a      	ldr	r7, [pc, #616]	; (8007f1c <_dtoa_r+0x60c>)
 8007cb2:	1136      	asrs	r6, r6, #4
 8007cb4:	2e00      	cmp	r6, #0
 8007cb6:	f040 8083 	bne.w	8007dc0 <_dtoa_r+0x4b0>
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d1e0      	bne.n	8007c80 <_dtoa_r+0x370>
 8007cbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f000 808a 	beq.w	8007dda <_dtoa_r+0x4ca>
 8007cc6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cca:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007cce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	4b92      	ldr	r3, [pc, #584]	; (8007f20 <_dtoa_r+0x610>)
 8007cd6:	f7f8 fe71 	bl	80009bc <__aeabi_dcmplt>
 8007cda:	2800      	cmp	r0, #0
 8007cdc:	d07d      	beq.n	8007dda <_dtoa_r+0x4ca>
 8007cde:	f1b8 0f00 	cmp.w	r8, #0
 8007ce2:	d07a      	beq.n	8007dda <_dtoa_r+0x4ca>
 8007ce4:	9b04      	ldr	r3, [sp, #16]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	dd36      	ble.n	8007d58 <_dtoa_r+0x448>
 8007cea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cee:	2200      	movs	r2, #0
 8007cf0:	4b8c      	ldr	r3, [pc, #560]	; (8007f24 <_dtoa_r+0x614>)
 8007cf2:	f7f8 fbf1 	bl	80004d8 <__aeabi_dmul>
 8007cf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cfa:	9e04      	ldr	r6, [sp, #16]
 8007cfc:	f10a 37ff 	add.w	r7, sl, #4294967295
 8007d00:	3501      	adds	r5, #1
 8007d02:	4628      	mov	r0, r5
 8007d04:	f7f8 fb7e 	bl	8000404 <__aeabi_i2d>
 8007d08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d0c:	f7f8 fbe4 	bl	80004d8 <__aeabi_dmul>
 8007d10:	2200      	movs	r2, #0
 8007d12:	4b85      	ldr	r3, [pc, #532]	; (8007f28 <_dtoa_r+0x618>)
 8007d14:	f7f8 fa2a 	bl	800016c <__adddf3>
 8007d18:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8007d1c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007d20:	950b      	str	r5, [sp, #44]	; 0x2c
 8007d22:	2e00      	cmp	r6, #0
 8007d24:	d15c      	bne.n	8007de0 <_dtoa_r+0x4d0>
 8007d26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	4b7f      	ldr	r3, [pc, #508]	; (8007f2c <_dtoa_r+0x61c>)
 8007d2e:	f7f8 fa1b 	bl	8000168 <__aeabi_dsub>
 8007d32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d34:	462b      	mov	r3, r5
 8007d36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d3a:	f7f8 fe5d 	bl	80009f8 <__aeabi_dcmpgt>
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	f040 8281 	bne.w	8008246 <_dtoa_r+0x936>
 8007d44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d4a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007d4e:	f7f8 fe35 	bl	80009bc <__aeabi_dcmplt>
 8007d52:	2800      	cmp	r0, #0
 8007d54:	f040 8275 	bne.w	8008242 <_dtoa_r+0x932>
 8007d58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007d5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d60:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	f2c0 814b 	blt.w	8007ffe <_dtoa_r+0x6ee>
 8007d68:	f1ba 0f0e 	cmp.w	sl, #14
 8007d6c:	f300 8147 	bgt.w	8007ffe <_dtoa_r+0x6ee>
 8007d70:	4b69      	ldr	r3, [pc, #420]	; (8007f18 <_dtoa_r+0x608>)
 8007d72:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007d7e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	f280 80d7 	bge.w	8007f34 <_dtoa_r+0x624>
 8007d86:	f1b8 0f00 	cmp.w	r8, #0
 8007d8a:	f300 80d3 	bgt.w	8007f34 <_dtoa_r+0x624>
 8007d8e:	f040 8257 	bne.w	8008240 <_dtoa_r+0x930>
 8007d92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d96:	2200      	movs	r2, #0
 8007d98:	4b64      	ldr	r3, [pc, #400]	; (8007f2c <_dtoa_r+0x61c>)
 8007d9a:	f7f8 fb9d 	bl	80004d8 <__aeabi_dmul>
 8007d9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007da2:	f7f8 fe1f 	bl	80009e4 <__aeabi_dcmpge>
 8007da6:	4646      	mov	r6, r8
 8007da8:	4647      	mov	r7, r8
 8007daa:	2800      	cmp	r0, #0
 8007dac:	f040 822d 	bne.w	800820a <_dtoa_r+0x8fa>
 8007db0:	9b06      	ldr	r3, [sp, #24]
 8007db2:	9a06      	ldr	r2, [sp, #24]
 8007db4:	1c5d      	adds	r5, r3, #1
 8007db6:	2331      	movs	r3, #49	; 0x31
 8007db8:	f10a 0a01 	add.w	sl, sl, #1
 8007dbc:	7013      	strb	r3, [r2, #0]
 8007dbe:	e228      	b.n	8008212 <_dtoa_r+0x902>
 8007dc0:	07f2      	lsls	r2, r6, #31
 8007dc2:	d505      	bpl.n	8007dd0 <_dtoa_r+0x4c0>
 8007dc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007dc8:	f7f8 fb86 	bl	80004d8 <__aeabi_dmul>
 8007dcc:	2301      	movs	r3, #1
 8007dce:	3501      	adds	r5, #1
 8007dd0:	1076      	asrs	r6, r6, #1
 8007dd2:	3708      	adds	r7, #8
 8007dd4:	e76e      	b.n	8007cb4 <_dtoa_r+0x3a4>
 8007dd6:	2502      	movs	r5, #2
 8007dd8:	e771      	b.n	8007cbe <_dtoa_r+0x3ae>
 8007dda:	4657      	mov	r7, sl
 8007ddc:	4646      	mov	r6, r8
 8007dde:	e790      	b.n	8007d02 <_dtoa_r+0x3f2>
 8007de0:	4b4d      	ldr	r3, [pc, #308]	; (8007f18 <_dtoa_r+0x608>)
 8007de2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007de6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d048      	beq.n	8007e82 <_dtoa_r+0x572>
 8007df0:	4602      	mov	r2, r0
 8007df2:	460b      	mov	r3, r1
 8007df4:	2000      	movs	r0, #0
 8007df6:	494e      	ldr	r1, [pc, #312]	; (8007f30 <_dtoa_r+0x620>)
 8007df8:	f7f8 fc98 	bl	800072c <__aeabi_ddiv>
 8007dfc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e00:	f7f8 f9b2 	bl	8000168 <__aeabi_dsub>
 8007e04:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007e08:	9d06      	ldr	r5, [sp, #24]
 8007e0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e0e:	f7f8 fe13 	bl	8000a38 <__aeabi_d2iz>
 8007e12:	9011      	str	r0, [sp, #68]	; 0x44
 8007e14:	f7f8 faf6 	bl	8000404 <__aeabi_i2d>
 8007e18:	4602      	mov	r2, r0
 8007e1a:	460b      	mov	r3, r1
 8007e1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e20:	f7f8 f9a2 	bl	8000168 <__aeabi_dsub>
 8007e24:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e2a:	3330      	adds	r3, #48	; 0x30
 8007e2c:	f805 3b01 	strb.w	r3, [r5], #1
 8007e30:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e34:	f7f8 fdc2 	bl	80009bc <__aeabi_dcmplt>
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	d163      	bne.n	8007f04 <_dtoa_r+0x5f4>
 8007e3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e40:	2000      	movs	r0, #0
 8007e42:	4937      	ldr	r1, [pc, #220]	; (8007f20 <_dtoa_r+0x610>)
 8007e44:	f7f8 f990 	bl	8000168 <__aeabi_dsub>
 8007e48:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e4c:	f7f8 fdb6 	bl	80009bc <__aeabi_dcmplt>
 8007e50:	2800      	cmp	r0, #0
 8007e52:	f040 80b5 	bne.w	8007fc0 <_dtoa_r+0x6b0>
 8007e56:	9b06      	ldr	r3, [sp, #24]
 8007e58:	1aeb      	subs	r3, r5, r3
 8007e5a:	429e      	cmp	r6, r3
 8007e5c:	f77f af7c 	ble.w	8007d58 <_dtoa_r+0x448>
 8007e60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007e64:	2200      	movs	r2, #0
 8007e66:	4b2f      	ldr	r3, [pc, #188]	; (8007f24 <_dtoa_r+0x614>)
 8007e68:	f7f8 fb36 	bl	80004d8 <__aeabi_dmul>
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007e72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e76:	4b2b      	ldr	r3, [pc, #172]	; (8007f24 <_dtoa_r+0x614>)
 8007e78:	f7f8 fb2e 	bl	80004d8 <__aeabi_dmul>
 8007e7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e80:	e7c3      	b.n	8007e0a <_dtoa_r+0x4fa>
 8007e82:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e86:	f7f8 fb27 	bl	80004d8 <__aeabi_dmul>
 8007e8a:	9b06      	ldr	r3, [sp, #24]
 8007e8c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007e90:	199d      	adds	r5, r3, r6
 8007e92:	461e      	mov	r6, r3
 8007e94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e98:	f7f8 fdce 	bl	8000a38 <__aeabi_d2iz>
 8007e9c:	9011      	str	r0, [sp, #68]	; 0x44
 8007e9e:	f7f8 fab1 	bl	8000404 <__aeabi_i2d>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	460b      	mov	r3, r1
 8007ea6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007eaa:	f7f8 f95d 	bl	8000168 <__aeabi_dsub>
 8007eae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007eb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007eb4:	3330      	adds	r3, #48	; 0x30
 8007eb6:	f806 3b01 	strb.w	r3, [r6], #1
 8007eba:	42ae      	cmp	r6, r5
 8007ebc:	f04f 0200 	mov.w	r2, #0
 8007ec0:	d124      	bne.n	8007f0c <_dtoa_r+0x5fc>
 8007ec2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ec6:	4b1a      	ldr	r3, [pc, #104]	; (8007f30 <_dtoa_r+0x620>)
 8007ec8:	f7f8 f950 	bl	800016c <__adddf3>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	460b      	mov	r3, r1
 8007ed0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ed4:	f7f8 fd90 	bl	80009f8 <__aeabi_dcmpgt>
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	d171      	bne.n	8007fc0 <_dtoa_r+0x6b0>
 8007edc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	4913      	ldr	r1, [pc, #76]	; (8007f30 <_dtoa_r+0x620>)
 8007ee4:	f7f8 f940 	bl	8000168 <__aeabi_dsub>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	460b      	mov	r3, r1
 8007eec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ef0:	f7f8 fd64 	bl	80009bc <__aeabi_dcmplt>
 8007ef4:	2800      	cmp	r0, #0
 8007ef6:	f43f af2f 	beq.w	8007d58 <_dtoa_r+0x448>
 8007efa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007efe:	1e6a      	subs	r2, r5, #1
 8007f00:	2b30      	cmp	r3, #48	; 0x30
 8007f02:	d001      	beq.n	8007f08 <_dtoa_r+0x5f8>
 8007f04:	46ba      	mov	sl, r7
 8007f06:	e04a      	b.n	8007f9e <_dtoa_r+0x68e>
 8007f08:	4615      	mov	r5, r2
 8007f0a:	e7f6      	b.n	8007efa <_dtoa_r+0x5ea>
 8007f0c:	4b05      	ldr	r3, [pc, #20]	; (8007f24 <_dtoa_r+0x614>)
 8007f0e:	f7f8 fae3 	bl	80004d8 <__aeabi_dmul>
 8007f12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f16:	e7bd      	b.n	8007e94 <_dtoa_r+0x584>
 8007f18:	0800a2f8 	.word	0x0800a2f8
 8007f1c:	0800a2d0 	.word	0x0800a2d0
 8007f20:	3ff00000 	.word	0x3ff00000
 8007f24:	40240000 	.word	0x40240000
 8007f28:	401c0000 	.word	0x401c0000
 8007f2c:	40140000 	.word	0x40140000
 8007f30:	3fe00000 	.word	0x3fe00000
 8007f34:	9d06      	ldr	r5, [sp, #24]
 8007f36:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f3e:	4630      	mov	r0, r6
 8007f40:	4639      	mov	r1, r7
 8007f42:	f7f8 fbf3 	bl	800072c <__aeabi_ddiv>
 8007f46:	f7f8 fd77 	bl	8000a38 <__aeabi_d2iz>
 8007f4a:	4681      	mov	r9, r0
 8007f4c:	f7f8 fa5a 	bl	8000404 <__aeabi_i2d>
 8007f50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f54:	f7f8 fac0 	bl	80004d8 <__aeabi_dmul>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	460b      	mov	r3, r1
 8007f5c:	4630      	mov	r0, r6
 8007f5e:	4639      	mov	r1, r7
 8007f60:	f7f8 f902 	bl	8000168 <__aeabi_dsub>
 8007f64:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8007f68:	f805 6b01 	strb.w	r6, [r5], #1
 8007f6c:	9e06      	ldr	r6, [sp, #24]
 8007f6e:	4602      	mov	r2, r0
 8007f70:	1bae      	subs	r6, r5, r6
 8007f72:	45b0      	cmp	r8, r6
 8007f74:	460b      	mov	r3, r1
 8007f76:	d135      	bne.n	8007fe4 <_dtoa_r+0x6d4>
 8007f78:	f7f8 f8f8 	bl	800016c <__adddf3>
 8007f7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f80:	4606      	mov	r6, r0
 8007f82:	460f      	mov	r7, r1
 8007f84:	f7f8 fd38 	bl	80009f8 <__aeabi_dcmpgt>
 8007f88:	b9c8      	cbnz	r0, 8007fbe <_dtoa_r+0x6ae>
 8007f8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f8e:	4630      	mov	r0, r6
 8007f90:	4639      	mov	r1, r7
 8007f92:	f7f8 fd09 	bl	80009a8 <__aeabi_dcmpeq>
 8007f96:	b110      	cbz	r0, 8007f9e <_dtoa_r+0x68e>
 8007f98:	f019 0f01 	tst.w	r9, #1
 8007f9c:	d10f      	bne.n	8007fbe <_dtoa_r+0x6ae>
 8007f9e:	4659      	mov	r1, fp
 8007fa0:	4620      	mov	r0, r4
 8007fa2:	f000 fecb 	bl	8008d3c <_Bfree>
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007faa:	702b      	strb	r3, [r5, #0]
 8007fac:	f10a 0301 	add.w	r3, sl, #1
 8007fb0:	6013      	str	r3, [r2, #0]
 8007fb2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	f43f acf3 	beq.w	80079a0 <_dtoa_r+0x90>
 8007fba:	601d      	str	r5, [r3, #0]
 8007fbc:	e4f0      	b.n	80079a0 <_dtoa_r+0x90>
 8007fbe:	4657      	mov	r7, sl
 8007fc0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007fc4:	1e6b      	subs	r3, r5, #1
 8007fc6:	2a39      	cmp	r2, #57	; 0x39
 8007fc8:	d106      	bne.n	8007fd8 <_dtoa_r+0x6c8>
 8007fca:	9a06      	ldr	r2, [sp, #24]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d107      	bne.n	8007fe0 <_dtoa_r+0x6d0>
 8007fd0:	2330      	movs	r3, #48	; 0x30
 8007fd2:	7013      	strb	r3, [r2, #0]
 8007fd4:	4613      	mov	r3, r2
 8007fd6:	3701      	adds	r7, #1
 8007fd8:	781a      	ldrb	r2, [r3, #0]
 8007fda:	3201      	adds	r2, #1
 8007fdc:	701a      	strb	r2, [r3, #0]
 8007fde:	e791      	b.n	8007f04 <_dtoa_r+0x5f4>
 8007fe0:	461d      	mov	r5, r3
 8007fe2:	e7ed      	b.n	8007fc0 <_dtoa_r+0x6b0>
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	4b99      	ldr	r3, [pc, #612]	; (800824c <_dtoa_r+0x93c>)
 8007fe8:	f7f8 fa76 	bl	80004d8 <__aeabi_dmul>
 8007fec:	2200      	movs	r2, #0
 8007fee:	2300      	movs	r3, #0
 8007ff0:	4606      	mov	r6, r0
 8007ff2:	460f      	mov	r7, r1
 8007ff4:	f7f8 fcd8 	bl	80009a8 <__aeabi_dcmpeq>
 8007ff8:	2800      	cmp	r0, #0
 8007ffa:	d09e      	beq.n	8007f3a <_dtoa_r+0x62a>
 8007ffc:	e7cf      	b.n	8007f9e <_dtoa_r+0x68e>
 8007ffe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008000:	2a00      	cmp	r2, #0
 8008002:	f000 8088 	beq.w	8008116 <_dtoa_r+0x806>
 8008006:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008008:	2a01      	cmp	r2, #1
 800800a:	dc6d      	bgt.n	80080e8 <_dtoa_r+0x7d8>
 800800c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800800e:	2a00      	cmp	r2, #0
 8008010:	d066      	beq.n	80080e0 <_dtoa_r+0x7d0>
 8008012:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008016:	464d      	mov	r5, r9
 8008018:	9e08      	ldr	r6, [sp, #32]
 800801a:	9a07      	ldr	r2, [sp, #28]
 800801c:	2101      	movs	r1, #1
 800801e:	441a      	add	r2, r3
 8008020:	4620      	mov	r0, r4
 8008022:	4499      	add	r9, r3
 8008024:	9207      	str	r2, [sp, #28]
 8008026:	f000 ff67 	bl	8008ef8 <__i2b>
 800802a:	4607      	mov	r7, r0
 800802c:	2d00      	cmp	r5, #0
 800802e:	dd0b      	ble.n	8008048 <_dtoa_r+0x738>
 8008030:	9b07      	ldr	r3, [sp, #28]
 8008032:	2b00      	cmp	r3, #0
 8008034:	dd08      	ble.n	8008048 <_dtoa_r+0x738>
 8008036:	42ab      	cmp	r3, r5
 8008038:	bfa8      	it	ge
 800803a:	462b      	movge	r3, r5
 800803c:	9a07      	ldr	r2, [sp, #28]
 800803e:	eba9 0903 	sub.w	r9, r9, r3
 8008042:	1aed      	subs	r5, r5, r3
 8008044:	1ad3      	subs	r3, r2, r3
 8008046:	9307      	str	r3, [sp, #28]
 8008048:	9b08      	ldr	r3, [sp, #32]
 800804a:	b1eb      	cbz	r3, 8008088 <_dtoa_r+0x778>
 800804c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800804e:	2b00      	cmp	r3, #0
 8008050:	d065      	beq.n	800811e <_dtoa_r+0x80e>
 8008052:	b18e      	cbz	r6, 8008078 <_dtoa_r+0x768>
 8008054:	4639      	mov	r1, r7
 8008056:	4632      	mov	r2, r6
 8008058:	4620      	mov	r0, r4
 800805a:	f000 ffeb 	bl	8009034 <__pow5mult>
 800805e:	465a      	mov	r2, fp
 8008060:	4601      	mov	r1, r0
 8008062:	4607      	mov	r7, r0
 8008064:	4620      	mov	r0, r4
 8008066:	f000 ff50 	bl	8008f0a <__multiply>
 800806a:	4659      	mov	r1, fp
 800806c:	900a      	str	r0, [sp, #40]	; 0x28
 800806e:	4620      	mov	r0, r4
 8008070:	f000 fe64 	bl	8008d3c <_Bfree>
 8008074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008076:	469b      	mov	fp, r3
 8008078:	9b08      	ldr	r3, [sp, #32]
 800807a:	1b9a      	subs	r2, r3, r6
 800807c:	d004      	beq.n	8008088 <_dtoa_r+0x778>
 800807e:	4659      	mov	r1, fp
 8008080:	4620      	mov	r0, r4
 8008082:	f000 ffd7 	bl	8009034 <__pow5mult>
 8008086:	4683      	mov	fp, r0
 8008088:	2101      	movs	r1, #1
 800808a:	4620      	mov	r0, r4
 800808c:	f000 ff34 	bl	8008ef8 <__i2b>
 8008090:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008092:	4606      	mov	r6, r0
 8008094:	2b00      	cmp	r3, #0
 8008096:	f000 81c6 	beq.w	8008426 <_dtoa_r+0xb16>
 800809a:	461a      	mov	r2, r3
 800809c:	4601      	mov	r1, r0
 800809e:	4620      	mov	r0, r4
 80080a0:	f000 ffc8 	bl	8009034 <__pow5mult>
 80080a4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80080a6:	4606      	mov	r6, r0
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	dc3e      	bgt.n	800812a <_dtoa_r+0x81a>
 80080ac:	9b02      	ldr	r3, [sp, #8]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d137      	bne.n	8008122 <_dtoa_r+0x812>
 80080b2:	9b03      	ldr	r3, [sp, #12]
 80080b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d134      	bne.n	8008126 <_dtoa_r+0x816>
 80080bc:	9b03      	ldr	r3, [sp, #12]
 80080be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80080c2:	0d1b      	lsrs	r3, r3, #20
 80080c4:	051b      	lsls	r3, r3, #20
 80080c6:	b12b      	cbz	r3, 80080d4 <_dtoa_r+0x7c4>
 80080c8:	9b07      	ldr	r3, [sp, #28]
 80080ca:	f109 0901 	add.w	r9, r9, #1
 80080ce:	3301      	adds	r3, #1
 80080d0:	9307      	str	r3, [sp, #28]
 80080d2:	2301      	movs	r3, #1
 80080d4:	9308      	str	r3, [sp, #32]
 80080d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d128      	bne.n	800812e <_dtoa_r+0x81e>
 80080dc:	2001      	movs	r0, #1
 80080de:	e02e      	b.n	800813e <_dtoa_r+0x82e>
 80080e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80080e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80080e6:	e796      	b.n	8008016 <_dtoa_r+0x706>
 80080e8:	9b08      	ldr	r3, [sp, #32]
 80080ea:	f108 36ff 	add.w	r6, r8, #4294967295
 80080ee:	42b3      	cmp	r3, r6
 80080f0:	bfb7      	itett	lt
 80080f2:	9b08      	ldrlt	r3, [sp, #32]
 80080f4:	1b9e      	subge	r6, r3, r6
 80080f6:	1af2      	sublt	r2, r6, r3
 80080f8:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80080fa:	bfbf      	itttt	lt
 80080fc:	9608      	strlt	r6, [sp, #32]
 80080fe:	189b      	addlt	r3, r3, r2
 8008100:	930c      	strlt	r3, [sp, #48]	; 0x30
 8008102:	2600      	movlt	r6, #0
 8008104:	f1b8 0f00 	cmp.w	r8, #0
 8008108:	bfb9      	ittee	lt
 800810a:	eba9 0508 	sublt.w	r5, r9, r8
 800810e:	2300      	movlt	r3, #0
 8008110:	464d      	movge	r5, r9
 8008112:	4643      	movge	r3, r8
 8008114:	e781      	b.n	800801a <_dtoa_r+0x70a>
 8008116:	9e08      	ldr	r6, [sp, #32]
 8008118:	464d      	mov	r5, r9
 800811a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800811c:	e786      	b.n	800802c <_dtoa_r+0x71c>
 800811e:	9a08      	ldr	r2, [sp, #32]
 8008120:	e7ad      	b.n	800807e <_dtoa_r+0x76e>
 8008122:	2300      	movs	r3, #0
 8008124:	e7d6      	b.n	80080d4 <_dtoa_r+0x7c4>
 8008126:	9b02      	ldr	r3, [sp, #8]
 8008128:	e7d4      	b.n	80080d4 <_dtoa_r+0x7c4>
 800812a:	2300      	movs	r3, #0
 800812c:	9308      	str	r3, [sp, #32]
 800812e:	6933      	ldr	r3, [r6, #16]
 8008130:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008134:	6918      	ldr	r0, [r3, #16]
 8008136:	f000 fe91 	bl	8008e5c <__hi0bits>
 800813a:	f1c0 0020 	rsb	r0, r0, #32
 800813e:	9b07      	ldr	r3, [sp, #28]
 8008140:	4418      	add	r0, r3
 8008142:	f010 001f 	ands.w	r0, r0, #31
 8008146:	d047      	beq.n	80081d8 <_dtoa_r+0x8c8>
 8008148:	f1c0 0320 	rsb	r3, r0, #32
 800814c:	2b04      	cmp	r3, #4
 800814e:	dd3b      	ble.n	80081c8 <_dtoa_r+0x8b8>
 8008150:	9b07      	ldr	r3, [sp, #28]
 8008152:	f1c0 001c 	rsb	r0, r0, #28
 8008156:	4481      	add	r9, r0
 8008158:	4405      	add	r5, r0
 800815a:	4403      	add	r3, r0
 800815c:	9307      	str	r3, [sp, #28]
 800815e:	f1b9 0f00 	cmp.w	r9, #0
 8008162:	dd05      	ble.n	8008170 <_dtoa_r+0x860>
 8008164:	4659      	mov	r1, fp
 8008166:	464a      	mov	r2, r9
 8008168:	4620      	mov	r0, r4
 800816a:	f000 ffb1 	bl	80090d0 <__lshift>
 800816e:	4683      	mov	fp, r0
 8008170:	9b07      	ldr	r3, [sp, #28]
 8008172:	2b00      	cmp	r3, #0
 8008174:	dd05      	ble.n	8008182 <_dtoa_r+0x872>
 8008176:	4631      	mov	r1, r6
 8008178:	461a      	mov	r2, r3
 800817a:	4620      	mov	r0, r4
 800817c:	f000 ffa8 	bl	80090d0 <__lshift>
 8008180:	4606      	mov	r6, r0
 8008182:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008184:	b353      	cbz	r3, 80081dc <_dtoa_r+0x8cc>
 8008186:	4631      	mov	r1, r6
 8008188:	4658      	mov	r0, fp
 800818a:	f000 fff5 	bl	8009178 <__mcmp>
 800818e:	2800      	cmp	r0, #0
 8008190:	da24      	bge.n	80081dc <_dtoa_r+0x8cc>
 8008192:	2300      	movs	r3, #0
 8008194:	4659      	mov	r1, fp
 8008196:	220a      	movs	r2, #10
 8008198:	4620      	mov	r0, r4
 800819a:	f000 fde6 	bl	8008d6a <__multadd>
 800819e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081a4:	4683      	mov	fp, r0
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	f000 8144 	beq.w	8008434 <_dtoa_r+0xb24>
 80081ac:	2300      	movs	r3, #0
 80081ae:	4639      	mov	r1, r7
 80081b0:	220a      	movs	r2, #10
 80081b2:	4620      	mov	r0, r4
 80081b4:	f000 fdd9 	bl	8008d6a <__multadd>
 80081b8:	9b04      	ldr	r3, [sp, #16]
 80081ba:	4607      	mov	r7, r0
 80081bc:	2b00      	cmp	r3, #0
 80081be:	dc4d      	bgt.n	800825c <_dtoa_r+0x94c>
 80081c0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80081c2:	2b02      	cmp	r3, #2
 80081c4:	dd4a      	ble.n	800825c <_dtoa_r+0x94c>
 80081c6:	e011      	b.n	80081ec <_dtoa_r+0x8dc>
 80081c8:	d0c9      	beq.n	800815e <_dtoa_r+0x84e>
 80081ca:	9a07      	ldr	r2, [sp, #28]
 80081cc:	331c      	adds	r3, #28
 80081ce:	441a      	add	r2, r3
 80081d0:	4499      	add	r9, r3
 80081d2:	441d      	add	r5, r3
 80081d4:	4613      	mov	r3, r2
 80081d6:	e7c1      	b.n	800815c <_dtoa_r+0x84c>
 80081d8:	4603      	mov	r3, r0
 80081da:	e7f6      	b.n	80081ca <_dtoa_r+0x8ba>
 80081dc:	f1b8 0f00 	cmp.w	r8, #0
 80081e0:	dc36      	bgt.n	8008250 <_dtoa_r+0x940>
 80081e2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80081e4:	2b02      	cmp	r3, #2
 80081e6:	dd33      	ble.n	8008250 <_dtoa_r+0x940>
 80081e8:	f8cd 8010 	str.w	r8, [sp, #16]
 80081ec:	9b04      	ldr	r3, [sp, #16]
 80081ee:	b963      	cbnz	r3, 800820a <_dtoa_r+0x8fa>
 80081f0:	4631      	mov	r1, r6
 80081f2:	2205      	movs	r2, #5
 80081f4:	4620      	mov	r0, r4
 80081f6:	f000 fdb8 	bl	8008d6a <__multadd>
 80081fa:	4601      	mov	r1, r0
 80081fc:	4606      	mov	r6, r0
 80081fe:	4658      	mov	r0, fp
 8008200:	f000 ffba 	bl	8009178 <__mcmp>
 8008204:	2800      	cmp	r0, #0
 8008206:	f73f add3 	bgt.w	8007db0 <_dtoa_r+0x4a0>
 800820a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800820c:	9d06      	ldr	r5, [sp, #24]
 800820e:	ea6f 0a03 	mvn.w	sl, r3
 8008212:	f04f 0900 	mov.w	r9, #0
 8008216:	4631      	mov	r1, r6
 8008218:	4620      	mov	r0, r4
 800821a:	f000 fd8f 	bl	8008d3c <_Bfree>
 800821e:	2f00      	cmp	r7, #0
 8008220:	f43f aebd 	beq.w	8007f9e <_dtoa_r+0x68e>
 8008224:	f1b9 0f00 	cmp.w	r9, #0
 8008228:	d005      	beq.n	8008236 <_dtoa_r+0x926>
 800822a:	45b9      	cmp	r9, r7
 800822c:	d003      	beq.n	8008236 <_dtoa_r+0x926>
 800822e:	4649      	mov	r1, r9
 8008230:	4620      	mov	r0, r4
 8008232:	f000 fd83 	bl	8008d3c <_Bfree>
 8008236:	4639      	mov	r1, r7
 8008238:	4620      	mov	r0, r4
 800823a:	f000 fd7f 	bl	8008d3c <_Bfree>
 800823e:	e6ae      	b.n	8007f9e <_dtoa_r+0x68e>
 8008240:	2600      	movs	r6, #0
 8008242:	4637      	mov	r7, r6
 8008244:	e7e1      	b.n	800820a <_dtoa_r+0x8fa>
 8008246:	46ba      	mov	sl, r7
 8008248:	4637      	mov	r7, r6
 800824a:	e5b1      	b.n	8007db0 <_dtoa_r+0x4a0>
 800824c:	40240000 	.word	0x40240000
 8008250:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008252:	f8cd 8010 	str.w	r8, [sp, #16]
 8008256:	2b00      	cmp	r3, #0
 8008258:	f000 80f3 	beq.w	8008442 <_dtoa_r+0xb32>
 800825c:	2d00      	cmp	r5, #0
 800825e:	dd05      	ble.n	800826c <_dtoa_r+0x95c>
 8008260:	4639      	mov	r1, r7
 8008262:	462a      	mov	r2, r5
 8008264:	4620      	mov	r0, r4
 8008266:	f000 ff33 	bl	80090d0 <__lshift>
 800826a:	4607      	mov	r7, r0
 800826c:	9b08      	ldr	r3, [sp, #32]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d04c      	beq.n	800830c <_dtoa_r+0x9fc>
 8008272:	6879      	ldr	r1, [r7, #4]
 8008274:	4620      	mov	r0, r4
 8008276:	f000 fd2d 	bl	8008cd4 <_Balloc>
 800827a:	4605      	mov	r5, r0
 800827c:	693a      	ldr	r2, [r7, #16]
 800827e:	f107 010c 	add.w	r1, r7, #12
 8008282:	3202      	adds	r2, #2
 8008284:	0092      	lsls	r2, r2, #2
 8008286:	300c      	adds	r0, #12
 8008288:	f7fd fd74 	bl	8005d74 <memcpy>
 800828c:	2201      	movs	r2, #1
 800828e:	4629      	mov	r1, r5
 8008290:	4620      	mov	r0, r4
 8008292:	f000 ff1d 	bl	80090d0 <__lshift>
 8008296:	46b9      	mov	r9, r7
 8008298:	4607      	mov	r7, r0
 800829a:	9b06      	ldr	r3, [sp, #24]
 800829c:	9307      	str	r3, [sp, #28]
 800829e:	9b02      	ldr	r3, [sp, #8]
 80082a0:	f003 0301 	and.w	r3, r3, #1
 80082a4:	9308      	str	r3, [sp, #32]
 80082a6:	4631      	mov	r1, r6
 80082a8:	4658      	mov	r0, fp
 80082aa:	f7ff faa3 	bl	80077f4 <quorem>
 80082ae:	4649      	mov	r1, r9
 80082b0:	4605      	mov	r5, r0
 80082b2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80082b6:	4658      	mov	r0, fp
 80082b8:	f000 ff5e 	bl	8009178 <__mcmp>
 80082bc:	463a      	mov	r2, r7
 80082be:	9002      	str	r0, [sp, #8]
 80082c0:	4631      	mov	r1, r6
 80082c2:	4620      	mov	r0, r4
 80082c4:	f000 ff72 	bl	80091ac <__mdiff>
 80082c8:	68c3      	ldr	r3, [r0, #12]
 80082ca:	4602      	mov	r2, r0
 80082cc:	bb03      	cbnz	r3, 8008310 <_dtoa_r+0xa00>
 80082ce:	4601      	mov	r1, r0
 80082d0:	9009      	str	r0, [sp, #36]	; 0x24
 80082d2:	4658      	mov	r0, fp
 80082d4:	f000 ff50 	bl	8009178 <__mcmp>
 80082d8:	4603      	mov	r3, r0
 80082da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082dc:	4611      	mov	r1, r2
 80082de:	4620      	mov	r0, r4
 80082e0:	9309      	str	r3, [sp, #36]	; 0x24
 80082e2:	f000 fd2b 	bl	8008d3c <_Bfree>
 80082e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082e8:	b9a3      	cbnz	r3, 8008314 <_dtoa_r+0xa04>
 80082ea:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80082ec:	b992      	cbnz	r2, 8008314 <_dtoa_r+0xa04>
 80082ee:	9a08      	ldr	r2, [sp, #32]
 80082f0:	b982      	cbnz	r2, 8008314 <_dtoa_r+0xa04>
 80082f2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80082f6:	d029      	beq.n	800834c <_dtoa_r+0xa3c>
 80082f8:	9b02      	ldr	r3, [sp, #8]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	dd01      	ble.n	8008302 <_dtoa_r+0x9f2>
 80082fe:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008302:	9b07      	ldr	r3, [sp, #28]
 8008304:	1c5d      	adds	r5, r3, #1
 8008306:	f883 8000 	strb.w	r8, [r3]
 800830a:	e784      	b.n	8008216 <_dtoa_r+0x906>
 800830c:	4638      	mov	r0, r7
 800830e:	e7c2      	b.n	8008296 <_dtoa_r+0x986>
 8008310:	2301      	movs	r3, #1
 8008312:	e7e3      	b.n	80082dc <_dtoa_r+0x9cc>
 8008314:	9a02      	ldr	r2, [sp, #8]
 8008316:	2a00      	cmp	r2, #0
 8008318:	db04      	blt.n	8008324 <_dtoa_r+0xa14>
 800831a:	d123      	bne.n	8008364 <_dtoa_r+0xa54>
 800831c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800831e:	bb0a      	cbnz	r2, 8008364 <_dtoa_r+0xa54>
 8008320:	9a08      	ldr	r2, [sp, #32]
 8008322:	b9fa      	cbnz	r2, 8008364 <_dtoa_r+0xa54>
 8008324:	2b00      	cmp	r3, #0
 8008326:	ddec      	ble.n	8008302 <_dtoa_r+0x9f2>
 8008328:	4659      	mov	r1, fp
 800832a:	2201      	movs	r2, #1
 800832c:	4620      	mov	r0, r4
 800832e:	f000 fecf 	bl	80090d0 <__lshift>
 8008332:	4631      	mov	r1, r6
 8008334:	4683      	mov	fp, r0
 8008336:	f000 ff1f 	bl	8009178 <__mcmp>
 800833a:	2800      	cmp	r0, #0
 800833c:	dc03      	bgt.n	8008346 <_dtoa_r+0xa36>
 800833e:	d1e0      	bne.n	8008302 <_dtoa_r+0x9f2>
 8008340:	f018 0f01 	tst.w	r8, #1
 8008344:	d0dd      	beq.n	8008302 <_dtoa_r+0x9f2>
 8008346:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800834a:	d1d8      	bne.n	80082fe <_dtoa_r+0x9ee>
 800834c:	9b07      	ldr	r3, [sp, #28]
 800834e:	9a07      	ldr	r2, [sp, #28]
 8008350:	1c5d      	adds	r5, r3, #1
 8008352:	2339      	movs	r3, #57	; 0x39
 8008354:	7013      	strb	r3, [r2, #0]
 8008356:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800835a:	1e6a      	subs	r2, r5, #1
 800835c:	2b39      	cmp	r3, #57	; 0x39
 800835e:	d04d      	beq.n	80083fc <_dtoa_r+0xaec>
 8008360:	3301      	adds	r3, #1
 8008362:	e052      	b.n	800840a <_dtoa_r+0xafa>
 8008364:	9a07      	ldr	r2, [sp, #28]
 8008366:	2b00      	cmp	r3, #0
 8008368:	f102 0501 	add.w	r5, r2, #1
 800836c:	dd06      	ble.n	800837c <_dtoa_r+0xa6c>
 800836e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008372:	d0eb      	beq.n	800834c <_dtoa_r+0xa3c>
 8008374:	f108 0801 	add.w	r8, r8, #1
 8008378:	9b07      	ldr	r3, [sp, #28]
 800837a:	e7c4      	b.n	8008306 <_dtoa_r+0x9f6>
 800837c:	9b06      	ldr	r3, [sp, #24]
 800837e:	9a04      	ldr	r2, [sp, #16]
 8008380:	1aeb      	subs	r3, r5, r3
 8008382:	4293      	cmp	r3, r2
 8008384:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008388:	d021      	beq.n	80083ce <_dtoa_r+0xabe>
 800838a:	4659      	mov	r1, fp
 800838c:	2300      	movs	r3, #0
 800838e:	220a      	movs	r2, #10
 8008390:	4620      	mov	r0, r4
 8008392:	f000 fcea 	bl	8008d6a <__multadd>
 8008396:	45b9      	cmp	r9, r7
 8008398:	4683      	mov	fp, r0
 800839a:	f04f 0300 	mov.w	r3, #0
 800839e:	f04f 020a 	mov.w	r2, #10
 80083a2:	4649      	mov	r1, r9
 80083a4:	4620      	mov	r0, r4
 80083a6:	d105      	bne.n	80083b4 <_dtoa_r+0xaa4>
 80083a8:	f000 fcdf 	bl	8008d6a <__multadd>
 80083ac:	4681      	mov	r9, r0
 80083ae:	4607      	mov	r7, r0
 80083b0:	9507      	str	r5, [sp, #28]
 80083b2:	e778      	b.n	80082a6 <_dtoa_r+0x996>
 80083b4:	f000 fcd9 	bl	8008d6a <__multadd>
 80083b8:	4639      	mov	r1, r7
 80083ba:	4681      	mov	r9, r0
 80083bc:	2300      	movs	r3, #0
 80083be:	220a      	movs	r2, #10
 80083c0:	4620      	mov	r0, r4
 80083c2:	f000 fcd2 	bl	8008d6a <__multadd>
 80083c6:	4607      	mov	r7, r0
 80083c8:	e7f2      	b.n	80083b0 <_dtoa_r+0xaa0>
 80083ca:	f04f 0900 	mov.w	r9, #0
 80083ce:	4659      	mov	r1, fp
 80083d0:	2201      	movs	r2, #1
 80083d2:	4620      	mov	r0, r4
 80083d4:	f000 fe7c 	bl	80090d0 <__lshift>
 80083d8:	4631      	mov	r1, r6
 80083da:	4683      	mov	fp, r0
 80083dc:	f000 fecc 	bl	8009178 <__mcmp>
 80083e0:	2800      	cmp	r0, #0
 80083e2:	dcb8      	bgt.n	8008356 <_dtoa_r+0xa46>
 80083e4:	d102      	bne.n	80083ec <_dtoa_r+0xadc>
 80083e6:	f018 0f01 	tst.w	r8, #1
 80083ea:	d1b4      	bne.n	8008356 <_dtoa_r+0xa46>
 80083ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80083f0:	1e6a      	subs	r2, r5, #1
 80083f2:	2b30      	cmp	r3, #48	; 0x30
 80083f4:	f47f af0f 	bne.w	8008216 <_dtoa_r+0x906>
 80083f8:	4615      	mov	r5, r2
 80083fa:	e7f7      	b.n	80083ec <_dtoa_r+0xadc>
 80083fc:	9b06      	ldr	r3, [sp, #24]
 80083fe:	4293      	cmp	r3, r2
 8008400:	d105      	bne.n	800840e <_dtoa_r+0xafe>
 8008402:	2331      	movs	r3, #49	; 0x31
 8008404:	9a06      	ldr	r2, [sp, #24]
 8008406:	f10a 0a01 	add.w	sl, sl, #1
 800840a:	7013      	strb	r3, [r2, #0]
 800840c:	e703      	b.n	8008216 <_dtoa_r+0x906>
 800840e:	4615      	mov	r5, r2
 8008410:	e7a1      	b.n	8008356 <_dtoa_r+0xa46>
 8008412:	4b17      	ldr	r3, [pc, #92]	; (8008470 <_dtoa_r+0xb60>)
 8008414:	f7ff bae1 	b.w	80079da <_dtoa_r+0xca>
 8008418:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800841a:	2b00      	cmp	r3, #0
 800841c:	f47f aabb 	bne.w	8007996 <_dtoa_r+0x86>
 8008420:	4b14      	ldr	r3, [pc, #80]	; (8008474 <_dtoa_r+0xb64>)
 8008422:	f7ff bada 	b.w	80079da <_dtoa_r+0xca>
 8008426:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008428:	2b01      	cmp	r3, #1
 800842a:	f77f ae3f 	ble.w	80080ac <_dtoa_r+0x79c>
 800842e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008430:	9308      	str	r3, [sp, #32]
 8008432:	e653      	b.n	80080dc <_dtoa_r+0x7cc>
 8008434:	9b04      	ldr	r3, [sp, #16]
 8008436:	2b00      	cmp	r3, #0
 8008438:	dc03      	bgt.n	8008442 <_dtoa_r+0xb32>
 800843a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800843c:	2b02      	cmp	r3, #2
 800843e:	f73f aed5 	bgt.w	80081ec <_dtoa_r+0x8dc>
 8008442:	9d06      	ldr	r5, [sp, #24]
 8008444:	4631      	mov	r1, r6
 8008446:	4658      	mov	r0, fp
 8008448:	f7ff f9d4 	bl	80077f4 <quorem>
 800844c:	9b06      	ldr	r3, [sp, #24]
 800844e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008452:	f805 8b01 	strb.w	r8, [r5], #1
 8008456:	9a04      	ldr	r2, [sp, #16]
 8008458:	1aeb      	subs	r3, r5, r3
 800845a:	429a      	cmp	r2, r3
 800845c:	ddb5      	ble.n	80083ca <_dtoa_r+0xaba>
 800845e:	4659      	mov	r1, fp
 8008460:	2300      	movs	r3, #0
 8008462:	220a      	movs	r2, #10
 8008464:	4620      	mov	r0, r4
 8008466:	f000 fc80 	bl	8008d6a <__multadd>
 800846a:	4683      	mov	fp, r0
 800846c:	e7ea      	b.n	8008444 <_dtoa_r+0xb34>
 800846e:	bf00      	nop
 8008470:	0800a1d4 	.word	0x0800a1d4
 8008474:	0800a250 	.word	0x0800a250

08008478 <std>:
 8008478:	2300      	movs	r3, #0
 800847a:	b510      	push	{r4, lr}
 800847c:	4604      	mov	r4, r0
 800847e:	e9c0 3300 	strd	r3, r3, [r0]
 8008482:	6083      	str	r3, [r0, #8]
 8008484:	8181      	strh	r1, [r0, #12]
 8008486:	6643      	str	r3, [r0, #100]	; 0x64
 8008488:	81c2      	strh	r2, [r0, #14]
 800848a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800848e:	6183      	str	r3, [r0, #24]
 8008490:	4619      	mov	r1, r3
 8008492:	2208      	movs	r2, #8
 8008494:	305c      	adds	r0, #92	; 0x5c
 8008496:	f7fd fc78 	bl	8005d8a <memset>
 800849a:	4b05      	ldr	r3, [pc, #20]	; (80084b0 <std+0x38>)
 800849c:	6224      	str	r4, [r4, #32]
 800849e:	6263      	str	r3, [r4, #36]	; 0x24
 80084a0:	4b04      	ldr	r3, [pc, #16]	; (80084b4 <std+0x3c>)
 80084a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80084a4:	4b04      	ldr	r3, [pc, #16]	; (80084b8 <std+0x40>)
 80084a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80084a8:	4b04      	ldr	r3, [pc, #16]	; (80084bc <std+0x44>)
 80084aa:	6323      	str	r3, [r4, #48]	; 0x30
 80084ac:	bd10      	pop	{r4, pc}
 80084ae:	bf00      	nop
 80084b0:	08009b6d 	.word	0x08009b6d
 80084b4:	08009b8f 	.word	0x08009b8f
 80084b8:	08009bc7 	.word	0x08009bc7
 80084bc:	08009beb 	.word	0x08009beb

080084c0 <_cleanup_r>:
 80084c0:	4901      	ldr	r1, [pc, #4]	; (80084c8 <_cleanup_r+0x8>)
 80084c2:	f000 b885 	b.w	80085d0 <_fwalk_reent>
 80084c6:	bf00      	nop
 80084c8:	08009f05 	.word	0x08009f05

080084cc <__sfmoreglue>:
 80084cc:	b570      	push	{r4, r5, r6, lr}
 80084ce:	2568      	movs	r5, #104	; 0x68
 80084d0:	1e4a      	subs	r2, r1, #1
 80084d2:	4355      	muls	r5, r2
 80084d4:	460e      	mov	r6, r1
 80084d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80084da:	f001 f84d 	bl	8009578 <_malloc_r>
 80084de:	4604      	mov	r4, r0
 80084e0:	b140      	cbz	r0, 80084f4 <__sfmoreglue+0x28>
 80084e2:	2100      	movs	r1, #0
 80084e4:	e9c0 1600 	strd	r1, r6, [r0]
 80084e8:	300c      	adds	r0, #12
 80084ea:	60a0      	str	r0, [r4, #8]
 80084ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80084f0:	f7fd fc4b 	bl	8005d8a <memset>
 80084f4:	4620      	mov	r0, r4
 80084f6:	bd70      	pop	{r4, r5, r6, pc}

080084f8 <__sinit>:
 80084f8:	6983      	ldr	r3, [r0, #24]
 80084fa:	b510      	push	{r4, lr}
 80084fc:	4604      	mov	r4, r0
 80084fe:	bb33      	cbnz	r3, 800854e <__sinit+0x56>
 8008500:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008504:	6503      	str	r3, [r0, #80]	; 0x50
 8008506:	4b12      	ldr	r3, [pc, #72]	; (8008550 <__sinit+0x58>)
 8008508:	4a12      	ldr	r2, [pc, #72]	; (8008554 <__sinit+0x5c>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	6282      	str	r2, [r0, #40]	; 0x28
 800850e:	4298      	cmp	r0, r3
 8008510:	bf04      	itt	eq
 8008512:	2301      	moveq	r3, #1
 8008514:	6183      	streq	r3, [r0, #24]
 8008516:	f000 f81f 	bl	8008558 <__sfp>
 800851a:	6060      	str	r0, [r4, #4]
 800851c:	4620      	mov	r0, r4
 800851e:	f000 f81b 	bl	8008558 <__sfp>
 8008522:	60a0      	str	r0, [r4, #8]
 8008524:	4620      	mov	r0, r4
 8008526:	f000 f817 	bl	8008558 <__sfp>
 800852a:	2200      	movs	r2, #0
 800852c:	60e0      	str	r0, [r4, #12]
 800852e:	2104      	movs	r1, #4
 8008530:	6860      	ldr	r0, [r4, #4]
 8008532:	f7ff ffa1 	bl	8008478 <std>
 8008536:	2201      	movs	r2, #1
 8008538:	2109      	movs	r1, #9
 800853a:	68a0      	ldr	r0, [r4, #8]
 800853c:	f7ff ff9c 	bl	8008478 <std>
 8008540:	2202      	movs	r2, #2
 8008542:	2112      	movs	r1, #18
 8008544:	68e0      	ldr	r0, [r4, #12]
 8008546:	f7ff ff97 	bl	8008478 <std>
 800854a:	2301      	movs	r3, #1
 800854c:	61a3      	str	r3, [r4, #24]
 800854e:	bd10      	pop	{r4, pc}
 8008550:	0800a1c0 	.word	0x0800a1c0
 8008554:	080084c1 	.word	0x080084c1

08008558 <__sfp>:
 8008558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800855a:	4b1b      	ldr	r3, [pc, #108]	; (80085c8 <__sfp+0x70>)
 800855c:	4607      	mov	r7, r0
 800855e:	681e      	ldr	r6, [r3, #0]
 8008560:	69b3      	ldr	r3, [r6, #24]
 8008562:	b913      	cbnz	r3, 800856a <__sfp+0x12>
 8008564:	4630      	mov	r0, r6
 8008566:	f7ff ffc7 	bl	80084f8 <__sinit>
 800856a:	3648      	adds	r6, #72	; 0x48
 800856c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008570:	3b01      	subs	r3, #1
 8008572:	d503      	bpl.n	800857c <__sfp+0x24>
 8008574:	6833      	ldr	r3, [r6, #0]
 8008576:	b133      	cbz	r3, 8008586 <__sfp+0x2e>
 8008578:	6836      	ldr	r6, [r6, #0]
 800857a:	e7f7      	b.n	800856c <__sfp+0x14>
 800857c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008580:	b16d      	cbz	r5, 800859e <__sfp+0x46>
 8008582:	3468      	adds	r4, #104	; 0x68
 8008584:	e7f4      	b.n	8008570 <__sfp+0x18>
 8008586:	2104      	movs	r1, #4
 8008588:	4638      	mov	r0, r7
 800858a:	f7ff ff9f 	bl	80084cc <__sfmoreglue>
 800858e:	6030      	str	r0, [r6, #0]
 8008590:	2800      	cmp	r0, #0
 8008592:	d1f1      	bne.n	8008578 <__sfp+0x20>
 8008594:	230c      	movs	r3, #12
 8008596:	4604      	mov	r4, r0
 8008598:	603b      	str	r3, [r7, #0]
 800859a:	4620      	mov	r0, r4
 800859c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800859e:	4b0b      	ldr	r3, [pc, #44]	; (80085cc <__sfp+0x74>)
 80085a0:	6665      	str	r5, [r4, #100]	; 0x64
 80085a2:	e9c4 5500 	strd	r5, r5, [r4]
 80085a6:	60a5      	str	r5, [r4, #8]
 80085a8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80085ac:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80085b0:	2208      	movs	r2, #8
 80085b2:	4629      	mov	r1, r5
 80085b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80085b8:	f7fd fbe7 	bl	8005d8a <memset>
 80085bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80085c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80085c4:	e7e9      	b.n	800859a <__sfp+0x42>
 80085c6:	bf00      	nop
 80085c8:	0800a1c0 	.word	0x0800a1c0
 80085cc:	ffff0001 	.word	0xffff0001

080085d0 <_fwalk_reent>:
 80085d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085d4:	4680      	mov	r8, r0
 80085d6:	4689      	mov	r9, r1
 80085d8:	2600      	movs	r6, #0
 80085da:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80085de:	b914      	cbnz	r4, 80085e6 <_fwalk_reent+0x16>
 80085e0:	4630      	mov	r0, r6
 80085e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085e6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80085ea:	3f01      	subs	r7, #1
 80085ec:	d501      	bpl.n	80085f2 <_fwalk_reent+0x22>
 80085ee:	6824      	ldr	r4, [r4, #0]
 80085f0:	e7f5      	b.n	80085de <_fwalk_reent+0xe>
 80085f2:	89ab      	ldrh	r3, [r5, #12]
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d907      	bls.n	8008608 <_fwalk_reent+0x38>
 80085f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085fc:	3301      	adds	r3, #1
 80085fe:	d003      	beq.n	8008608 <_fwalk_reent+0x38>
 8008600:	4629      	mov	r1, r5
 8008602:	4640      	mov	r0, r8
 8008604:	47c8      	blx	r9
 8008606:	4306      	orrs	r6, r0
 8008608:	3568      	adds	r5, #104	; 0x68
 800860a:	e7ee      	b.n	80085ea <_fwalk_reent+0x1a>

0800860c <rshift>:
 800860c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800860e:	6906      	ldr	r6, [r0, #16]
 8008610:	114b      	asrs	r3, r1, #5
 8008612:	429e      	cmp	r6, r3
 8008614:	f100 0414 	add.w	r4, r0, #20
 8008618:	dd31      	ble.n	800867e <rshift+0x72>
 800861a:	f011 011f 	ands.w	r1, r1, #31
 800861e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008622:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8008626:	d108      	bne.n	800863a <rshift+0x2e>
 8008628:	4621      	mov	r1, r4
 800862a:	42b2      	cmp	r2, r6
 800862c:	460b      	mov	r3, r1
 800862e:	d211      	bcs.n	8008654 <rshift+0x48>
 8008630:	f852 3b04 	ldr.w	r3, [r2], #4
 8008634:	f841 3b04 	str.w	r3, [r1], #4
 8008638:	e7f7      	b.n	800862a <rshift+0x1e>
 800863a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800863e:	4623      	mov	r3, r4
 8008640:	f1c1 0c20 	rsb	ip, r1, #32
 8008644:	40cd      	lsrs	r5, r1
 8008646:	3204      	adds	r2, #4
 8008648:	42b2      	cmp	r2, r6
 800864a:	4617      	mov	r7, r2
 800864c:	d30d      	bcc.n	800866a <rshift+0x5e>
 800864e:	601d      	str	r5, [r3, #0]
 8008650:	b105      	cbz	r5, 8008654 <rshift+0x48>
 8008652:	3304      	adds	r3, #4
 8008654:	42a3      	cmp	r3, r4
 8008656:	eba3 0204 	sub.w	r2, r3, r4
 800865a:	bf08      	it	eq
 800865c:	2300      	moveq	r3, #0
 800865e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008662:	6102      	str	r2, [r0, #16]
 8008664:	bf08      	it	eq
 8008666:	6143      	streq	r3, [r0, #20]
 8008668:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800866a:	683f      	ldr	r7, [r7, #0]
 800866c:	fa07 f70c 	lsl.w	r7, r7, ip
 8008670:	433d      	orrs	r5, r7
 8008672:	f843 5b04 	str.w	r5, [r3], #4
 8008676:	f852 5b04 	ldr.w	r5, [r2], #4
 800867a:	40cd      	lsrs	r5, r1
 800867c:	e7e4      	b.n	8008648 <rshift+0x3c>
 800867e:	4623      	mov	r3, r4
 8008680:	e7e8      	b.n	8008654 <rshift+0x48>

08008682 <__hexdig_fun>:
 8008682:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008686:	2b09      	cmp	r3, #9
 8008688:	d802      	bhi.n	8008690 <__hexdig_fun+0xe>
 800868a:	3820      	subs	r0, #32
 800868c:	b2c0      	uxtb	r0, r0
 800868e:	4770      	bx	lr
 8008690:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008694:	2b05      	cmp	r3, #5
 8008696:	d801      	bhi.n	800869c <__hexdig_fun+0x1a>
 8008698:	3847      	subs	r0, #71	; 0x47
 800869a:	e7f7      	b.n	800868c <__hexdig_fun+0xa>
 800869c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80086a0:	2b05      	cmp	r3, #5
 80086a2:	d801      	bhi.n	80086a8 <__hexdig_fun+0x26>
 80086a4:	3827      	subs	r0, #39	; 0x27
 80086a6:	e7f1      	b.n	800868c <__hexdig_fun+0xa>
 80086a8:	2000      	movs	r0, #0
 80086aa:	4770      	bx	lr

080086ac <__gethex>:
 80086ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b0:	b08b      	sub	sp, #44	; 0x2c
 80086b2:	9002      	str	r0, [sp, #8]
 80086b4:	9816      	ldr	r0, [sp, #88]	; 0x58
 80086b6:	468a      	mov	sl, r1
 80086b8:	4690      	mov	r8, r2
 80086ba:	9306      	str	r3, [sp, #24]
 80086bc:	f000 fad1 	bl	8008c62 <__localeconv_l>
 80086c0:	6803      	ldr	r3, [r0, #0]
 80086c2:	f04f 0b00 	mov.w	fp, #0
 80086c6:	4618      	mov	r0, r3
 80086c8:	9303      	str	r3, [sp, #12]
 80086ca:	f7f7 fd41 	bl	8000150 <strlen>
 80086ce:	9b03      	ldr	r3, [sp, #12]
 80086d0:	9001      	str	r0, [sp, #4]
 80086d2:	4403      	add	r3, r0
 80086d4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80086d8:	9307      	str	r3, [sp, #28]
 80086da:	f8da 3000 	ldr.w	r3, [sl]
 80086de:	3302      	adds	r3, #2
 80086e0:	461f      	mov	r7, r3
 80086e2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80086e6:	2830      	cmp	r0, #48	; 0x30
 80086e8:	d06c      	beq.n	80087c4 <__gethex+0x118>
 80086ea:	f7ff ffca 	bl	8008682 <__hexdig_fun>
 80086ee:	4604      	mov	r4, r0
 80086f0:	2800      	cmp	r0, #0
 80086f2:	d16a      	bne.n	80087ca <__gethex+0x11e>
 80086f4:	9a01      	ldr	r2, [sp, #4]
 80086f6:	9903      	ldr	r1, [sp, #12]
 80086f8:	4638      	mov	r0, r7
 80086fa:	f001 fa7a 	bl	8009bf2 <strncmp>
 80086fe:	2800      	cmp	r0, #0
 8008700:	d166      	bne.n	80087d0 <__gethex+0x124>
 8008702:	9b01      	ldr	r3, [sp, #4]
 8008704:	5cf8      	ldrb	r0, [r7, r3]
 8008706:	18fe      	adds	r6, r7, r3
 8008708:	f7ff ffbb 	bl	8008682 <__hexdig_fun>
 800870c:	2800      	cmp	r0, #0
 800870e:	d062      	beq.n	80087d6 <__gethex+0x12a>
 8008710:	4633      	mov	r3, r6
 8008712:	7818      	ldrb	r0, [r3, #0]
 8008714:	461f      	mov	r7, r3
 8008716:	2830      	cmp	r0, #48	; 0x30
 8008718:	f103 0301 	add.w	r3, r3, #1
 800871c:	d0f9      	beq.n	8008712 <__gethex+0x66>
 800871e:	f7ff ffb0 	bl	8008682 <__hexdig_fun>
 8008722:	fab0 f580 	clz	r5, r0
 8008726:	4634      	mov	r4, r6
 8008728:	f04f 0b01 	mov.w	fp, #1
 800872c:	096d      	lsrs	r5, r5, #5
 800872e:	463a      	mov	r2, r7
 8008730:	4616      	mov	r6, r2
 8008732:	7830      	ldrb	r0, [r6, #0]
 8008734:	3201      	adds	r2, #1
 8008736:	f7ff ffa4 	bl	8008682 <__hexdig_fun>
 800873a:	2800      	cmp	r0, #0
 800873c:	d1f8      	bne.n	8008730 <__gethex+0x84>
 800873e:	9a01      	ldr	r2, [sp, #4]
 8008740:	9903      	ldr	r1, [sp, #12]
 8008742:	4630      	mov	r0, r6
 8008744:	f001 fa55 	bl	8009bf2 <strncmp>
 8008748:	b950      	cbnz	r0, 8008760 <__gethex+0xb4>
 800874a:	b954      	cbnz	r4, 8008762 <__gethex+0xb6>
 800874c:	9b01      	ldr	r3, [sp, #4]
 800874e:	18f4      	adds	r4, r6, r3
 8008750:	4622      	mov	r2, r4
 8008752:	4616      	mov	r6, r2
 8008754:	7830      	ldrb	r0, [r6, #0]
 8008756:	3201      	adds	r2, #1
 8008758:	f7ff ff93 	bl	8008682 <__hexdig_fun>
 800875c:	2800      	cmp	r0, #0
 800875e:	d1f8      	bne.n	8008752 <__gethex+0xa6>
 8008760:	b10c      	cbz	r4, 8008766 <__gethex+0xba>
 8008762:	1ba4      	subs	r4, r4, r6
 8008764:	00a4      	lsls	r4, r4, #2
 8008766:	7833      	ldrb	r3, [r6, #0]
 8008768:	2b50      	cmp	r3, #80	; 0x50
 800876a:	d001      	beq.n	8008770 <__gethex+0xc4>
 800876c:	2b70      	cmp	r3, #112	; 0x70
 800876e:	d140      	bne.n	80087f2 <__gethex+0x146>
 8008770:	7873      	ldrb	r3, [r6, #1]
 8008772:	2b2b      	cmp	r3, #43	; 0x2b
 8008774:	d031      	beq.n	80087da <__gethex+0x12e>
 8008776:	2b2d      	cmp	r3, #45	; 0x2d
 8008778:	d033      	beq.n	80087e2 <__gethex+0x136>
 800877a:	f04f 0900 	mov.w	r9, #0
 800877e:	1c71      	adds	r1, r6, #1
 8008780:	7808      	ldrb	r0, [r1, #0]
 8008782:	f7ff ff7e 	bl	8008682 <__hexdig_fun>
 8008786:	1e43      	subs	r3, r0, #1
 8008788:	b2db      	uxtb	r3, r3
 800878a:	2b18      	cmp	r3, #24
 800878c:	d831      	bhi.n	80087f2 <__gethex+0x146>
 800878e:	f1a0 0210 	sub.w	r2, r0, #16
 8008792:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008796:	f7ff ff74 	bl	8008682 <__hexdig_fun>
 800879a:	1e43      	subs	r3, r0, #1
 800879c:	b2db      	uxtb	r3, r3
 800879e:	2b18      	cmp	r3, #24
 80087a0:	d922      	bls.n	80087e8 <__gethex+0x13c>
 80087a2:	f1b9 0f00 	cmp.w	r9, #0
 80087a6:	d000      	beq.n	80087aa <__gethex+0xfe>
 80087a8:	4252      	negs	r2, r2
 80087aa:	4414      	add	r4, r2
 80087ac:	f8ca 1000 	str.w	r1, [sl]
 80087b0:	b30d      	cbz	r5, 80087f6 <__gethex+0x14a>
 80087b2:	f1bb 0f00 	cmp.w	fp, #0
 80087b6:	bf0c      	ite	eq
 80087b8:	2706      	moveq	r7, #6
 80087ba:	2700      	movne	r7, #0
 80087bc:	4638      	mov	r0, r7
 80087be:	b00b      	add	sp, #44	; 0x2c
 80087c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087c4:	f10b 0b01 	add.w	fp, fp, #1
 80087c8:	e78a      	b.n	80086e0 <__gethex+0x34>
 80087ca:	2500      	movs	r5, #0
 80087cc:	462c      	mov	r4, r5
 80087ce:	e7ae      	b.n	800872e <__gethex+0x82>
 80087d0:	463e      	mov	r6, r7
 80087d2:	2501      	movs	r5, #1
 80087d4:	e7c7      	b.n	8008766 <__gethex+0xba>
 80087d6:	4604      	mov	r4, r0
 80087d8:	e7fb      	b.n	80087d2 <__gethex+0x126>
 80087da:	f04f 0900 	mov.w	r9, #0
 80087de:	1cb1      	adds	r1, r6, #2
 80087e0:	e7ce      	b.n	8008780 <__gethex+0xd4>
 80087e2:	f04f 0901 	mov.w	r9, #1
 80087e6:	e7fa      	b.n	80087de <__gethex+0x132>
 80087e8:	230a      	movs	r3, #10
 80087ea:	fb03 0202 	mla	r2, r3, r2, r0
 80087ee:	3a10      	subs	r2, #16
 80087f0:	e7cf      	b.n	8008792 <__gethex+0xe6>
 80087f2:	4631      	mov	r1, r6
 80087f4:	e7da      	b.n	80087ac <__gethex+0x100>
 80087f6:	4629      	mov	r1, r5
 80087f8:	1bf3      	subs	r3, r6, r7
 80087fa:	3b01      	subs	r3, #1
 80087fc:	2b07      	cmp	r3, #7
 80087fe:	dc49      	bgt.n	8008894 <__gethex+0x1e8>
 8008800:	9802      	ldr	r0, [sp, #8]
 8008802:	f000 fa67 	bl	8008cd4 <_Balloc>
 8008806:	f04f 0b00 	mov.w	fp, #0
 800880a:	4605      	mov	r5, r0
 800880c:	46da      	mov	sl, fp
 800880e:	9b01      	ldr	r3, [sp, #4]
 8008810:	f100 0914 	add.w	r9, r0, #20
 8008814:	f1c3 0301 	rsb	r3, r3, #1
 8008818:	f8cd 9010 	str.w	r9, [sp, #16]
 800881c:	9308      	str	r3, [sp, #32]
 800881e:	42b7      	cmp	r7, r6
 8008820:	d33b      	bcc.n	800889a <__gethex+0x1ee>
 8008822:	9804      	ldr	r0, [sp, #16]
 8008824:	f840 ab04 	str.w	sl, [r0], #4
 8008828:	eba0 0009 	sub.w	r0, r0, r9
 800882c:	1080      	asrs	r0, r0, #2
 800882e:	6128      	str	r0, [r5, #16]
 8008830:	0147      	lsls	r7, r0, #5
 8008832:	4650      	mov	r0, sl
 8008834:	f000 fb12 	bl	8008e5c <__hi0bits>
 8008838:	f8d8 6000 	ldr.w	r6, [r8]
 800883c:	1a3f      	subs	r7, r7, r0
 800883e:	42b7      	cmp	r7, r6
 8008840:	dd64      	ble.n	800890c <__gethex+0x260>
 8008842:	1bbf      	subs	r7, r7, r6
 8008844:	4639      	mov	r1, r7
 8008846:	4628      	mov	r0, r5
 8008848:	f000 fe1b 	bl	8009482 <__any_on>
 800884c:	4682      	mov	sl, r0
 800884e:	b178      	cbz	r0, 8008870 <__gethex+0x1c4>
 8008850:	f04f 0a01 	mov.w	sl, #1
 8008854:	1e7b      	subs	r3, r7, #1
 8008856:	1159      	asrs	r1, r3, #5
 8008858:	f003 021f 	and.w	r2, r3, #31
 800885c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008860:	fa0a f202 	lsl.w	r2, sl, r2
 8008864:	420a      	tst	r2, r1
 8008866:	d003      	beq.n	8008870 <__gethex+0x1c4>
 8008868:	4553      	cmp	r3, sl
 800886a:	dc46      	bgt.n	80088fa <__gethex+0x24e>
 800886c:	f04f 0a02 	mov.w	sl, #2
 8008870:	4639      	mov	r1, r7
 8008872:	4628      	mov	r0, r5
 8008874:	f7ff feca 	bl	800860c <rshift>
 8008878:	443c      	add	r4, r7
 800887a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800887e:	42a3      	cmp	r3, r4
 8008880:	da52      	bge.n	8008928 <__gethex+0x27c>
 8008882:	4629      	mov	r1, r5
 8008884:	9802      	ldr	r0, [sp, #8]
 8008886:	f000 fa59 	bl	8008d3c <_Bfree>
 800888a:	2300      	movs	r3, #0
 800888c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800888e:	27a3      	movs	r7, #163	; 0xa3
 8008890:	6013      	str	r3, [r2, #0]
 8008892:	e793      	b.n	80087bc <__gethex+0x110>
 8008894:	3101      	adds	r1, #1
 8008896:	105b      	asrs	r3, r3, #1
 8008898:	e7b0      	b.n	80087fc <__gethex+0x150>
 800889a:	1e73      	subs	r3, r6, #1
 800889c:	9305      	str	r3, [sp, #20]
 800889e:	9a07      	ldr	r2, [sp, #28]
 80088a0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d018      	beq.n	80088da <__gethex+0x22e>
 80088a8:	f1bb 0f20 	cmp.w	fp, #32
 80088ac:	d107      	bne.n	80088be <__gethex+0x212>
 80088ae:	9b04      	ldr	r3, [sp, #16]
 80088b0:	f8c3 a000 	str.w	sl, [r3]
 80088b4:	f04f 0a00 	mov.w	sl, #0
 80088b8:	46d3      	mov	fp, sl
 80088ba:	3304      	adds	r3, #4
 80088bc:	9304      	str	r3, [sp, #16]
 80088be:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80088c2:	f7ff fede 	bl	8008682 <__hexdig_fun>
 80088c6:	f000 000f 	and.w	r0, r0, #15
 80088ca:	fa00 f00b 	lsl.w	r0, r0, fp
 80088ce:	ea4a 0a00 	orr.w	sl, sl, r0
 80088d2:	f10b 0b04 	add.w	fp, fp, #4
 80088d6:	9b05      	ldr	r3, [sp, #20]
 80088d8:	e00d      	b.n	80088f6 <__gethex+0x24a>
 80088da:	9b05      	ldr	r3, [sp, #20]
 80088dc:	9a08      	ldr	r2, [sp, #32]
 80088de:	4413      	add	r3, r2
 80088e0:	42bb      	cmp	r3, r7
 80088e2:	d3e1      	bcc.n	80088a8 <__gethex+0x1fc>
 80088e4:	4618      	mov	r0, r3
 80088e6:	9a01      	ldr	r2, [sp, #4]
 80088e8:	9903      	ldr	r1, [sp, #12]
 80088ea:	9309      	str	r3, [sp, #36]	; 0x24
 80088ec:	f001 f981 	bl	8009bf2 <strncmp>
 80088f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088f2:	2800      	cmp	r0, #0
 80088f4:	d1d8      	bne.n	80088a8 <__gethex+0x1fc>
 80088f6:	461e      	mov	r6, r3
 80088f8:	e791      	b.n	800881e <__gethex+0x172>
 80088fa:	1eb9      	subs	r1, r7, #2
 80088fc:	4628      	mov	r0, r5
 80088fe:	f000 fdc0 	bl	8009482 <__any_on>
 8008902:	2800      	cmp	r0, #0
 8008904:	d0b2      	beq.n	800886c <__gethex+0x1c0>
 8008906:	f04f 0a03 	mov.w	sl, #3
 800890a:	e7b1      	b.n	8008870 <__gethex+0x1c4>
 800890c:	da09      	bge.n	8008922 <__gethex+0x276>
 800890e:	1bf7      	subs	r7, r6, r7
 8008910:	4629      	mov	r1, r5
 8008912:	463a      	mov	r2, r7
 8008914:	9802      	ldr	r0, [sp, #8]
 8008916:	f000 fbdb 	bl	80090d0 <__lshift>
 800891a:	4605      	mov	r5, r0
 800891c:	1be4      	subs	r4, r4, r7
 800891e:	f100 0914 	add.w	r9, r0, #20
 8008922:	f04f 0a00 	mov.w	sl, #0
 8008926:	e7a8      	b.n	800887a <__gethex+0x1ce>
 8008928:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800892c:	42a0      	cmp	r0, r4
 800892e:	dd6b      	ble.n	8008a08 <__gethex+0x35c>
 8008930:	1b04      	subs	r4, r0, r4
 8008932:	42a6      	cmp	r6, r4
 8008934:	dc2e      	bgt.n	8008994 <__gethex+0x2e8>
 8008936:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800893a:	2b02      	cmp	r3, #2
 800893c:	d022      	beq.n	8008984 <__gethex+0x2d8>
 800893e:	2b03      	cmp	r3, #3
 8008940:	d024      	beq.n	800898c <__gethex+0x2e0>
 8008942:	2b01      	cmp	r3, #1
 8008944:	d115      	bne.n	8008972 <__gethex+0x2c6>
 8008946:	42a6      	cmp	r6, r4
 8008948:	d113      	bne.n	8008972 <__gethex+0x2c6>
 800894a:	2e01      	cmp	r6, #1
 800894c:	dc0b      	bgt.n	8008966 <__gethex+0x2ba>
 800894e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008952:	9a06      	ldr	r2, [sp, #24]
 8008954:	2762      	movs	r7, #98	; 0x62
 8008956:	6013      	str	r3, [r2, #0]
 8008958:	2301      	movs	r3, #1
 800895a:	612b      	str	r3, [r5, #16]
 800895c:	f8c9 3000 	str.w	r3, [r9]
 8008960:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008962:	601d      	str	r5, [r3, #0]
 8008964:	e72a      	b.n	80087bc <__gethex+0x110>
 8008966:	1e71      	subs	r1, r6, #1
 8008968:	4628      	mov	r0, r5
 800896a:	f000 fd8a 	bl	8009482 <__any_on>
 800896e:	2800      	cmp	r0, #0
 8008970:	d1ed      	bne.n	800894e <__gethex+0x2a2>
 8008972:	4629      	mov	r1, r5
 8008974:	9802      	ldr	r0, [sp, #8]
 8008976:	f000 f9e1 	bl	8008d3c <_Bfree>
 800897a:	2300      	movs	r3, #0
 800897c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800897e:	2750      	movs	r7, #80	; 0x50
 8008980:	6013      	str	r3, [r2, #0]
 8008982:	e71b      	b.n	80087bc <__gethex+0x110>
 8008984:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008986:	2b00      	cmp	r3, #0
 8008988:	d0e1      	beq.n	800894e <__gethex+0x2a2>
 800898a:	e7f2      	b.n	8008972 <__gethex+0x2c6>
 800898c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800898e:	2b00      	cmp	r3, #0
 8008990:	d1dd      	bne.n	800894e <__gethex+0x2a2>
 8008992:	e7ee      	b.n	8008972 <__gethex+0x2c6>
 8008994:	1e67      	subs	r7, r4, #1
 8008996:	f1ba 0f00 	cmp.w	sl, #0
 800899a:	d132      	bne.n	8008a02 <__gethex+0x356>
 800899c:	b127      	cbz	r7, 80089a8 <__gethex+0x2fc>
 800899e:	4639      	mov	r1, r7
 80089a0:	4628      	mov	r0, r5
 80089a2:	f000 fd6e 	bl	8009482 <__any_on>
 80089a6:	4682      	mov	sl, r0
 80089a8:	2301      	movs	r3, #1
 80089aa:	117a      	asrs	r2, r7, #5
 80089ac:	f007 071f 	and.w	r7, r7, #31
 80089b0:	fa03 f707 	lsl.w	r7, r3, r7
 80089b4:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80089b8:	4621      	mov	r1, r4
 80089ba:	421f      	tst	r7, r3
 80089bc:	f04f 0702 	mov.w	r7, #2
 80089c0:	4628      	mov	r0, r5
 80089c2:	bf18      	it	ne
 80089c4:	f04a 0a02 	orrne.w	sl, sl, #2
 80089c8:	1b36      	subs	r6, r6, r4
 80089ca:	f7ff fe1f 	bl	800860c <rshift>
 80089ce:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80089d2:	f1ba 0f00 	cmp.w	sl, #0
 80089d6:	d048      	beq.n	8008a6a <__gethex+0x3be>
 80089d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80089dc:	2b02      	cmp	r3, #2
 80089de:	d015      	beq.n	8008a0c <__gethex+0x360>
 80089e0:	2b03      	cmp	r3, #3
 80089e2:	d017      	beq.n	8008a14 <__gethex+0x368>
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	d109      	bne.n	80089fc <__gethex+0x350>
 80089e8:	f01a 0f02 	tst.w	sl, #2
 80089ec:	d006      	beq.n	80089fc <__gethex+0x350>
 80089ee:	f8d9 3000 	ldr.w	r3, [r9]
 80089f2:	ea4a 0a03 	orr.w	sl, sl, r3
 80089f6:	f01a 0f01 	tst.w	sl, #1
 80089fa:	d10e      	bne.n	8008a1a <__gethex+0x36e>
 80089fc:	f047 0710 	orr.w	r7, r7, #16
 8008a00:	e033      	b.n	8008a6a <__gethex+0x3be>
 8008a02:	f04f 0a01 	mov.w	sl, #1
 8008a06:	e7cf      	b.n	80089a8 <__gethex+0x2fc>
 8008a08:	2701      	movs	r7, #1
 8008a0a:	e7e2      	b.n	80089d2 <__gethex+0x326>
 8008a0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a0e:	f1c3 0301 	rsb	r3, r3, #1
 8008a12:	9315      	str	r3, [sp, #84]	; 0x54
 8008a14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d0f0      	beq.n	80089fc <__gethex+0x350>
 8008a1a:	f04f 0c00 	mov.w	ip, #0
 8008a1e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008a22:	f105 0314 	add.w	r3, r5, #20
 8008a26:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8008a2a:	eb03 010a 	add.w	r1, r3, sl
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a34:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008a38:	d01c      	beq.n	8008a74 <__gethex+0x3c8>
 8008a3a:	3201      	adds	r2, #1
 8008a3c:	6002      	str	r2, [r0, #0]
 8008a3e:	2f02      	cmp	r7, #2
 8008a40:	f105 0314 	add.w	r3, r5, #20
 8008a44:	d138      	bne.n	8008ab8 <__gethex+0x40c>
 8008a46:	f8d8 2000 	ldr.w	r2, [r8]
 8008a4a:	3a01      	subs	r2, #1
 8008a4c:	42b2      	cmp	r2, r6
 8008a4e:	d10a      	bne.n	8008a66 <__gethex+0x3ba>
 8008a50:	2201      	movs	r2, #1
 8008a52:	1171      	asrs	r1, r6, #5
 8008a54:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008a58:	f006 061f 	and.w	r6, r6, #31
 8008a5c:	fa02 f606 	lsl.w	r6, r2, r6
 8008a60:	421e      	tst	r6, r3
 8008a62:	bf18      	it	ne
 8008a64:	4617      	movne	r7, r2
 8008a66:	f047 0720 	orr.w	r7, r7, #32
 8008a6a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a6c:	601d      	str	r5, [r3, #0]
 8008a6e:	9b06      	ldr	r3, [sp, #24]
 8008a70:	601c      	str	r4, [r3, #0]
 8008a72:	e6a3      	b.n	80087bc <__gethex+0x110>
 8008a74:	4299      	cmp	r1, r3
 8008a76:	f843 cc04 	str.w	ip, [r3, #-4]
 8008a7a:	d8d8      	bhi.n	8008a2e <__gethex+0x382>
 8008a7c:	68ab      	ldr	r3, [r5, #8]
 8008a7e:	4599      	cmp	r9, r3
 8008a80:	db12      	blt.n	8008aa8 <__gethex+0x3fc>
 8008a82:	6869      	ldr	r1, [r5, #4]
 8008a84:	9802      	ldr	r0, [sp, #8]
 8008a86:	3101      	adds	r1, #1
 8008a88:	f000 f924 	bl	8008cd4 <_Balloc>
 8008a8c:	4683      	mov	fp, r0
 8008a8e:	692a      	ldr	r2, [r5, #16]
 8008a90:	f105 010c 	add.w	r1, r5, #12
 8008a94:	3202      	adds	r2, #2
 8008a96:	0092      	lsls	r2, r2, #2
 8008a98:	300c      	adds	r0, #12
 8008a9a:	f7fd f96b 	bl	8005d74 <memcpy>
 8008a9e:	4629      	mov	r1, r5
 8008aa0:	9802      	ldr	r0, [sp, #8]
 8008aa2:	f000 f94b 	bl	8008d3c <_Bfree>
 8008aa6:	465d      	mov	r5, fp
 8008aa8:	692b      	ldr	r3, [r5, #16]
 8008aaa:	1c5a      	adds	r2, r3, #1
 8008aac:	612a      	str	r2, [r5, #16]
 8008aae:	2201      	movs	r2, #1
 8008ab0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008ab4:	615a      	str	r2, [r3, #20]
 8008ab6:	e7c2      	b.n	8008a3e <__gethex+0x392>
 8008ab8:	692a      	ldr	r2, [r5, #16]
 8008aba:	454a      	cmp	r2, r9
 8008abc:	dd0b      	ble.n	8008ad6 <__gethex+0x42a>
 8008abe:	2101      	movs	r1, #1
 8008ac0:	4628      	mov	r0, r5
 8008ac2:	f7ff fda3 	bl	800860c <rshift>
 8008ac6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008aca:	3401      	adds	r4, #1
 8008acc:	42a3      	cmp	r3, r4
 8008ace:	f6ff aed8 	blt.w	8008882 <__gethex+0x1d6>
 8008ad2:	2701      	movs	r7, #1
 8008ad4:	e7c7      	b.n	8008a66 <__gethex+0x3ba>
 8008ad6:	f016 061f 	ands.w	r6, r6, #31
 8008ada:	d0fa      	beq.n	8008ad2 <__gethex+0x426>
 8008adc:	449a      	add	sl, r3
 8008ade:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008ae2:	f000 f9bb 	bl	8008e5c <__hi0bits>
 8008ae6:	f1c6 0620 	rsb	r6, r6, #32
 8008aea:	42b0      	cmp	r0, r6
 8008aec:	dbe7      	blt.n	8008abe <__gethex+0x412>
 8008aee:	e7f0      	b.n	8008ad2 <__gethex+0x426>

08008af0 <L_shift>:
 8008af0:	f1c2 0208 	rsb	r2, r2, #8
 8008af4:	0092      	lsls	r2, r2, #2
 8008af6:	b570      	push	{r4, r5, r6, lr}
 8008af8:	f1c2 0620 	rsb	r6, r2, #32
 8008afc:	6843      	ldr	r3, [r0, #4]
 8008afe:	6804      	ldr	r4, [r0, #0]
 8008b00:	fa03 f506 	lsl.w	r5, r3, r6
 8008b04:	432c      	orrs	r4, r5
 8008b06:	40d3      	lsrs	r3, r2
 8008b08:	6004      	str	r4, [r0, #0]
 8008b0a:	f840 3f04 	str.w	r3, [r0, #4]!
 8008b0e:	4288      	cmp	r0, r1
 8008b10:	d3f4      	bcc.n	8008afc <L_shift+0xc>
 8008b12:	bd70      	pop	{r4, r5, r6, pc}

08008b14 <__match>:
 8008b14:	b530      	push	{r4, r5, lr}
 8008b16:	6803      	ldr	r3, [r0, #0]
 8008b18:	3301      	adds	r3, #1
 8008b1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b1e:	b914      	cbnz	r4, 8008b26 <__match+0x12>
 8008b20:	6003      	str	r3, [r0, #0]
 8008b22:	2001      	movs	r0, #1
 8008b24:	bd30      	pop	{r4, r5, pc}
 8008b26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b2a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008b2e:	2d19      	cmp	r5, #25
 8008b30:	bf98      	it	ls
 8008b32:	3220      	addls	r2, #32
 8008b34:	42a2      	cmp	r2, r4
 8008b36:	d0f0      	beq.n	8008b1a <__match+0x6>
 8008b38:	2000      	movs	r0, #0
 8008b3a:	e7f3      	b.n	8008b24 <__match+0x10>

08008b3c <__hexnan>:
 8008b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b40:	2500      	movs	r5, #0
 8008b42:	680b      	ldr	r3, [r1, #0]
 8008b44:	4682      	mov	sl, r0
 8008b46:	115f      	asrs	r7, r3, #5
 8008b48:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8008b4c:	f013 031f 	ands.w	r3, r3, #31
 8008b50:	bf18      	it	ne
 8008b52:	3704      	addne	r7, #4
 8008b54:	1f3e      	subs	r6, r7, #4
 8008b56:	4690      	mov	r8, r2
 8008b58:	46b1      	mov	r9, r6
 8008b5a:	4634      	mov	r4, r6
 8008b5c:	46ab      	mov	fp, r5
 8008b5e:	b087      	sub	sp, #28
 8008b60:	6801      	ldr	r1, [r0, #0]
 8008b62:	9301      	str	r3, [sp, #4]
 8008b64:	f847 5c04 	str.w	r5, [r7, #-4]
 8008b68:	9502      	str	r5, [sp, #8]
 8008b6a:	784a      	ldrb	r2, [r1, #1]
 8008b6c:	1c4b      	adds	r3, r1, #1
 8008b6e:	9303      	str	r3, [sp, #12]
 8008b70:	b342      	cbz	r2, 8008bc4 <__hexnan+0x88>
 8008b72:	4610      	mov	r0, r2
 8008b74:	9105      	str	r1, [sp, #20]
 8008b76:	9204      	str	r2, [sp, #16]
 8008b78:	f7ff fd83 	bl	8008682 <__hexdig_fun>
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	d143      	bne.n	8008c08 <__hexnan+0xcc>
 8008b80:	9a04      	ldr	r2, [sp, #16]
 8008b82:	9905      	ldr	r1, [sp, #20]
 8008b84:	2a20      	cmp	r2, #32
 8008b86:	d818      	bhi.n	8008bba <__hexnan+0x7e>
 8008b88:	9b02      	ldr	r3, [sp, #8]
 8008b8a:	459b      	cmp	fp, r3
 8008b8c:	dd13      	ble.n	8008bb6 <__hexnan+0x7a>
 8008b8e:	454c      	cmp	r4, r9
 8008b90:	d206      	bcs.n	8008ba0 <__hexnan+0x64>
 8008b92:	2d07      	cmp	r5, #7
 8008b94:	dc04      	bgt.n	8008ba0 <__hexnan+0x64>
 8008b96:	462a      	mov	r2, r5
 8008b98:	4649      	mov	r1, r9
 8008b9a:	4620      	mov	r0, r4
 8008b9c:	f7ff ffa8 	bl	8008af0 <L_shift>
 8008ba0:	4544      	cmp	r4, r8
 8008ba2:	d944      	bls.n	8008c2e <__hexnan+0xf2>
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	f1a4 0904 	sub.w	r9, r4, #4
 8008baa:	f844 3c04 	str.w	r3, [r4, #-4]
 8008bae:	461d      	mov	r5, r3
 8008bb0:	464c      	mov	r4, r9
 8008bb2:	f8cd b008 	str.w	fp, [sp, #8]
 8008bb6:	9903      	ldr	r1, [sp, #12]
 8008bb8:	e7d7      	b.n	8008b6a <__hexnan+0x2e>
 8008bba:	2a29      	cmp	r2, #41	; 0x29
 8008bbc:	d14a      	bne.n	8008c54 <__hexnan+0x118>
 8008bbe:	3102      	adds	r1, #2
 8008bc0:	f8ca 1000 	str.w	r1, [sl]
 8008bc4:	f1bb 0f00 	cmp.w	fp, #0
 8008bc8:	d044      	beq.n	8008c54 <__hexnan+0x118>
 8008bca:	454c      	cmp	r4, r9
 8008bcc:	d206      	bcs.n	8008bdc <__hexnan+0xa0>
 8008bce:	2d07      	cmp	r5, #7
 8008bd0:	dc04      	bgt.n	8008bdc <__hexnan+0xa0>
 8008bd2:	462a      	mov	r2, r5
 8008bd4:	4649      	mov	r1, r9
 8008bd6:	4620      	mov	r0, r4
 8008bd8:	f7ff ff8a 	bl	8008af0 <L_shift>
 8008bdc:	4544      	cmp	r4, r8
 8008bde:	d928      	bls.n	8008c32 <__hexnan+0xf6>
 8008be0:	4643      	mov	r3, r8
 8008be2:	f854 2b04 	ldr.w	r2, [r4], #4
 8008be6:	42a6      	cmp	r6, r4
 8008be8:	f843 2b04 	str.w	r2, [r3], #4
 8008bec:	d2f9      	bcs.n	8008be2 <__hexnan+0xa6>
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f843 2b04 	str.w	r2, [r3], #4
 8008bf4:	429e      	cmp	r6, r3
 8008bf6:	d2fb      	bcs.n	8008bf0 <__hexnan+0xb4>
 8008bf8:	6833      	ldr	r3, [r6, #0]
 8008bfa:	b91b      	cbnz	r3, 8008c04 <__hexnan+0xc8>
 8008bfc:	4546      	cmp	r6, r8
 8008bfe:	d127      	bne.n	8008c50 <__hexnan+0x114>
 8008c00:	2301      	movs	r3, #1
 8008c02:	6033      	str	r3, [r6, #0]
 8008c04:	2005      	movs	r0, #5
 8008c06:	e026      	b.n	8008c56 <__hexnan+0x11a>
 8008c08:	3501      	adds	r5, #1
 8008c0a:	2d08      	cmp	r5, #8
 8008c0c:	f10b 0b01 	add.w	fp, fp, #1
 8008c10:	dd06      	ble.n	8008c20 <__hexnan+0xe4>
 8008c12:	4544      	cmp	r4, r8
 8008c14:	d9cf      	bls.n	8008bb6 <__hexnan+0x7a>
 8008c16:	2300      	movs	r3, #0
 8008c18:	2501      	movs	r5, #1
 8008c1a:	f844 3c04 	str.w	r3, [r4, #-4]
 8008c1e:	3c04      	subs	r4, #4
 8008c20:	6822      	ldr	r2, [r4, #0]
 8008c22:	f000 000f 	and.w	r0, r0, #15
 8008c26:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008c2a:	6020      	str	r0, [r4, #0]
 8008c2c:	e7c3      	b.n	8008bb6 <__hexnan+0x7a>
 8008c2e:	2508      	movs	r5, #8
 8008c30:	e7c1      	b.n	8008bb6 <__hexnan+0x7a>
 8008c32:	9b01      	ldr	r3, [sp, #4]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d0df      	beq.n	8008bf8 <__hexnan+0xbc>
 8008c38:	f04f 32ff 	mov.w	r2, #4294967295
 8008c3c:	f1c3 0320 	rsb	r3, r3, #32
 8008c40:	fa22 f303 	lsr.w	r3, r2, r3
 8008c44:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008c48:	401a      	ands	r2, r3
 8008c4a:	f847 2c04 	str.w	r2, [r7, #-4]
 8008c4e:	e7d3      	b.n	8008bf8 <__hexnan+0xbc>
 8008c50:	3e04      	subs	r6, #4
 8008c52:	e7d1      	b.n	8008bf8 <__hexnan+0xbc>
 8008c54:	2004      	movs	r0, #4
 8008c56:	b007      	add	sp, #28
 8008c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c5c <__locale_ctype_ptr_l>:
 8008c5c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008c60:	4770      	bx	lr

08008c62 <__localeconv_l>:
 8008c62:	30f0      	adds	r0, #240	; 0xf0
 8008c64:	4770      	bx	lr
	...

08008c68 <_localeconv_r>:
 8008c68:	4b04      	ldr	r3, [pc, #16]	; (8008c7c <_localeconv_r+0x14>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	6a18      	ldr	r0, [r3, #32]
 8008c6e:	4b04      	ldr	r3, [pc, #16]	; (8008c80 <_localeconv_r+0x18>)
 8008c70:	2800      	cmp	r0, #0
 8008c72:	bf08      	it	eq
 8008c74:	4618      	moveq	r0, r3
 8008c76:	30f0      	adds	r0, #240	; 0xf0
 8008c78:	4770      	bx	lr
 8008c7a:	bf00      	nop
 8008c7c:	20000010 	.word	0x20000010
 8008c80:	20000074 	.word	0x20000074

08008c84 <malloc>:
 8008c84:	4b02      	ldr	r3, [pc, #8]	; (8008c90 <malloc+0xc>)
 8008c86:	4601      	mov	r1, r0
 8008c88:	6818      	ldr	r0, [r3, #0]
 8008c8a:	f000 bc75 	b.w	8009578 <_malloc_r>
 8008c8e:	bf00      	nop
 8008c90:	20000010 	.word	0x20000010

08008c94 <__ascii_mbtowc>:
 8008c94:	b082      	sub	sp, #8
 8008c96:	b901      	cbnz	r1, 8008c9a <__ascii_mbtowc+0x6>
 8008c98:	a901      	add	r1, sp, #4
 8008c9a:	b142      	cbz	r2, 8008cae <__ascii_mbtowc+0x1a>
 8008c9c:	b14b      	cbz	r3, 8008cb2 <__ascii_mbtowc+0x1e>
 8008c9e:	7813      	ldrb	r3, [r2, #0]
 8008ca0:	600b      	str	r3, [r1, #0]
 8008ca2:	7812      	ldrb	r2, [r2, #0]
 8008ca4:	1c10      	adds	r0, r2, #0
 8008ca6:	bf18      	it	ne
 8008ca8:	2001      	movne	r0, #1
 8008caa:	b002      	add	sp, #8
 8008cac:	4770      	bx	lr
 8008cae:	4610      	mov	r0, r2
 8008cb0:	e7fb      	b.n	8008caa <__ascii_mbtowc+0x16>
 8008cb2:	f06f 0001 	mvn.w	r0, #1
 8008cb6:	e7f8      	b.n	8008caa <__ascii_mbtowc+0x16>

08008cb8 <memchr>:
 8008cb8:	b510      	push	{r4, lr}
 8008cba:	b2c9      	uxtb	r1, r1
 8008cbc:	4402      	add	r2, r0
 8008cbe:	4290      	cmp	r0, r2
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	d101      	bne.n	8008cc8 <memchr+0x10>
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	e003      	b.n	8008cd0 <memchr+0x18>
 8008cc8:	781c      	ldrb	r4, [r3, #0]
 8008cca:	3001      	adds	r0, #1
 8008ccc:	428c      	cmp	r4, r1
 8008cce:	d1f6      	bne.n	8008cbe <memchr+0x6>
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	bd10      	pop	{r4, pc}

08008cd4 <_Balloc>:
 8008cd4:	b570      	push	{r4, r5, r6, lr}
 8008cd6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008cd8:	4604      	mov	r4, r0
 8008cda:	460e      	mov	r6, r1
 8008cdc:	b93d      	cbnz	r5, 8008cee <_Balloc+0x1a>
 8008cde:	2010      	movs	r0, #16
 8008ce0:	f7ff ffd0 	bl	8008c84 <malloc>
 8008ce4:	6260      	str	r0, [r4, #36]	; 0x24
 8008ce6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008cea:	6005      	str	r5, [r0, #0]
 8008cec:	60c5      	str	r5, [r0, #12]
 8008cee:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008cf0:	68eb      	ldr	r3, [r5, #12]
 8008cf2:	b183      	cbz	r3, 8008d16 <_Balloc+0x42>
 8008cf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008cf6:	68db      	ldr	r3, [r3, #12]
 8008cf8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008cfc:	b9b8      	cbnz	r0, 8008d2e <_Balloc+0x5a>
 8008cfe:	2101      	movs	r1, #1
 8008d00:	fa01 f506 	lsl.w	r5, r1, r6
 8008d04:	1d6a      	adds	r2, r5, #5
 8008d06:	0092      	lsls	r2, r2, #2
 8008d08:	4620      	mov	r0, r4
 8008d0a:	f000 fbdb 	bl	80094c4 <_calloc_r>
 8008d0e:	b160      	cbz	r0, 8008d2a <_Balloc+0x56>
 8008d10:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008d14:	e00e      	b.n	8008d34 <_Balloc+0x60>
 8008d16:	2221      	movs	r2, #33	; 0x21
 8008d18:	2104      	movs	r1, #4
 8008d1a:	4620      	mov	r0, r4
 8008d1c:	f000 fbd2 	bl	80094c4 <_calloc_r>
 8008d20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d22:	60e8      	str	r0, [r5, #12]
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d1e4      	bne.n	8008cf4 <_Balloc+0x20>
 8008d2a:	2000      	movs	r0, #0
 8008d2c:	bd70      	pop	{r4, r5, r6, pc}
 8008d2e:	6802      	ldr	r2, [r0, #0]
 8008d30:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008d34:	2300      	movs	r3, #0
 8008d36:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d3a:	e7f7      	b.n	8008d2c <_Balloc+0x58>

08008d3c <_Bfree>:
 8008d3c:	b570      	push	{r4, r5, r6, lr}
 8008d3e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008d40:	4606      	mov	r6, r0
 8008d42:	460d      	mov	r5, r1
 8008d44:	b93c      	cbnz	r4, 8008d56 <_Bfree+0x1a>
 8008d46:	2010      	movs	r0, #16
 8008d48:	f7ff ff9c 	bl	8008c84 <malloc>
 8008d4c:	6270      	str	r0, [r6, #36]	; 0x24
 8008d4e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d52:	6004      	str	r4, [r0, #0]
 8008d54:	60c4      	str	r4, [r0, #12]
 8008d56:	b13d      	cbz	r5, 8008d68 <_Bfree+0x2c>
 8008d58:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008d5a:	686a      	ldr	r2, [r5, #4]
 8008d5c:	68db      	ldr	r3, [r3, #12]
 8008d5e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008d62:	6029      	str	r1, [r5, #0]
 8008d64:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008d68:	bd70      	pop	{r4, r5, r6, pc}

08008d6a <__multadd>:
 8008d6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d6e:	461f      	mov	r7, r3
 8008d70:	4606      	mov	r6, r0
 8008d72:	460c      	mov	r4, r1
 8008d74:	2300      	movs	r3, #0
 8008d76:	690d      	ldr	r5, [r1, #16]
 8008d78:	f101 0c14 	add.w	ip, r1, #20
 8008d7c:	f8dc 0000 	ldr.w	r0, [ip]
 8008d80:	3301      	adds	r3, #1
 8008d82:	b281      	uxth	r1, r0
 8008d84:	fb02 7101 	mla	r1, r2, r1, r7
 8008d88:	0c00      	lsrs	r0, r0, #16
 8008d8a:	0c0f      	lsrs	r7, r1, #16
 8008d8c:	fb02 7000 	mla	r0, r2, r0, r7
 8008d90:	b289      	uxth	r1, r1
 8008d92:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008d96:	429d      	cmp	r5, r3
 8008d98:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008d9c:	f84c 1b04 	str.w	r1, [ip], #4
 8008da0:	dcec      	bgt.n	8008d7c <__multadd+0x12>
 8008da2:	b1d7      	cbz	r7, 8008dda <__multadd+0x70>
 8008da4:	68a3      	ldr	r3, [r4, #8]
 8008da6:	42ab      	cmp	r3, r5
 8008da8:	dc12      	bgt.n	8008dd0 <__multadd+0x66>
 8008daa:	6861      	ldr	r1, [r4, #4]
 8008dac:	4630      	mov	r0, r6
 8008dae:	3101      	adds	r1, #1
 8008db0:	f7ff ff90 	bl	8008cd4 <_Balloc>
 8008db4:	4680      	mov	r8, r0
 8008db6:	6922      	ldr	r2, [r4, #16]
 8008db8:	f104 010c 	add.w	r1, r4, #12
 8008dbc:	3202      	adds	r2, #2
 8008dbe:	0092      	lsls	r2, r2, #2
 8008dc0:	300c      	adds	r0, #12
 8008dc2:	f7fc ffd7 	bl	8005d74 <memcpy>
 8008dc6:	4621      	mov	r1, r4
 8008dc8:	4630      	mov	r0, r6
 8008dca:	f7ff ffb7 	bl	8008d3c <_Bfree>
 8008dce:	4644      	mov	r4, r8
 8008dd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008dd4:	3501      	adds	r5, #1
 8008dd6:	615f      	str	r7, [r3, #20]
 8008dd8:	6125      	str	r5, [r4, #16]
 8008dda:	4620      	mov	r0, r4
 8008ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008de0 <__s2b>:
 8008de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008de4:	4615      	mov	r5, r2
 8008de6:	2209      	movs	r2, #9
 8008de8:	461f      	mov	r7, r3
 8008dea:	3308      	adds	r3, #8
 8008dec:	460c      	mov	r4, r1
 8008dee:	fb93 f3f2 	sdiv	r3, r3, r2
 8008df2:	4606      	mov	r6, r0
 8008df4:	2201      	movs	r2, #1
 8008df6:	2100      	movs	r1, #0
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	db20      	blt.n	8008e3e <__s2b+0x5e>
 8008dfc:	4630      	mov	r0, r6
 8008dfe:	f7ff ff69 	bl	8008cd4 <_Balloc>
 8008e02:	9b08      	ldr	r3, [sp, #32]
 8008e04:	2d09      	cmp	r5, #9
 8008e06:	6143      	str	r3, [r0, #20]
 8008e08:	f04f 0301 	mov.w	r3, #1
 8008e0c:	6103      	str	r3, [r0, #16]
 8008e0e:	dd19      	ble.n	8008e44 <__s2b+0x64>
 8008e10:	f104 0809 	add.w	r8, r4, #9
 8008e14:	46c1      	mov	r9, r8
 8008e16:	442c      	add	r4, r5
 8008e18:	f819 3b01 	ldrb.w	r3, [r9], #1
 8008e1c:	4601      	mov	r1, r0
 8008e1e:	3b30      	subs	r3, #48	; 0x30
 8008e20:	220a      	movs	r2, #10
 8008e22:	4630      	mov	r0, r6
 8008e24:	f7ff ffa1 	bl	8008d6a <__multadd>
 8008e28:	45a1      	cmp	r9, r4
 8008e2a:	d1f5      	bne.n	8008e18 <__s2b+0x38>
 8008e2c:	eb08 0405 	add.w	r4, r8, r5
 8008e30:	3c08      	subs	r4, #8
 8008e32:	1b2d      	subs	r5, r5, r4
 8008e34:	1963      	adds	r3, r4, r5
 8008e36:	42bb      	cmp	r3, r7
 8008e38:	db07      	blt.n	8008e4a <__s2b+0x6a>
 8008e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e3e:	0052      	lsls	r2, r2, #1
 8008e40:	3101      	adds	r1, #1
 8008e42:	e7d9      	b.n	8008df8 <__s2b+0x18>
 8008e44:	340a      	adds	r4, #10
 8008e46:	2509      	movs	r5, #9
 8008e48:	e7f3      	b.n	8008e32 <__s2b+0x52>
 8008e4a:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008e4e:	4601      	mov	r1, r0
 8008e50:	3b30      	subs	r3, #48	; 0x30
 8008e52:	220a      	movs	r2, #10
 8008e54:	4630      	mov	r0, r6
 8008e56:	f7ff ff88 	bl	8008d6a <__multadd>
 8008e5a:	e7eb      	b.n	8008e34 <__s2b+0x54>

08008e5c <__hi0bits>:
 8008e5c:	0c02      	lsrs	r2, r0, #16
 8008e5e:	0412      	lsls	r2, r2, #16
 8008e60:	4603      	mov	r3, r0
 8008e62:	b9b2      	cbnz	r2, 8008e92 <__hi0bits+0x36>
 8008e64:	0403      	lsls	r3, r0, #16
 8008e66:	2010      	movs	r0, #16
 8008e68:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008e6c:	bf04      	itt	eq
 8008e6e:	021b      	lsleq	r3, r3, #8
 8008e70:	3008      	addeq	r0, #8
 8008e72:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008e76:	bf04      	itt	eq
 8008e78:	011b      	lsleq	r3, r3, #4
 8008e7a:	3004      	addeq	r0, #4
 8008e7c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008e80:	bf04      	itt	eq
 8008e82:	009b      	lsleq	r3, r3, #2
 8008e84:	3002      	addeq	r0, #2
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	db06      	blt.n	8008e98 <__hi0bits+0x3c>
 8008e8a:	005b      	lsls	r3, r3, #1
 8008e8c:	d503      	bpl.n	8008e96 <__hi0bits+0x3a>
 8008e8e:	3001      	adds	r0, #1
 8008e90:	4770      	bx	lr
 8008e92:	2000      	movs	r0, #0
 8008e94:	e7e8      	b.n	8008e68 <__hi0bits+0xc>
 8008e96:	2020      	movs	r0, #32
 8008e98:	4770      	bx	lr

08008e9a <__lo0bits>:
 8008e9a:	6803      	ldr	r3, [r0, #0]
 8008e9c:	4601      	mov	r1, r0
 8008e9e:	f013 0207 	ands.w	r2, r3, #7
 8008ea2:	d00b      	beq.n	8008ebc <__lo0bits+0x22>
 8008ea4:	07da      	lsls	r2, r3, #31
 8008ea6:	d423      	bmi.n	8008ef0 <__lo0bits+0x56>
 8008ea8:	0798      	lsls	r0, r3, #30
 8008eaa:	bf49      	itett	mi
 8008eac:	085b      	lsrmi	r3, r3, #1
 8008eae:	089b      	lsrpl	r3, r3, #2
 8008eb0:	2001      	movmi	r0, #1
 8008eb2:	600b      	strmi	r3, [r1, #0]
 8008eb4:	bf5c      	itt	pl
 8008eb6:	600b      	strpl	r3, [r1, #0]
 8008eb8:	2002      	movpl	r0, #2
 8008eba:	4770      	bx	lr
 8008ebc:	b298      	uxth	r0, r3
 8008ebe:	b9a8      	cbnz	r0, 8008eec <__lo0bits+0x52>
 8008ec0:	2010      	movs	r0, #16
 8008ec2:	0c1b      	lsrs	r3, r3, #16
 8008ec4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008ec8:	bf04      	itt	eq
 8008eca:	0a1b      	lsreq	r3, r3, #8
 8008ecc:	3008      	addeq	r0, #8
 8008ece:	071a      	lsls	r2, r3, #28
 8008ed0:	bf04      	itt	eq
 8008ed2:	091b      	lsreq	r3, r3, #4
 8008ed4:	3004      	addeq	r0, #4
 8008ed6:	079a      	lsls	r2, r3, #30
 8008ed8:	bf04      	itt	eq
 8008eda:	089b      	lsreq	r3, r3, #2
 8008edc:	3002      	addeq	r0, #2
 8008ede:	07da      	lsls	r2, r3, #31
 8008ee0:	d402      	bmi.n	8008ee8 <__lo0bits+0x4e>
 8008ee2:	085b      	lsrs	r3, r3, #1
 8008ee4:	d006      	beq.n	8008ef4 <__lo0bits+0x5a>
 8008ee6:	3001      	adds	r0, #1
 8008ee8:	600b      	str	r3, [r1, #0]
 8008eea:	4770      	bx	lr
 8008eec:	4610      	mov	r0, r2
 8008eee:	e7e9      	b.n	8008ec4 <__lo0bits+0x2a>
 8008ef0:	2000      	movs	r0, #0
 8008ef2:	4770      	bx	lr
 8008ef4:	2020      	movs	r0, #32
 8008ef6:	4770      	bx	lr

08008ef8 <__i2b>:
 8008ef8:	b510      	push	{r4, lr}
 8008efa:	460c      	mov	r4, r1
 8008efc:	2101      	movs	r1, #1
 8008efe:	f7ff fee9 	bl	8008cd4 <_Balloc>
 8008f02:	2201      	movs	r2, #1
 8008f04:	6144      	str	r4, [r0, #20]
 8008f06:	6102      	str	r2, [r0, #16]
 8008f08:	bd10      	pop	{r4, pc}

08008f0a <__multiply>:
 8008f0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f0e:	4614      	mov	r4, r2
 8008f10:	690a      	ldr	r2, [r1, #16]
 8008f12:	6923      	ldr	r3, [r4, #16]
 8008f14:	4688      	mov	r8, r1
 8008f16:	429a      	cmp	r2, r3
 8008f18:	bfbe      	ittt	lt
 8008f1a:	460b      	movlt	r3, r1
 8008f1c:	46a0      	movlt	r8, r4
 8008f1e:	461c      	movlt	r4, r3
 8008f20:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008f24:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008f28:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f2c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008f30:	eb07 0609 	add.w	r6, r7, r9
 8008f34:	42b3      	cmp	r3, r6
 8008f36:	bfb8      	it	lt
 8008f38:	3101      	addlt	r1, #1
 8008f3a:	f7ff fecb 	bl	8008cd4 <_Balloc>
 8008f3e:	f100 0514 	add.w	r5, r0, #20
 8008f42:	462b      	mov	r3, r5
 8008f44:	2200      	movs	r2, #0
 8008f46:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008f4a:	4573      	cmp	r3, lr
 8008f4c:	d316      	bcc.n	8008f7c <__multiply+0x72>
 8008f4e:	f104 0214 	add.w	r2, r4, #20
 8008f52:	f108 0114 	add.w	r1, r8, #20
 8008f56:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008f5a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008f5e:	9300      	str	r3, [sp, #0]
 8008f60:	9b00      	ldr	r3, [sp, #0]
 8008f62:	9201      	str	r2, [sp, #4]
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d80c      	bhi.n	8008f82 <__multiply+0x78>
 8008f68:	2e00      	cmp	r6, #0
 8008f6a:	dd03      	ble.n	8008f74 <__multiply+0x6a>
 8008f6c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d05d      	beq.n	8009030 <__multiply+0x126>
 8008f74:	6106      	str	r6, [r0, #16]
 8008f76:	b003      	add	sp, #12
 8008f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f7c:	f843 2b04 	str.w	r2, [r3], #4
 8008f80:	e7e3      	b.n	8008f4a <__multiply+0x40>
 8008f82:	f8b2 b000 	ldrh.w	fp, [r2]
 8008f86:	f1bb 0f00 	cmp.w	fp, #0
 8008f8a:	d023      	beq.n	8008fd4 <__multiply+0xca>
 8008f8c:	4689      	mov	r9, r1
 8008f8e:	46ac      	mov	ip, r5
 8008f90:	f04f 0800 	mov.w	r8, #0
 8008f94:	f859 4b04 	ldr.w	r4, [r9], #4
 8008f98:	f8dc a000 	ldr.w	sl, [ip]
 8008f9c:	b2a3      	uxth	r3, r4
 8008f9e:	fa1f fa8a 	uxth.w	sl, sl
 8008fa2:	fb0b a303 	mla	r3, fp, r3, sl
 8008fa6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008faa:	f8dc 4000 	ldr.w	r4, [ip]
 8008fae:	4443      	add	r3, r8
 8008fb0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008fb4:	fb0b 840a 	mla	r4, fp, sl, r8
 8008fb8:	46e2      	mov	sl, ip
 8008fba:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008fbe:	b29b      	uxth	r3, r3
 8008fc0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008fc4:	454f      	cmp	r7, r9
 8008fc6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008fca:	f84a 3b04 	str.w	r3, [sl], #4
 8008fce:	d82b      	bhi.n	8009028 <__multiply+0x11e>
 8008fd0:	f8cc 8004 	str.w	r8, [ip, #4]
 8008fd4:	9b01      	ldr	r3, [sp, #4]
 8008fd6:	3204      	adds	r2, #4
 8008fd8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008fdc:	f1ba 0f00 	cmp.w	sl, #0
 8008fe0:	d020      	beq.n	8009024 <__multiply+0x11a>
 8008fe2:	4689      	mov	r9, r1
 8008fe4:	46a8      	mov	r8, r5
 8008fe6:	f04f 0b00 	mov.w	fp, #0
 8008fea:	682b      	ldr	r3, [r5, #0]
 8008fec:	f8b9 c000 	ldrh.w	ip, [r9]
 8008ff0:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008ff4:	b29b      	uxth	r3, r3
 8008ff6:	fb0a 440c 	mla	r4, sl, ip, r4
 8008ffa:	46c4      	mov	ip, r8
 8008ffc:	445c      	add	r4, fp
 8008ffe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009002:	f84c 3b04 	str.w	r3, [ip], #4
 8009006:	f859 3b04 	ldr.w	r3, [r9], #4
 800900a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800900e:	0c1b      	lsrs	r3, r3, #16
 8009010:	fb0a b303 	mla	r3, sl, r3, fp
 8009014:	454f      	cmp	r7, r9
 8009016:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800901a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800901e:	d805      	bhi.n	800902c <__multiply+0x122>
 8009020:	f8c8 3004 	str.w	r3, [r8, #4]
 8009024:	3504      	adds	r5, #4
 8009026:	e79b      	b.n	8008f60 <__multiply+0x56>
 8009028:	46d4      	mov	ip, sl
 800902a:	e7b3      	b.n	8008f94 <__multiply+0x8a>
 800902c:	46e0      	mov	r8, ip
 800902e:	e7dd      	b.n	8008fec <__multiply+0xe2>
 8009030:	3e01      	subs	r6, #1
 8009032:	e799      	b.n	8008f68 <__multiply+0x5e>

08009034 <__pow5mult>:
 8009034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009038:	4615      	mov	r5, r2
 800903a:	f012 0203 	ands.w	r2, r2, #3
 800903e:	4606      	mov	r6, r0
 8009040:	460f      	mov	r7, r1
 8009042:	d007      	beq.n	8009054 <__pow5mult+0x20>
 8009044:	4c21      	ldr	r4, [pc, #132]	; (80090cc <__pow5mult+0x98>)
 8009046:	3a01      	subs	r2, #1
 8009048:	2300      	movs	r3, #0
 800904a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800904e:	f7ff fe8c 	bl	8008d6a <__multadd>
 8009052:	4607      	mov	r7, r0
 8009054:	10ad      	asrs	r5, r5, #2
 8009056:	d035      	beq.n	80090c4 <__pow5mult+0x90>
 8009058:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800905a:	b93c      	cbnz	r4, 800906c <__pow5mult+0x38>
 800905c:	2010      	movs	r0, #16
 800905e:	f7ff fe11 	bl	8008c84 <malloc>
 8009062:	6270      	str	r0, [r6, #36]	; 0x24
 8009064:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009068:	6004      	str	r4, [r0, #0]
 800906a:	60c4      	str	r4, [r0, #12]
 800906c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009070:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009074:	b94c      	cbnz	r4, 800908a <__pow5mult+0x56>
 8009076:	f240 2171 	movw	r1, #625	; 0x271
 800907a:	4630      	mov	r0, r6
 800907c:	f7ff ff3c 	bl	8008ef8 <__i2b>
 8009080:	2300      	movs	r3, #0
 8009082:	4604      	mov	r4, r0
 8009084:	f8c8 0008 	str.w	r0, [r8, #8]
 8009088:	6003      	str	r3, [r0, #0]
 800908a:	f04f 0800 	mov.w	r8, #0
 800908e:	07eb      	lsls	r3, r5, #31
 8009090:	d50a      	bpl.n	80090a8 <__pow5mult+0x74>
 8009092:	4639      	mov	r1, r7
 8009094:	4622      	mov	r2, r4
 8009096:	4630      	mov	r0, r6
 8009098:	f7ff ff37 	bl	8008f0a <__multiply>
 800909c:	4681      	mov	r9, r0
 800909e:	4639      	mov	r1, r7
 80090a0:	4630      	mov	r0, r6
 80090a2:	f7ff fe4b 	bl	8008d3c <_Bfree>
 80090a6:	464f      	mov	r7, r9
 80090a8:	106d      	asrs	r5, r5, #1
 80090aa:	d00b      	beq.n	80090c4 <__pow5mult+0x90>
 80090ac:	6820      	ldr	r0, [r4, #0]
 80090ae:	b938      	cbnz	r0, 80090c0 <__pow5mult+0x8c>
 80090b0:	4622      	mov	r2, r4
 80090b2:	4621      	mov	r1, r4
 80090b4:	4630      	mov	r0, r6
 80090b6:	f7ff ff28 	bl	8008f0a <__multiply>
 80090ba:	6020      	str	r0, [r4, #0]
 80090bc:	f8c0 8000 	str.w	r8, [r0]
 80090c0:	4604      	mov	r4, r0
 80090c2:	e7e4      	b.n	800908e <__pow5mult+0x5a>
 80090c4:	4638      	mov	r0, r7
 80090c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090ca:	bf00      	nop
 80090cc:	0800a3c0 	.word	0x0800a3c0

080090d0 <__lshift>:
 80090d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090d4:	460c      	mov	r4, r1
 80090d6:	4607      	mov	r7, r0
 80090d8:	4616      	mov	r6, r2
 80090da:	6923      	ldr	r3, [r4, #16]
 80090dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80090e0:	eb0a 0903 	add.w	r9, sl, r3
 80090e4:	6849      	ldr	r1, [r1, #4]
 80090e6:	68a3      	ldr	r3, [r4, #8]
 80090e8:	f109 0501 	add.w	r5, r9, #1
 80090ec:	42ab      	cmp	r3, r5
 80090ee:	db32      	blt.n	8009156 <__lshift+0x86>
 80090f0:	4638      	mov	r0, r7
 80090f2:	f7ff fdef 	bl	8008cd4 <_Balloc>
 80090f6:	2300      	movs	r3, #0
 80090f8:	4680      	mov	r8, r0
 80090fa:	461a      	mov	r2, r3
 80090fc:	f100 0114 	add.w	r1, r0, #20
 8009100:	4553      	cmp	r3, sl
 8009102:	db2b      	blt.n	800915c <__lshift+0x8c>
 8009104:	6920      	ldr	r0, [r4, #16]
 8009106:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800910a:	f104 0314 	add.w	r3, r4, #20
 800910e:	f016 021f 	ands.w	r2, r6, #31
 8009112:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009116:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800911a:	d025      	beq.n	8009168 <__lshift+0x98>
 800911c:	2000      	movs	r0, #0
 800911e:	f1c2 0e20 	rsb	lr, r2, #32
 8009122:	468a      	mov	sl, r1
 8009124:	681e      	ldr	r6, [r3, #0]
 8009126:	4096      	lsls	r6, r2
 8009128:	4330      	orrs	r0, r6
 800912a:	f84a 0b04 	str.w	r0, [sl], #4
 800912e:	f853 0b04 	ldr.w	r0, [r3], #4
 8009132:	459c      	cmp	ip, r3
 8009134:	fa20 f00e 	lsr.w	r0, r0, lr
 8009138:	d814      	bhi.n	8009164 <__lshift+0x94>
 800913a:	6048      	str	r0, [r1, #4]
 800913c:	b108      	cbz	r0, 8009142 <__lshift+0x72>
 800913e:	f109 0502 	add.w	r5, r9, #2
 8009142:	3d01      	subs	r5, #1
 8009144:	4638      	mov	r0, r7
 8009146:	f8c8 5010 	str.w	r5, [r8, #16]
 800914a:	4621      	mov	r1, r4
 800914c:	f7ff fdf6 	bl	8008d3c <_Bfree>
 8009150:	4640      	mov	r0, r8
 8009152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009156:	3101      	adds	r1, #1
 8009158:	005b      	lsls	r3, r3, #1
 800915a:	e7c7      	b.n	80090ec <__lshift+0x1c>
 800915c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009160:	3301      	adds	r3, #1
 8009162:	e7cd      	b.n	8009100 <__lshift+0x30>
 8009164:	4651      	mov	r1, sl
 8009166:	e7dc      	b.n	8009122 <__lshift+0x52>
 8009168:	3904      	subs	r1, #4
 800916a:	f853 2b04 	ldr.w	r2, [r3], #4
 800916e:	459c      	cmp	ip, r3
 8009170:	f841 2f04 	str.w	r2, [r1, #4]!
 8009174:	d8f9      	bhi.n	800916a <__lshift+0x9a>
 8009176:	e7e4      	b.n	8009142 <__lshift+0x72>

08009178 <__mcmp>:
 8009178:	6903      	ldr	r3, [r0, #16]
 800917a:	690a      	ldr	r2, [r1, #16]
 800917c:	b530      	push	{r4, r5, lr}
 800917e:	1a9b      	subs	r3, r3, r2
 8009180:	d10c      	bne.n	800919c <__mcmp+0x24>
 8009182:	0092      	lsls	r2, r2, #2
 8009184:	3014      	adds	r0, #20
 8009186:	3114      	adds	r1, #20
 8009188:	1884      	adds	r4, r0, r2
 800918a:	4411      	add	r1, r2
 800918c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009190:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009194:	4295      	cmp	r5, r2
 8009196:	d003      	beq.n	80091a0 <__mcmp+0x28>
 8009198:	d305      	bcc.n	80091a6 <__mcmp+0x2e>
 800919a:	2301      	movs	r3, #1
 800919c:	4618      	mov	r0, r3
 800919e:	bd30      	pop	{r4, r5, pc}
 80091a0:	42a0      	cmp	r0, r4
 80091a2:	d3f3      	bcc.n	800918c <__mcmp+0x14>
 80091a4:	e7fa      	b.n	800919c <__mcmp+0x24>
 80091a6:	f04f 33ff 	mov.w	r3, #4294967295
 80091aa:	e7f7      	b.n	800919c <__mcmp+0x24>

080091ac <__mdiff>:
 80091ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091b0:	460d      	mov	r5, r1
 80091b2:	4607      	mov	r7, r0
 80091b4:	4611      	mov	r1, r2
 80091b6:	4628      	mov	r0, r5
 80091b8:	4614      	mov	r4, r2
 80091ba:	f7ff ffdd 	bl	8009178 <__mcmp>
 80091be:	1e06      	subs	r6, r0, #0
 80091c0:	d108      	bne.n	80091d4 <__mdiff+0x28>
 80091c2:	4631      	mov	r1, r6
 80091c4:	4638      	mov	r0, r7
 80091c6:	f7ff fd85 	bl	8008cd4 <_Balloc>
 80091ca:	2301      	movs	r3, #1
 80091cc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80091d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091d4:	bfa4      	itt	ge
 80091d6:	4623      	movge	r3, r4
 80091d8:	462c      	movge	r4, r5
 80091da:	4638      	mov	r0, r7
 80091dc:	6861      	ldr	r1, [r4, #4]
 80091de:	bfa6      	itte	ge
 80091e0:	461d      	movge	r5, r3
 80091e2:	2600      	movge	r6, #0
 80091e4:	2601      	movlt	r6, #1
 80091e6:	f7ff fd75 	bl	8008cd4 <_Balloc>
 80091ea:	f04f 0e00 	mov.w	lr, #0
 80091ee:	60c6      	str	r6, [r0, #12]
 80091f0:	692b      	ldr	r3, [r5, #16]
 80091f2:	6926      	ldr	r6, [r4, #16]
 80091f4:	f104 0214 	add.w	r2, r4, #20
 80091f8:	f105 0914 	add.w	r9, r5, #20
 80091fc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009200:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009204:	f100 0114 	add.w	r1, r0, #20
 8009208:	f852 ab04 	ldr.w	sl, [r2], #4
 800920c:	f859 5b04 	ldr.w	r5, [r9], #4
 8009210:	fa1f f38a 	uxth.w	r3, sl
 8009214:	4473      	add	r3, lr
 8009216:	b2ac      	uxth	r4, r5
 8009218:	1b1b      	subs	r3, r3, r4
 800921a:	0c2c      	lsrs	r4, r5, #16
 800921c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8009220:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8009224:	b29b      	uxth	r3, r3
 8009226:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800922a:	45c8      	cmp	r8, r9
 800922c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8009230:	4694      	mov	ip, r2
 8009232:	f841 4b04 	str.w	r4, [r1], #4
 8009236:	d8e7      	bhi.n	8009208 <__mdiff+0x5c>
 8009238:	45bc      	cmp	ip, r7
 800923a:	d304      	bcc.n	8009246 <__mdiff+0x9a>
 800923c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009240:	b183      	cbz	r3, 8009264 <__mdiff+0xb8>
 8009242:	6106      	str	r6, [r0, #16]
 8009244:	e7c4      	b.n	80091d0 <__mdiff+0x24>
 8009246:	f85c 4b04 	ldr.w	r4, [ip], #4
 800924a:	b2a2      	uxth	r2, r4
 800924c:	4472      	add	r2, lr
 800924e:	1413      	asrs	r3, r2, #16
 8009250:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009254:	b292      	uxth	r2, r2
 8009256:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800925a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800925e:	f841 2b04 	str.w	r2, [r1], #4
 8009262:	e7e9      	b.n	8009238 <__mdiff+0x8c>
 8009264:	3e01      	subs	r6, #1
 8009266:	e7e9      	b.n	800923c <__mdiff+0x90>

08009268 <__ulp>:
 8009268:	4b10      	ldr	r3, [pc, #64]	; (80092ac <__ulp+0x44>)
 800926a:	400b      	ands	r3, r1
 800926c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009270:	2b00      	cmp	r3, #0
 8009272:	dd02      	ble.n	800927a <__ulp+0x12>
 8009274:	2000      	movs	r0, #0
 8009276:	4619      	mov	r1, r3
 8009278:	4770      	bx	lr
 800927a:	425b      	negs	r3, r3
 800927c:	151b      	asrs	r3, r3, #20
 800927e:	2b13      	cmp	r3, #19
 8009280:	f04f 0000 	mov.w	r0, #0
 8009284:	f04f 0100 	mov.w	r1, #0
 8009288:	dc04      	bgt.n	8009294 <__ulp+0x2c>
 800928a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800928e:	fa42 f103 	asr.w	r1, r2, r3
 8009292:	4770      	bx	lr
 8009294:	2201      	movs	r2, #1
 8009296:	3b14      	subs	r3, #20
 8009298:	2b1e      	cmp	r3, #30
 800929a:	bfce      	itee	gt
 800929c:	4613      	movgt	r3, r2
 800929e:	f1c3 031f 	rsble	r3, r3, #31
 80092a2:	fa02 f303 	lslle.w	r3, r2, r3
 80092a6:	4618      	mov	r0, r3
 80092a8:	4770      	bx	lr
 80092aa:	bf00      	nop
 80092ac:	7ff00000 	.word	0x7ff00000

080092b0 <__b2d>:
 80092b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092b4:	6907      	ldr	r7, [r0, #16]
 80092b6:	f100 0914 	add.w	r9, r0, #20
 80092ba:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80092be:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80092c2:	f1a7 0804 	sub.w	r8, r7, #4
 80092c6:	4630      	mov	r0, r6
 80092c8:	f7ff fdc8 	bl	8008e5c <__hi0bits>
 80092cc:	f1c0 0320 	rsb	r3, r0, #32
 80092d0:	280a      	cmp	r0, #10
 80092d2:	600b      	str	r3, [r1, #0]
 80092d4:	491e      	ldr	r1, [pc, #120]	; (8009350 <__b2d+0xa0>)
 80092d6:	dc17      	bgt.n	8009308 <__b2d+0x58>
 80092d8:	45c1      	cmp	r9, r8
 80092da:	bf28      	it	cs
 80092dc:	2200      	movcs	r2, #0
 80092de:	f1c0 0c0b 	rsb	ip, r0, #11
 80092e2:	fa26 f30c 	lsr.w	r3, r6, ip
 80092e6:	bf38      	it	cc
 80092e8:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80092ec:	ea43 0501 	orr.w	r5, r3, r1
 80092f0:	f100 0315 	add.w	r3, r0, #21
 80092f4:	fa06 f303 	lsl.w	r3, r6, r3
 80092f8:	fa22 f20c 	lsr.w	r2, r2, ip
 80092fc:	ea43 0402 	orr.w	r4, r3, r2
 8009300:	4620      	mov	r0, r4
 8009302:	4629      	mov	r1, r5
 8009304:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009308:	45c1      	cmp	r9, r8
 800930a:	bf3a      	itte	cc
 800930c:	f1a7 0808 	subcc.w	r8, r7, #8
 8009310:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009314:	2200      	movcs	r2, #0
 8009316:	f1b0 030b 	subs.w	r3, r0, #11
 800931a:	d015      	beq.n	8009348 <__b2d+0x98>
 800931c:	409e      	lsls	r6, r3
 800931e:	f1c3 0720 	rsb	r7, r3, #32
 8009322:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8009326:	fa22 f107 	lsr.w	r1, r2, r7
 800932a:	45c8      	cmp	r8, r9
 800932c:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8009330:	ea46 0501 	orr.w	r5, r6, r1
 8009334:	bf94      	ite	ls
 8009336:	2100      	movls	r1, #0
 8009338:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800933c:	fa02 f003 	lsl.w	r0, r2, r3
 8009340:	40f9      	lsrs	r1, r7
 8009342:	ea40 0401 	orr.w	r4, r0, r1
 8009346:	e7db      	b.n	8009300 <__b2d+0x50>
 8009348:	ea46 0501 	orr.w	r5, r6, r1
 800934c:	4614      	mov	r4, r2
 800934e:	e7d7      	b.n	8009300 <__b2d+0x50>
 8009350:	3ff00000 	.word	0x3ff00000

08009354 <__d2b>:
 8009354:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009358:	461c      	mov	r4, r3
 800935a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800935e:	2101      	movs	r1, #1
 8009360:	4690      	mov	r8, r2
 8009362:	f7ff fcb7 	bl	8008cd4 <_Balloc>
 8009366:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800936a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800936e:	4607      	mov	r7, r0
 8009370:	bb34      	cbnz	r4, 80093c0 <__d2b+0x6c>
 8009372:	9201      	str	r2, [sp, #4]
 8009374:	f1b8 0200 	subs.w	r2, r8, #0
 8009378:	d027      	beq.n	80093ca <__d2b+0x76>
 800937a:	a802      	add	r0, sp, #8
 800937c:	f840 2d08 	str.w	r2, [r0, #-8]!
 8009380:	f7ff fd8b 	bl	8008e9a <__lo0bits>
 8009384:	9900      	ldr	r1, [sp, #0]
 8009386:	b1f0      	cbz	r0, 80093c6 <__d2b+0x72>
 8009388:	9a01      	ldr	r2, [sp, #4]
 800938a:	f1c0 0320 	rsb	r3, r0, #32
 800938e:	fa02 f303 	lsl.w	r3, r2, r3
 8009392:	430b      	orrs	r3, r1
 8009394:	40c2      	lsrs	r2, r0
 8009396:	617b      	str	r3, [r7, #20]
 8009398:	9201      	str	r2, [sp, #4]
 800939a:	9b01      	ldr	r3, [sp, #4]
 800939c:	2b00      	cmp	r3, #0
 800939e:	bf14      	ite	ne
 80093a0:	2102      	movne	r1, #2
 80093a2:	2101      	moveq	r1, #1
 80093a4:	61bb      	str	r3, [r7, #24]
 80093a6:	6139      	str	r1, [r7, #16]
 80093a8:	b1c4      	cbz	r4, 80093dc <__d2b+0x88>
 80093aa:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80093ae:	4404      	add	r4, r0
 80093b0:	6034      	str	r4, [r6, #0]
 80093b2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80093b6:	6028      	str	r0, [r5, #0]
 80093b8:	4638      	mov	r0, r7
 80093ba:	b002      	add	sp, #8
 80093bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093c0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80093c4:	e7d5      	b.n	8009372 <__d2b+0x1e>
 80093c6:	6179      	str	r1, [r7, #20]
 80093c8:	e7e7      	b.n	800939a <__d2b+0x46>
 80093ca:	a801      	add	r0, sp, #4
 80093cc:	f7ff fd65 	bl	8008e9a <__lo0bits>
 80093d0:	2101      	movs	r1, #1
 80093d2:	9b01      	ldr	r3, [sp, #4]
 80093d4:	6139      	str	r1, [r7, #16]
 80093d6:	617b      	str	r3, [r7, #20]
 80093d8:	3020      	adds	r0, #32
 80093da:	e7e5      	b.n	80093a8 <__d2b+0x54>
 80093dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80093e0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80093e4:	6030      	str	r0, [r6, #0]
 80093e6:	6918      	ldr	r0, [r3, #16]
 80093e8:	f7ff fd38 	bl	8008e5c <__hi0bits>
 80093ec:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80093f0:	e7e1      	b.n	80093b6 <__d2b+0x62>

080093f2 <__ratio>:
 80093f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f6:	4688      	mov	r8, r1
 80093f8:	4669      	mov	r1, sp
 80093fa:	4681      	mov	r9, r0
 80093fc:	f7ff ff58 	bl	80092b0 <__b2d>
 8009400:	468b      	mov	fp, r1
 8009402:	4606      	mov	r6, r0
 8009404:	460f      	mov	r7, r1
 8009406:	4640      	mov	r0, r8
 8009408:	a901      	add	r1, sp, #4
 800940a:	f7ff ff51 	bl	80092b0 <__b2d>
 800940e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009412:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009416:	460d      	mov	r5, r1
 8009418:	eba3 0c02 	sub.w	ip, r3, r2
 800941c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009420:	1a9b      	subs	r3, r3, r2
 8009422:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009426:	2b00      	cmp	r3, #0
 8009428:	bfd5      	itete	le
 800942a:	460a      	movle	r2, r1
 800942c:	463a      	movgt	r2, r7
 800942e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009432:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8009436:	bfd8      	it	le
 8009438:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 800943c:	462b      	mov	r3, r5
 800943e:	4602      	mov	r2, r0
 8009440:	4659      	mov	r1, fp
 8009442:	4630      	mov	r0, r6
 8009444:	f7f7 f972 	bl	800072c <__aeabi_ddiv>
 8009448:	b003      	add	sp, #12
 800944a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800944e <__copybits>:
 800944e:	3901      	subs	r1, #1
 8009450:	b510      	push	{r4, lr}
 8009452:	1149      	asrs	r1, r1, #5
 8009454:	6914      	ldr	r4, [r2, #16]
 8009456:	3101      	adds	r1, #1
 8009458:	f102 0314 	add.w	r3, r2, #20
 800945c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009460:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009464:	42a3      	cmp	r3, r4
 8009466:	4602      	mov	r2, r0
 8009468:	d303      	bcc.n	8009472 <__copybits+0x24>
 800946a:	2300      	movs	r3, #0
 800946c:	428a      	cmp	r2, r1
 800946e:	d305      	bcc.n	800947c <__copybits+0x2e>
 8009470:	bd10      	pop	{r4, pc}
 8009472:	f853 2b04 	ldr.w	r2, [r3], #4
 8009476:	f840 2b04 	str.w	r2, [r0], #4
 800947a:	e7f3      	b.n	8009464 <__copybits+0x16>
 800947c:	f842 3b04 	str.w	r3, [r2], #4
 8009480:	e7f4      	b.n	800946c <__copybits+0x1e>

08009482 <__any_on>:
 8009482:	f100 0214 	add.w	r2, r0, #20
 8009486:	6900      	ldr	r0, [r0, #16]
 8009488:	114b      	asrs	r3, r1, #5
 800948a:	4298      	cmp	r0, r3
 800948c:	b510      	push	{r4, lr}
 800948e:	db11      	blt.n	80094b4 <__any_on+0x32>
 8009490:	dd0a      	ble.n	80094a8 <__any_on+0x26>
 8009492:	f011 011f 	ands.w	r1, r1, #31
 8009496:	d007      	beq.n	80094a8 <__any_on+0x26>
 8009498:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800949c:	fa24 f001 	lsr.w	r0, r4, r1
 80094a0:	fa00 f101 	lsl.w	r1, r0, r1
 80094a4:	428c      	cmp	r4, r1
 80094a6:	d10b      	bne.n	80094c0 <__any_on+0x3e>
 80094a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d803      	bhi.n	80094b8 <__any_on+0x36>
 80094b0:	2000      	movs	r0, #0
 80094b2:	bd10      	pop	{r4, pc}
 80094b4:	4603      	mov	r3, r0
 80094b6:	e7f7      	b.n	80094a8 <__any_on+0x26>
 80094b8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80094bc:	2900      	cmp	r1, #0
 80094be:	d0f5      	beq.n	80094ac <__any_on+0x2a>
 80094c0:	2001      	movs	r0, #1
 80094c2:	e7f6      	b.n	80094b2 <__any_on+0x30>

080094c4 <_calloc_r>:
 80094c4:	b538      	push	{r3, r4, r5, lr}
 80094c6:	fb02 f401 	mul.w	r4, r2, r1
 80094ca:	4621      	mov	r1, r4
 80094cc:	f000 f854 	bl	8009578 <_malloc_r>
 80094d0:	4605      	mov	r5, r0
 80094d2:	b118      	cbz	r0, 80094dc <_calloc_r+0x18>
 80094d4:	4622      	mov	r2, r4
 80094d6:	2100      	movs	r1, #0
 80094d8:	f7fc fc57 	bl	8005d8a <memset>
 80094dc:	4628      	mov	r0, r5
 80094de:	bd38      	pop	{r3, r4, r5, pc}

080094e0 <_free_r>:
 80094e0:	b538      	push	{r3, r4, r5, lr}
 80094e2:	4605      	mov	r5, r0
 80094e4:	2900      	cmp	r1, #0
 80094e6:	d043      	beq.n	8009570 <_free_r+0x90>
 80094e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094ec:	1f0c      	subs	r4, r1, #4
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	bfb8      	it	lt
 80094f2:	18e4      	addlt	r4, r4, r3
 80094f4:	f000 fdbf 	bl	800a076 <__malloc_lock>
 80094f8:	4a1e      	ldr	r2, [pc, #120]	; (8009574 <_free_r+0x94>)
 80094fa:	6813      	ldr	r3, [r2, #0]
 80094fc:	4610      	mov	r0, r2
 80094fe:	b933      	cbnz	r3, 800950e <_free_r+0x2e>
 8009500:	6063      	str	r3, [r4, #4]
 8009502:	6014      	str	r4, [r2, #0]
 8009504:	4628      	mov	r0, r5
 8009506:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800950a:	f000 bdb5 	b.w	800a078 <__malloc_unlock>
 800950e:	42a3      	cmp	r3, r4
 8009510:	d90b      	bls.n	800952a <_free_r+0x4a>
 8009512:	6821      	ldr	r1, [r4, #0]
 8009514:	1862      	adds	r2, r4, r1
 8009516:	4293      	cmp	r3, r2
 8009518:	bf01      	itttt	eq
 800951a:	681a      	ldreq	r2, [r3, #0]
 800951c:	685b      	ldreq	r3, [r3, #4]
 800951e:	1852      	addeq	r2, r2, r1
 8009520:	6022      	streq	r2, [r4, #0]
 8009522:	6063      	str	r3, [r4, #4]
 8009524:	6004      	str	r4, [r0, #0]
 8009526:	e7ed      	b.n	8009504 <_free_r+0x24>
 8009528:	4613      	mov	r3, r2
 800952a:	685a      	ldr	r2, [r3, #4]
 800952c:	b10a      	cbz	r2, 8009532 <_free_r+0x52>
 800952e:	42a2      	cmp	r2, r4
 8009530:	d9fa      	bls.n	8009528 <_free_r+0x48>
 8009532:	6819      	ldr	r1, [r3, #0]
 8009534:	1858      	adds	r0, r3, r1
 8009536:	42a0      	cmp	r0, r4
 8009538:	d10b      	bne.n	8009552 <_free_r+0x72>
 800953a:	6820      	ldr	r0, [r4, #0]
 800953c:	4401      	add	r1, r0
 800953e:	1858      	adds	r0, r3, r1
 8009540:	4282      	cmp	r2, r0
 8009542:	6019      	str	r1, [r3, #0]
 8009544:	d1de      	bne.n	8009504 <_free_r+0x24>
 8009546:	6810      	ldr	r0, [r2, #0]
 8009548:	6852      	ldr	r2, [r2, #4]
 800954a:	4401      	add	r1, r0
 800954c:	6019      	str	r1, [r3, #0]
 800954e:	605a      	str	r2, [r3, #4]
 8009550:	e7d8      	b.n	8009504 <_free_r+0x24>
 8009552:	d902      	bls.n	800955a <_free_r+0x7a>
 8009554:	230c      	movs	r3, #12
 8009556:	602b      	str	r3, [r5, #0]
 8009558:	e7d4      	b.n	8009504 <_free_r+0x24>
 800955a:	6820      	ldr	r0, [r4, #0]
 800955c:	1821      	adds	r1, r4, r0
 800955e:	428a      	cmp	r2, r1
 8009560:	bf01      	itttt	eq
 8009562:	6811      	ldreq	r1, [r2, #0]
 8009564:	6852      	ldreq	r2, [r2, #4]
 8009566:	1809      	addeq	r1, r1, r0
 8009568:	6021      	streq	r1, [r4, #0]
 800956a:	6062      	str	r2, [r4, #4]
 800956c:	605c      	str	r4, [r3, #4]
 800956e:	e7c9      	b.n	8009504 <_free_r+0x24>
 8009570:	bd38      	pop	{r3, r4, r5, pc}
 8009572:	bf00      	nop
 8009574:	20000258 	.word	0x20000258

08009578 <_malloc_r>:
 8009578:	b570      	push	{r4, r5, r6, lr}
 800957a:	1ccd      	adds	r5, r1, #3
 800957c:	f025 0503 	bic.w	r5, r5, #3
 8009580:	3508      	adds	r5, #8
 8009582:	2d0c      	cmp	r5, #12
 8009584:	bf38      	it	cc
 8009586:	250c      	movcc	r5, #12
 8009588:	2d00      	cmp	r5, #0
 800958a:	4606      	mov	r6, r0
 800958c:	db01      	blt.n	8009592 <_malloc_r+0x1a>
 800958e:	42a9      	cmp	r1, r5
 8009590:	d903      	bls.n	800959a <_malloc_r+0x22>
 8009592:	230c      	movs	r3, #12
 8009594:	6033      	str	r3, [r6, #0]
 8009596:	2000      	movs	r0, #0
 8009598:	bd70      	pop	{r4, r5, r6, pc}
 800959a:	f000 fd6c 	bl	800a076 <__malloc_lock>
 800959e:	4a21      	ldr	r2, [pc, #132]	; (8009624 <_malloc_r+0xac>)
 80095a0:	6814      	ldr	r4, [r2, #0]
 80095a2:	4621      	mov	r1, r4
 80095a4:	b991      	cbnz	r1, 80095cc <_malloc_r+0x54>
 80095a6:	4c20      	ldr	r4, [pc, #128]	; (8009628 <_malloc_r+0xb0>)
 80095a8:	6823      	ldr	r3, [r4, #0]
 80095aa:	b91b      	cbnz	r3, 80095b4 <_malloc_r+0x3c>
 80095ac:	4630      	mov	r0, r6
 80095ae:	f000 facd 	bl	8009b4c <_sbrk_r>
 80095b2:	6020      	str	r0, [r4, #0]
 80095b4:	4629      	mov	r1, r5
 80095b6:	4630      	mov	r0, r6
 80095b8:	f000 fac8 	bl	8009b4c <_sbrk_r>
 80095bc:	1c43      	adds	r3, r0, #1
 80095be:	d124      	bne.n	800960a <_malloc_r+0x92>
 80095c0:	230c      	movs	r3, #12
 80095c2:	4630      	mov	r0, r6
 80095c4:	6033      	str	r3, [r6, #0]
 80095c6:	f000 fd57 	bl	800a078 <__malloc_unlock>
 80095ca:	e7e4      	b.n	8009596 <_malloc_r+0x1e>
 80095cc:	680b      	ldr	r3, [r1, #0]
 80095ce:	1b5b      	subs	r3, r3, r5
 80095d0:	d418      	bmi.n	8009604 <_malloc_r+0x8c>
 80095d2:	2b0b      	cmp	r3, #11
 80095d4:	d90f      	bls.n	80095f6 <_malloc_r+0x7e>
 80095d6:	600b      	str	r3, [r1, #0]
 80095d8:	18cc      	adds	r4, r1, r3
 80095da:	50cd      	str	r5, [r1, r3]
 80095dc:	4630      	mov	r0, r6
 80095de:	f000 fd4b 	bl	800a078 <__malloc_unlock>
 80095e2:	f104 000b 	add.w	r0, r4, #11
 80095e6:	1d23      	adds	r3, r4, #4
 80095e8:	f020 0007 	bic.w	r0, r0, #7
 80095ec:	1ac3      	subs	r3, r0, r3
 80095ee:	d0d3      	beq.n	8009598 <_malloc_r+0x20>
 80095f0:	425a      	negs	r2, r3
 80095f2:	50e2      	str	r2, [r4, r3]
 80095f4:	e7d0      	b.n	8009598 <_malloc_r+0x20>
 80095f6:	684b      	ldr	r3, [r1, #4]
 80095f8:	428c      	cmp	r4, r1
 80095fa:	bf16      	itet	ne
 80095fc:	6063      	strne	r3, [r4, #4]
 80095fe:	6013      	streq	r3, [r2, #0]
 8009600:	460c      	movne	r4, r1
 8009602:	e7eb      	b.n	80095dc <_malloc_r+0x64>
 8009604:	460c      	mov	r4, r1
 8009606:	6849      	ldr	r1, [r1, #4]
 8009608:	e7cc      	b.n	80095a4 <_malloc_r+0x2c>
 800960a:	1cc4      	adds	r4, r0, #3
 800960c:	f024 0403 	bic.w	r4, r4, #3
 8009610:	42a0      	cmp	r0, r4
 8009612:	d005      	beq.n	8009620 <_malloc_r+0xa8>
 8009614:	1a21      	subs	r1, r4, r0
 8009616:	4630      	mov	r0, r6
 8009618:	f000 fa98 	bl	8009b4c <_sbrk_r>
 800961c:	3001      	adds	r0, #1
 800961e:	d0cf      	beq.n	80095c0 <_malloc_r+0x48>
 8009620:	6025      	str	r5, [r4, #0]
 8009622:	e7db      	b.n	80095dc <_malloc_r+0x64>
 8009624:	20000258 	.word	0x20000258
 8009628:	2000025c 	.word	0x2000025c

0800962c <__ssputs_r>:
 800962c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009630:	688e      	ldr	r6, [r1, #8]
 8009632:	4682      	mov	sl, r0
 8009634:	429e      	cmp	r6, r3
 8009636:	460c      	mov	r4, r1
 8009638:	4690      	mov	r8, r2
 800963a:	4699      	mov	r9, r3
 800963c:	d837      	bhi.n	80096ae <__ssputs_r+0x82>
 800963e:	898a      	ldrh	r2, [r1, #12]
 8009640:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009644:	d031      	beq.n	80096aa <__ssputs_r+0x7e>
 8009646:	2302      	movs	r3, #2
 8009648:	6825      	ldr	r5, [r4, #0]
 800964a:	6909      	ldr	r1, [r1, #16]
 800964c:	1a6f      	subs	r7, r5, r1
 800964e:	6965      	ldr	r5, [r4, #20]
 8009650:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009654:	fb95 f5f3 	sdiv	r5, r5, r3
 8009658:	f109 0301 	add.w	r3, r9, #1
 800965c:	443b      	add	r3, r7
 800965e:	429d      	cmp	r5, r3
 8009660:	bf38      	it	cc
 8009662:	461d      	movcc	r5, r3
 8009664:	0553      	lsls	r3, r2, #21
 8009666:	d530      	bpl.n	80096ca <__ssputs_r+0x9e>
 8009668:	4629      	mov	r1, r5
 800966a:	f7ff ff85 	bl	8009578 <_malloc_r>
 800966e:	4606      	mov	r6, r0
 8009670:	b950      	cbnz	r0, 8009688 <__ssputs_r+0x5c>
 8009672:	230c      	movs	r3, #12
 8009674:	f04f 30ff 	mov.w	r0, #4294967295
 8009678:	f8ca 3000 	str.w	r3, [sl]
 800967c:	89a3      	ldrh	r3, [r4, #12]
 800967e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009682:	81a3      	strh	r3, [r4, #12]
 8009684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009688:	463a      	mov	r2, r7
 800968a:	6921      	ldr	r1, [r4, #16]
 800968c:	f7fc fb72 	bl	8005d74 <memcpy>
 8009690:	89a3      	ldrh	r3, [r4, #12]
 8009692:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009696:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800969a:	81a3      	strh	r3, [r4, #12]
 800969c:	6126      	str	r6, [r4, #16]
 800969e:	443e      	add	r6, r7
 80096a0:	6026      	str	r6, [r4, #0]
 80096a2:	464e      	mov	r6, r9
 80096a4:	6165      	str	r5, [r4, #20]
 80096a6:	1bed      	subs	r5, r5, r7
 80096a8:	60a5      	str	r5, [r4, #8]
 80096aa:	454e      	cmp	r6, r9
 80096ac:	d900      	bls.n	80096b0 <__ssputs_r+0x84>
 80096ae:	464e      	mov	r6, r9
 80096b0:	4632      	mov	r2, r6
 80096b2:	4641      	mov	r1, r8
 80096b4:	6820      	ldr	r0, [r4, #0]
 80096b6:	f000 fcc5 	bl	800a044 <memmove>
 80096ba:	68a3      	ldr	r3, [r4, #8]
 80096bc:	2000      	movs	r0, #0
 80096be:	1b9b      	subs	r3, r3, r6
 80096c0:	60a3      	str	r3, [r4, #8]
 80096c2:	6823      	ldr	r3, [r4, #0]
 80096c4:	441e      	add	r6, r3
 80096c6:	6026      	str	r6, [r4, #0]
 80096c8:	e7dc      	b.n	8009684 <__ssputs_r+0x58>
 80096ca:	462a      	mov	r2, r5
 80096cc:	f000 fcd5 	bl	800a07a <_realloc_r>
 80096d0:	4606      	mov	r6, r0
 80096d2:	2800      	cmp	r0, #0
 80096d4:	d1e2      	bne.n	800969c <__ssputs_r+0x70>
 80096d6:	6921      	ldr	r1, [r4, #16]
 80096d8:	4650      	mov	r0, sl
 80096da:	f7ff ff01 	bl	80094e0 <_free_r>
 80096de:	e7c8      	b.n	8009672 <__ssputs_r+0x46>

080096e0 <_svfiprintf_r>:
 80096e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096e4:	461d      	mov	r5, r3
 80096e6:	898b      	ldrh	r3, [r1, #12]
 80096e8:	b09d      	sub	sp, #116	; 0x74
 80096ea:	061f      	lsls	r7, r3, #24
 80096ec:	4680      	mov	r8, r0
 80096ee:	460c      	mov	r4, r1
 80096f0:	4616      	mov	r6, r2
 80096f2:	d50f      	bpl.n	8009714 <_svfiprintf_r+0x34>
 80096f4:	690b      	ldr	r3, [r1, #16]
 80096f6:	b96b      	cbnz	r3, 8009714 <_svfiprintf_r+0x34>
 80096f8:	2140      	movs	r1, #64	; 0x40
 80096fa:	f7ff ff3d 	bl	8009578 <_malloc_r>
 80096fe:	6020      	str	r0, [r4, #0]
 8009700:	6120      	str	r0, [r4, #16]
 8009702:	b928      	cbnz	r0, 8009710 <_svfiprintf_r+0x30>
 8009704:	230c      	movs	r3, #12
 8009706:	f8c8 3000 	str.w	r3, [r8]
 800970a:	f04f 30ff 	mov.w	r0, #4294967295
 800970e:	e0c8      	b.n	80098a2 <_svfiprintf_r+0x1c2>
 8009710:	2340      	movs	r3, #64	; 0x40
 8009712:	6163      	str	r3, [r4, #20]
 8009714:	2300      	movs	r3, #0
 8009716:	9309      	str	r3, [sp, #36]	; 0x24
 8009718:	2320      	movs	r3, #32
 800971a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800971e:	2330      	movs	r3, #48	; 0x30
 8009720:	f04f 0b01 	mov.w	fp, #1
 8009724:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009728:	9503      	str	r5, [sp, #12]
 800972a:	4637      	mov	r7, r6
 800972c:	463d      	mov	r5, r7
 800972e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009732:	b10b      	cbz	r3, 8009738 <_svfiprintf_r+0x58>
 8009734:	2b25      	cmp	r3, #37	; 0x25
 8009736:	d13e      	bne.n	80097b6 <_svfiprintf_r+0xd6>
 8009738:	ebb7 0a06 	subs.w	sl, r7, r6
 800973c:	d00b      	beq.n	8009756 <_svfiprintf_r+0x76>
 800973e:	4653      	mov	r3, sl
 8009740:	4632      	mov	r2, r6
 8009742:	4621      	mov	r1, r4
 8009744:	4640      	mov	r0, r8
 8009746:	f7ff ff71 	bl	800962c <__ssputs_r>
 800974a:	3001      	adds	r0, #1
 800974c:	f000 80a4 	beq.w	8009898 <_svfiprintf_r+0x1b8>
 8009750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009752:	4453      	add	r3, sl
 8009754:	9309      	str	r3, [sp, #36]	; 0x24
 8009756:	783b      	ldrb	r3, [r7, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	f000 809d 	beq.w	8009898 <_svfiprintf_r+0x1b8>
 800975e:	2300      	movs	r3, #0
 8009760:	f04f 32ff 	mov.w	r2, #4294967295
 8009764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009768:	9304      	str	r3, [sp, #16]
 800976a:	9307      	str	r3, [sp, #28]
 800976c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009770:	931a      	str	r3, [sp, #104]	; 0x68
 8009772:	462f      	mov	r7, r5
 8009774:	2205      	movs	r2, #5
 8009776:	f817 1b01 	ldrb.w	r1, [r7], #1
 800977a:	4850      	ldr	r0, [pc, #320]	; (80098bc <_svfiprintf_r+0x1dc>)
 800977c:	f7ff fa9c 	bl	8008cb8 <memchr>
 8009780:	9b04      	ldr	r3, [sp, #16]
 8009782:	b9d0      	cbnz	r0, 80097ba <_svfiprintf_r+0xda>
 8009784:	06d9      	lsls	r1, r3, #27
 8009786:	bf44      	itt	mi
 8009788:	2220      	movmi	r2, #32
 800978a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800978e:	071a      	lsls	r2, r3, #28
 8009790:	bf44      	itt	mi
 8009792:	222b      	movmi	r2, #43	; 0x2b
 8009794:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009798:	782a      	ldrb	r2, [r5, #0]
 800979a:	2a2a      	cmp	r2, #42	; 0x2a
 800979c:	d015      	beq.n	80097ca <_svfiprintf_r+0xea>
 800979e:	462f      	mov	r7, r5
 80097a0:	2000      	movs	r0, #0
 80097a2:	250a      	movs	r5, #10
 80097a4:	9a07      	ldr	r2, [sp, #28]
 80097a6:	4639      	mov	r1, r7
 80097a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097ac:	3b30      	subs	r3, #48	; 0x30
 80097ae:	2b09      	cmp	r3, #9
 80097b0:	d94d      	bls.n	800984e <_svfiprintf_r+0x16e>
 80097b2:	b1b8      	cbz	r0, 80097e4 <_svfiprintf_r+0x104>
 80097b4:	e00f      	b.n	80097d6 <_svfiprintf_r+0xf6>
 80097b6:	462f      	mov	r7, r5
 80097b8:	e7b8      	b.n	800972c <_svfiprintf_r+0x4c>
 80097ba:	4a40      	ldr	r2, [pc, #256]	; (80098bc <_svfiprintf_r+0x1dc>)
 80097bc:	463d      	mov	r5, r7
 80097be:	1a80      	subs	r0, r0, r2
 80097c0:	fa0b f000 	lsl.w	r0, fp, r0
 80097c4:	4318      	orrs	r0, r3
 80097c6:	9004      	str	r0, [sp, #16]
 80097c8:	e7d3      	b.n	8009772 <_svfiprintf_r+0x92>
 80097ca:	9a03      	ldr	r2, [sp, #12]
 80097cc:	1d11      	adds	r1, r2, #4
 80097ce:	6812      	ldr	r2, [r2, #0]
 80097d0:	9103      	str	r1, [sp, #12]
 80097d2:	2a00      	cmp	r2, #0
 80097d4:	db01      	blt.n	80097da <_svfiprintf_r+0xfa>
 80097d6:	9207      	str	r2, [sp, #28]
 80097d8:	e004      	b.n	80097e4 <_svfiprintf_r+0x104>
 80097da:	4252      	negs	r2, r2
 80097dc:	f043 0302 	orr.w	r3, r3, #2
 80097e0:	9207      	str	r2, [sp, #28]
 80097e2:	9304      	str	r3, [sp, #16]
 80097e4:	783b      	ldrb	r3, [r7, #0]
 80097e6:	2b2e      	cmp	r3, #46	; 0x2e
 80097e8:	d10c      	bne.n	8009804 <_svfiprintf_r+0x124>
 80097ea:	787b      	ldrb	r3, [r7, #1]
 80097ec:	2b2a      	cmp	r3, #42	; 0x2a
 80097ee:	d133      	bne.n	8009858 <_svfiprintf_r+0x178>
 80097f0:	9b03      	ldr	r3, [sp, #12]
 80097f2:	3702      	adds	r7, #2
 80097f4:	1d1a      	adds	r2, r3, #4
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	9203      	str	r2, [sp, #12]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	bfb8      	it	lt
 80097fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8009802:	9305      	str	r3, [sp, #20]
 8009804:	4d2e      	ldr	r5, [pc, #184]	; (80098c0 <_svfiprintf_r+0x1e0>)
 8009806:	2203      	movs	r2, #3
 8009808:	7839      	ldrb	r1, [r7, #0]
 800980a:	4628      	mov	r0, r5
 800980c:	f7ff fa54 	bl	8008cb8 <memchr>
 8009810:	b138      	cbz	r0, 8009822 <_svfiprintf_r+0x142>
 8009812:	2340      	movs	r3, #64	; 0x40
 8009814:	1b40      	subs	r0, r0, r5
 8009816:	fa03 f000 	lsl.w	r0, r3, r0
 800981a:	9b04      	ldr	r3, [sp, #16]
 800981c:	3701      	adds	r7, #1
 800981e:	4303      	orrs	r3, r0
 8009820:	9304      	str	r3, [sp, #16]
 8009822:	7839      	ldrb	r1, [r7, #0]
 8009824:	2206      	movs	r2, #6
 8009826:	4827      	ldr	r0, [pc, #156]	; (80098c4 <_svfiprintf_r+0x1e4>)
 8009828:	1c7e      	adds	r6, r7, #1
 800982a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800982e:	f7ff fa43 	bl	8008cb8 <memchr>
 8009832:	2800      	cmp	r0, #0
 8009834:	d038      	beq.n	80098a8 <_svfiprintf_r+0x1c8>
 8009836:	4b24      	ldr	r3, [pc, #144]	; (80098c8 <_svfiprintf_r+0x1e8>)
 8009838:	bb13      	cbnz	r3, 8009880 <_svfiprintf_r+0x1a0>
 800983a:	9b03      	ldr	r3, [sp, #12]
 800983c:	3307      	adds	r3, #7
 800983e:	f023 0307 	bic.w	r3, r3, #7
 8009842:	3308      	adds	r3, #8
 8009844:	9303      	str	r3, [sp, #12]
 8009846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009848:	444b      	add	r3, r9
 800984a:	9309      	str	r3, [sp, #36]	; 0x24
 800984c:	e76d      	b.n	800972a <_svfiprintf_r+0x4a>
 800984e:	fb05 3202 	mla	r2, r5, r2, r3
 8009852:	2001      	movs	r0, #1
 8009854:	460f      	mov	r7, r1
 8009856:	e7a6      	b.n	80097a6 <_svfiprintf_r+0xc6>
 8009858:	2300      	movs	r3, #0
 800985a:	250a      	movs	r5, #10
 800985c:	4619      	mov	r1, r3
 800985e:	3701      	adds	r7, #1
 8009860:	9305      	str	r3, [sp, #20]
 8009862:	4638      	mov	r0, r7
 8009864:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009868:	3a30      	subs	r2, #48	; 0x30
 800986a:	2a09      	cmp	r2, #9
 800986c:	d903      	bls.n	8009876 <_svfiprintf_r+0x196>
 800986e:	2b00      	cmp	r3, #0
 8009870:	d0c8      	beq.n	8009804 <_svfiprintf_r+0x124>
 8009872:	9105      	str	r1, [sp, #20]
 8009874:	e7c6      	b.n	8009804 <_svfiprintf_r+0x124>
 8009876:	fb05 2101 	mla	r1, r5, r1, r2
 800987a:	2301      	movs	r3, #1
 800987c:	4607      	mov	r7, r0
 800987e:	e7f0      	b.n	8009862 <_svfiprintf_r+0x182>
 8009880:	ab03      	add	r3, sp, #12
 8009882:	9300      	str	r3, [sp, #0]
 8009884:	4622      	mov	r2, r4
 8009886:	4b11      	ldr	r3, [pc, #68]	; (80098cc <_svfiprintf_r+0x1ec>)
 8009888:	a904      	add	r1, sp, #16
 800988a:	4640      	mov	r0, r8
 800988c:	f7fc fb16 	bl	8005ebc <_printf_float>
 8009890:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009894:	4681      	mov	r9, r0
 8009896:	d1d6      	bne.n	8009846 <_svfiprintf_r+0x166>
 8009898:	89a3      	ldrh	r3, [r4, #12]
 800989a:	065b      	lsls	r3, r3, #25
 800989c:	f53f af35 	bmi.w	800970a <_svfiprintf_r+0x2a>
 80098a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098a2:	b01d      	add	sp, #116	; 0x74
 80098a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098a8:	ab03      	add	r3, sp, #12
 80098aa:	9300      	str	r3, [sp, #0]
 80098ac:	4622      	mov	r2, r4
 80098ae:	4b07      	ldr	r3, [pc, #28]	; (80098cc <_svfiprintf_r+0x1ec>)
 80098b0:	a904      	add	r1, sp, #16
 80098b2:	4640      	mov	r0, r8
 80098b4:	f7fc fdae 	bl	8006414 <_printf_i>
 80098b8:	e7ea      	b.n	8009890 <_svfiprintf_r+0x1b0>
 80098ba:	bf00      	nop
 80098bc:	0800a3cc 	.word	0x0800a3cc
 80098c0:	0800a3d2 	.word	0x0800a3d2
 80098c4:	0800a3d6 	.word	0x0800a3d6
 80098c8:	08005ebd 	.word	0x08005ebd
 80098cc:	0800962d 	.word	0x0800962d

080098d0 <__sfputc_r>:
 80098d0:	6893      	ldr	r3, [r2, #8]
 80098d2:	b410      	push	{r4}
 80098d4:	3b01      	subs	r3, #1
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	6093      	str	r3, [r2, #8]
 80098da:	da07      	bge.n	80098ec <__sfputc_r+0x1c>
 80098dc:	6994      	ldr	r4, [r2, #24]
 80098de:	42a3      	cmp	r3, r4
 80098e0:	db01      	blt.n	80098e6 <__sfputc_r+0x16>
 80098e2:	290a      	cmp	r1, #10
 80098e4:	d102      	bne.n	80098ec <__sfputc_r+0x1c>
 80098e6:	bc10      	pop	{r4}
 80098e8:	f000 b996 	b.w	8009c18 <__swbuf_r>
 80098ec:	6813      	ldr	r3, [r2, #0]
 80098ee:	1c58      	adds	r0, r3, #1
 80098f0:	6010      	str	r0, [r2, #0]
 80098f2:	7019      	strb	r1, [r3, #0]
 80098f4:	4608      	mov	r0, r1
 80098f6:	bc10      	pop	{r4}
 80098f8:	4770      	bx	lr

080098fa <__sfputs_r>:
 80098fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098fc:	4606      	mov	r6, r0
 80098fe:	460f      	mov	r7, r1
 8009900:	4614      	mov	r4, r2
 8009902:	18d5      	adds	r5, r2, r3
 8009904:	42ac      	cmp	r4, r5
 8009906:	d101      	bne.n	800990c <__sfputs_r+0x12>
 8009908:	2000      	movs	r0, #0
 800990a:	e007      	b.n	800991c <__sfputs_r+0x22>
 800990c:	463a      	mov	r2, r7
 800990e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009912:	4630      	mov	r0, r6
 8009914:	f7ff ffdc 	bl	80098d0 <__sfputc_r>
 8009918:	1c43      	adds	r3, r0, #1
 800991a:	d1f3      	bne.n	8009904 <__sfputs_r+0xa>
 800991c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009920 <_vfiprintf_r>:
 8009920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009924:	460c      	mov	r4, r1
 8009926:	b09d      	sub	sp, #116	; 0x74
 8009928:	4617      	mov	r7, r2
 800992a:	461d      	mov	r5, r3
 800992c:	4606      	mov	r6, r0
 800992e:	b118      	cbz	r0, 8009938 <_vfiprintf_r+0x18>
 8009930:	6983      	ldr	r3, [r0, #24]
 8009932:	b90b      	cbnz	r3, 8009938 <_vfiprintf_r+0x18>
 8009934:	f7fe fde0 	bl	80084f8 <__sinit>
 8009938:	4b7c      	ldr	r3, [pc, #496]	; (8009b2c <_vfiprintf_r+0x20c>)
 800993a:	429c      	cmp	r4, r3
 800993c:	d158      	bne.n	80099f0 <_vfiprintf_r+0xd0>
 800993e:	6874      	ldr	r4, [r6, #4]
 8009940:	89a3      	ldrh	r3, [r4, #12]
 8009942:	0718      	lsls	r0, r3, #28
 8009944:	d55e      	bpl.n	8009a04 <_vfiprintf_r+0xe4>
 8009946:	6923      	ldr	r3, [r4, #16]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d05b      	beq.n	8009a04 <_vfiprintf_r+0xe4>
 800994c:	2300      	movs	r3, #0
 800994e:	9309      	str	r3, [sp, #36]	; 0x24
 8009950:	2320      	movs	r3, #32
 8009952:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009956:	2330      	movs	r3, #48	; 0x30
 8009958:	f04f 0b01 	mov.w	fp, #1
 800995c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009960:	9503      	str	r5, [sp, #12]
 8009962:	46b8      	mov	r8, r7
 8009964:	4645      	mov	r5, r8
 8009966:	f815 3b01 	ldrb.w	r3, [r5], #1
 800996a:	b10b      	cbz	r3, 8009970 <_vfiprintf_r+0x50>
 800996c:	2b25      	cmp	r3, #37	; 0x25
 800996e:	d154      	bne.n	8009a1a <_vfiprintf_r+0xfa>
 8009970:	ebb8 0a07 	subs.w	sl, r8, r7
 8009974:	d00b      	beq.n	800998e <_vfiprintf_r+0x6e>
 8009976:	4653      	mov	r3, sl
 8009978:	463a      	mov	r2, r7
 800997a:	4621      	mov	r1, r4
 800997c:	4630      	mov	r0, r6
 800997e:	f7ff ffbc 	bl	80098fa <__sfputs_r>
 8009982:	3001      	adds	r0, #1
 8009984:	f000 80c2 	beq.w	8009b0c <_vfiprintf_r+0x1ec>
 8009988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800998a:	4453      	add	r3, sl
 800998c:	9309      	str	r3, [sp, #36]	; 0x24
 800998e:	f898 3000 	ldrb.w	r3, [r8]
 8009992:	2b00      	cmp	r3, #0
 8009994:	f000 80ba 	beq.w	8009b0c <_vfiprintf_r+0x1ec>
 8009998:	2300      	movs	r3, #0
 800999a:	f04f 32ff 	mov.w	r2, #4294967295
 800999e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099a2:	9304      	str	r3, [sp, #16]
 80099a4:	9307      	str	r3, [sp, #28]
 80099a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80099aa:	931a      	str	r3, [sp, #104]	; 0x68
 80099ac:	46a8      	mov	r8, r5
 80099ae:	2205      	movs	r2, #5
 80099b0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80099b4:	485e      	ldr	r0, [pc, #376]	; (8009b30 <_vfiprintf_r+0x210>)
 80099b6:	f7ff f97f 	bl	8008cb8 <memchr>
 80099ba:	9b04      	ldr	r3, [sp, #16]
 80099bc:	bb78      	cbnz	r0, 8009a1e <_vfiprintf_r+0xfe>
 80099be:	06d9      	lsls	r1, r3, #27
 80099c0:	bf44      	itt	mi
 80099c2:	2220      	movmi	r2, #32
 80099c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80099c8:	071a      	lsls	r2, r3, #28
 80099ca:	bf44      	itt	mi
 80099cc:	222b      	movmi	r2, #43	; 0x2b
 80099ce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80099d2:	782a      	ldrb	r2, [r5, #0]
 80099d4:	2a2a      	cmp	r2, #42	; 0x2a
 80099d6:	d02a      	beq.n	8009a2e <_vfiprintf_r+0x10e>
 80099d8:	46a8      	mov	r8, r5
 80099da:	2000      	movs	r0, #0
 80099dc:	250a      	movs	r5, #10
 80099de:	9a07      	ldr	r2, [sp, #28]
 80099e0:	4641      	mov	r1, r8
 80099e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099e6:	3b30      	subs	r3, #48	; 0x30
 80099e8:	2b09      	cmp	r3, #9
 80099ea:	d969      	bls.n	8009ac0 <_vfiprintf_r+0x1a0>
 80099ec:	b360      	cbz	r0, 8009a48 <_vfiprintf_r+0x128>
 80099ee:	e024      	b.n	8009a3a <_vfiprintf_r+0x11a>
 80099f0:	4b50      	ldr	r3, [pc, #320]	; (8009b34 <_vfiprintf_r+0x214>)
 80099f2:	429c      	cmp	r4, r3
 80099f4:	d101      	bne.n	80099fa <_vfiprintf_r+0xda>
 80099f6:	68b4      	ldr	r4, [r6, #8]
 80099f8:	e7a2      	b.n	8009940 <_vfiprintf_r+0x20>
 80099fa:	4b4f      	ldr	r3, [pc, #316]	; (8009b38 <_vfiprintf_r+0x218>)
 80099fc:	429c      	cmp	r4, r3
 80099fe:	bf08      	it	eq
 8009a00:	68f4      	ldreq	r4, [r6, #12]
 8009a02:	e79d      	b.n	8009940 <_vfiprintf_r+0x20>
 8009a04:	4621      	mov	r1, r4
 8009a06:	4630      	mov	r0, r6
 8009a08:	f000 f978 	bl	8009cfc <__swsetup_r>
 8009a0c:	2800      	cmp	r0, #0
 8009a0e:	d09d      	beq.n	800994c <_vfiprintf_r+0x2c>
 8009a10:	f04f 30ff 	mov.w	r0, #4294967295
 8009a14:	b01d      	add	sp, #116	; 0x74
 8009a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a1a:	46a8      	mov	r8, r5
 8009a1c:	e7a2      	b.n	8009964 <_vfiprintf_r+0x44>
 8009a1e:	4a44      	ldr	r2, [pc, #272]	; (8009b30 <_vfiprintf_r+0x210>)
 8009a20:	4645      	mov	r5, r8
 8009a22:	1a80      	subs	r0, r0, r2
 8009a24:	fa0b f000 	lsl.w	r0, fp, r0
 8009a28:	4318      	orrs	r0, r3
 8009a2a:	9004      	str	r0, [sp, #16]
 8009a2c:	e7be      	b.n	80099ac <_vfiprintf_r+0x8c>
 8009a2e:	9a03      	ldr	r2, [sp, #12]
 8009a30:	1d11      	adds	r1, r2, #4
 8009a32:	6812      	ldr	r2, [r2, #0]
 8009a34:	9103      	str	r1, [sp, #12]
 8009a36:	2a00      	cmp	r2, #0
 8009a38:	db01      	blt.n	8009a3e <_vfiprintf_r+0x11e>
 8009a3a:	9207      	str	r2, [sp, #28]
 8009a3c:	e004      	b.n	8009a48 <_vfiprintf_r+0x128>
 8009a3e:	4252      	negs	r2, r2
 8009a40:	f043 0302 	orr.w	r3, r3, #2
 8009a44:	9207      	str	r2, [sp, #28]
 8009a46:	9304      	str	r3, [sp, #16]
 8009a48:	f898 3000 	ldrb.w	r3, [r8]
 8009a4c:	2b2e      	cmp	r3, #46	; 0x2e
 8009a4e:	d10e      	bne.n	8009a6e <_vfiprintf_r+0x14e>
 8009a50:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009a54:	2b2a      	cmp	r3, #42	; 0x2a
 8009a56:	d138      	bne.n	8009aca <_vfiprintf_r+0x1aa>
 8009a58:	9b03      	ldr	r3, [sp, #12]
 8009a5a:	f108 0802 	add.w	r8, r8, #2
 8009a5e:	1d1a      	adds	r2, r3, #4
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	9203      	str	r2, [sp, #12]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	bfb8      	it	lt
 8009a68:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a6c:	9305      	str	r3, [sp, #20]
 8009a6e:	4d33      	ldr	r5, [pc, #204]	; (8009b3c <_vfiprintf_r+0x21c>)
 8009a70:	2203      	movs	r2, #3
 8009a72:	f898 1000 	ldrb.w	r1, [r8]
 8009a76:	4628      	mov	r0, r5
 8009a78:	f7ff f91e 	bl	8008cb8 <memchr>
 8009a7c:	b140      	cbz	r0, 8009a90 <_vfiprintf_r+0x170>
 8009a7e:	2340      	movs	r3, #64	; 0x40
 8009a80:	1b40      	subs	r0, r0, r5
 8009a82:	fa03 f000 	lsl.w	r0, r3, r0
 8009a86:	9b04      	ldr	r3, [sp, #16]
 8009a88:	f108 0801 	add.w	r8, r8, #1
 8009a8c:	4303      	orrs	r3, r0
 8009a8e:	9304      	str	r3, [sp, #16]
 8009a90:	f898 1000 	ldrb.w	r1, [r8]
 8009a94:	2206      	movs	r2, #6
 8009a96:	482a      	ldr	r0, [pc, #168]	; (8009b40 <_vfiprintf_r+0x220>)
 8009a98:	f108 0701 	add.w	r7, r8, #1
 8009a9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009aa0:	f7ff f90a 	bl	8008cb8 <memchr>
 8009aa4:	2800      	cmp	r0, #0
 8009aa6:	d037      	beq.n	8009b18 <_vfiprintf_r+0x1f8>
 8009aa8:	4b26      	ldr	r3, [pc, #152]	; (8009b44 <_vfiprintf_r+0x224>)
 8009aaa:	bb1b      	cbnz	r3, 8009af4 <_vfiprintf_r+0x1d4>
 8009aac:	9b03      	ldr	r3, [sp, #12]
 8009aae:	3307      	adds	r3, #7
 8009ab0:	f023 0307 	bic.w	r3, r3, #7
 8009ab4:	3308      	adds	r3, #8
 8009ab6:	9303      	str	r3, [sp, #12]
 8009ab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009aba:	444b      	add	r3, r9
 8009abc:	9309      	str	r3, [sp, #36]	; 0x24
 8009abe:	e750      	b.n	8009962 <_vfiprintf_r+0x42>
 8009ac0:	fb05 3202 	mla	r2, r5, r2, r3
 8009ac4:	2001      	movs	r0, #1
 8009ac6:	4688      	mov	r8, r1
 8009ac8:	e78a      	b.n	80099e0 <_vfiprintf_r+0xc0>
 8009aca:	2300      	movs	r3, #0
 8009acc:	250a      	movs	r5, #10
 8009ace:	4619      	mov	r1, r3
 8009ad0:	f108 0801 	add.w	r8, r8, #1
 8009ad4:	9305      	str	r3, [sp, #20]
 8009ad6:	4640      	mov	r0, r8
 8009ad8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009adc:	3a30      	subs	r2, #48	; 0x30
 8009ade:	2a09      	cmp	r2, #9
 8009ae0:	d903      	bls.n	8009aea <_vfiprintf_r+0x1ca>
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d0c3      	beq.n	8009a6e <_vfiprintf_r+0x14e>
 8009ae6:	9105      	str	r1, [sp, #20]
 8009ae8:	e7c1      	b.n	8009a6e <_vfiprintf_r+0x14e>
 8009aea:	fb05 2101 	mla	r1, r5, r1, r2
 8009aee:	2301      	movs	r3, #1
 8009af0:	4680      	mov	r8, r0
 8009af2:	e7f0      	b.n	8009ad6 <_vfiprintf_r+0x1b6>
 8009af4:	ab03      	add	r3, sp, #12
 8009af6:	9300      	str	r3, [sp, #0]
 8009af8:	4622      	mov	r2, r4
 8009afa:	4b13      	ldr	r3, [pc, #76]	; (8009b48 <_vfiprintf_r+0x228>)
 8009afc:	a904      	add	r1, sp, #16
 8009afe:	4630      	mov	r0, r6
 8009b00:	f7fc f9dc 	bl	8005ebc <_printf_float>
 8009b04:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009b08:	4681      	mov	r9, r0
 8009b0a:	d1d5      	bne.n	8009ab8 <_vfiprintf_r+0x198>
 8009b0c:	89a3      	ldrh	r3, [r4, #12]
 8009b0e:	065b      	lsls	r3, r3, #25
 8009b10:	f53f af7e 	bmi.w	8009a10 <_vfiprintf_r+0xf0>
 8009b14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b16:	e77d      	b.n	8009a14 <_vfiprintf_r+0xf4>
 8009b18:	ab03      	add	r3, sp, #12
 8009b1a:	9300      	str	r3, [sp, #0]
 8009b1c:	4622      	mov	r2, r4
 8009b1e:	4b0a      	ldr	r3, [pc, #40]	; (8009b48 <_vfiprintf_r+0x228>)
 8009b20:	a904      	add	r1, sp, #16
 8009b22:	4630      	mov	r0, r6
 8009b24:	f7fc fc76 	bl	8006414 <_printf_i>
 8009b28:	e7ec      	b.n	8009b04 <_vfiprintf_r+0x1e4>
 8009b2a:	bf00      	nop
 8009b2c:	0800a280 	.word	0x0800a280
 8009b30:	0800a3cc 	.word	0x0800a3cc
 8009b34:	0800a2a0 	.word	0x0800a2a0
 8009b38:	0800a260 	.word	0x0800a260
 8009b3c:	0800a3d2 	.word	0x0800a3d2
 8009b40:	0800a3d6 	.word	0x0800a3d6
 8009b44:	08005ebd 	.word	0x08005ebd
 8009b48:	080098fb 	.word	0x080098fb

08009b4c <_sbrk_r>:
 8009b4c:	b538      	push	{r3, r4, r5, lr}
 8009b4e:	2300      	movs	r3, #0
 8009b50:	4c05      	ldr	r4, [pc, #20]	; (8009b68 <_sbrk_r+0x1c>)
 8009b52:	4605      	mov	r5, r0
 8009b54:	4608      	mov	r0, r1
 8009b56:	6023      	str	r3, [r4, #0]
 8009b58:	f7f7 ffc6 	bl	8001ae8 <_sbrk>
 8009b5c:	1c43      	adds	r3, r0, #1
 8009b5e:	d102      	bne.n	8009b66 <_sbrk_r+0x1a>
 8009b60:	6823      	ldr	r3, [r4, #0]
 8009b62:	b103      	cbz	r3, 8009b66 <_sbrk_r+0x1a>
 8009b64:	602b      	str	r3, [r5, #0]
 8009b66:	bd38      	pop	{r3, r4, r5, pc}
 8009b68:	200003d0 	.word	0x200003d0

08009b6c <__sread>:
 8009b6c:	b510      	push	{r4, lr}
 8009b6e:	460c      	mov	r4, r1
 8009b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b74:	f000 faa8 	bl	800a0c8 <_read_r>
 8009b78:	2800      	cmp	r0, #0
 8009b7a:	bfab      	itete	ge
 8009b7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009b7e:	89a3      	ldrhlt	r3, [r4, #12]
 8009b80:	181b      	addge	r3, r3, r0
 8009b82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009b86:	bfac      	ite	ge
 8009b88:	6563      	strge	r3, [r4, #84]	; 0x54
 8009b8a:	81a3      	strhlt	r3, [r4, #12]
 8009b8c:	bd10      	pop	{r4, pc}

08009b8e <__swrite>:
 8009b8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b92:	461f      	mov	r7, r3
 8009b94:	898b      	ldrh	r3, [r1, #12]
 8009b96:	4605      	mov	r5, r0
 8009b98:	05db      	lsls	r3, r3, #23
 8009b9a:	460c      	mov	r4, r1
 8009b9c:	4616      	mov	r6, r2
 8009b9e:	d505      	bpl.n	8009bac <__swrite+0x1e>
 8009ba0:	2302      	movs	r3, #2
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ba8:	f000 f9d6 	bl	8009f58 <_lseek_r>
 8009bac:	89a3      	ldrh	r3, [r4, #12]
 8009bae:	4632      	mov	r2, r6
 8009bb0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009bb4:	81a3      	strh	r3, [r4, #12]
 8009bb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bba:	463b      	mov	r3, r7
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bc2:	f000 b889 	b.w	8009cd8 <_write_r>

08009bc6 <__sseek>:
 8009bc6:	b510      	push	{r4, lr}
 8009bc8:	460c      	mov	r4, r1
 8009bca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bce:	f000 f9c3 	bl	8009f58 <_lseek_r>
 8009bd2:	1c43      	adds	r3, r0, #1
 8009bd4:	89a3      	ldrh	r3, [r4, #12]
 8009bd6:	bf15      	itete	ne
 8009bd8:	6560      	strne	r0, [r4, #84]	; 0x54
 8009bda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009bde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009be2:	81a3      	strheq	r3, [r4, #12]
 8009be4:	bf18      	it	ne
 8009be6:	81a3      	strhne	r3, [r4, #12]
 8009be8:	bd10      	pop	{r4, pc}

08009bea <__sclose>:
 8009bea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bee:	f000 b8f3 	b.w	8009dd8 <_close_r>

08009bf2 <strncmp>:
 8009bf2:	b510      	push	{r4, lr}
 8009bf4:	b16a      	cbz	r2, 8009c12 <strncmp+0x20>
 8009bf6:	3901      	subs	r1, #1
 8009bf8:	1884      	adds	r4, r0, r2
 8009bfa:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009bfe:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d103      	bne.n	8009c0e <strncmp+0x1c>
 8009c06:	42a0      	cmp	r0, r4
 8009c08:	d001      	beq.n	8009c0e <strncmp+0x1c>
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d1f5      	bne.n	8009bfa <strncmp+0x8>
 8009c0e:	1a98      	subs	r0, r3, r2
 8009c10:	bd10      	pop	{r4, pc}
 8009c12:	4610      	mov	r0, r2
 8009c14:	e7fc      	b.n	8009c10 <strncmp+0x1e>
	...

08009c18 <__swbuf_r>:
 8009c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c1a:	460e      	mov	r6, r1
 8009c1c:	4614      	mov	r4, r2
 8009c1e:	4605      	mov	r5, r0
 8009c20:	b118      	cbz	r0, 8009c2a <__swbuf_r+0x12>
 8009c22:	6983      	ldr	r3, [r0, #24]
 8009c24:	b90b      	cbnz	r3, 8009c2a <__swbuf_r+0x12>
 8009c26:	f7fe fc67 	bl	80084f8 <__sinit>
 8009c2a:	4b21      	ldr	r3, [pc, #132]	; (8009cb0 <__swbuf_r+0x98>)
 8009c2c:	429c      	cmp	r4, r3
 8009c2e:	d12a      	bne.n	8009c86 <__swbuf_r+0x6e>
 8009c30:	686c      	ldr	r4, [r5, #4]
 8009c32:	69a3      	ldr	r3, [r4, #24]
 8009c34:	60a3      	str	r3, [r4, #8]
 8009c36:	89a3      	ldrh	r3, [r4, #12]
 8009c38:	071a      	lsls	r2, r3, #28
 8009c3a:	d52e      	bpl.n	8009c9a <__swbuf_r+0x82>
 8009c3c:	6923      	ldr	r3, [r4, #16]
 8009c3e:	b363      	cbz	r3, 8009c9a <__swbuf_r+0x82>
 8009c40:	6923      	ldr	r3, [r4, #16]
 8009c42:	6820      	ldr	r0, [r4, #0]
 8009c44:	b2f6      	uxtb	r6, r6
 8009c46:	1ac0      	subs	r0, r0, r3
 8009c48:	6963      	ldr	r3, [r4, #20]
 8009c4a:	4637      	mov	r7, r6
 8009c4c:	4283      	cmp	r3, r0
 8009c4e:	dc04      	bgt.n	8009c5a <__swbuf_r+0x42>
 8009c50:	4621      	mov	r1, r4
 8009c52:	4628      	mov	r0, r5
 8009c54:	f000 f956 	bl	8009f04 <_fflush_r>
 8009c58:	bb28      	cbnz	r0, 8009ca6 <__swbuf_r+0x8e>
 8009c5a:	68a3      	ldr	r3, [r4, #8]
 8009c5c:	3001      	adds	r0, #1
 8009c5e:	3b01      	subs	r3, #1
 8009c60:	60a3      	str	r3, [r4, #8]
 8009c62:	6823      	ldr	r3, [r4, #0]
 8009c64:	1c5a      	adds	r2, r3, #1
 8009c66:	6022      	str	r2, [r4, #0]
 8009c68:	701e      	strb	r6, [r3, #0]
 8009c6a:	6963      	ldr	r3, [r4, #20]
 8009c6c:	4283      	cmp	r3, r0
 8009c6e:	d004      	beq.n	8009c7a <__swbuf_r+0x62>
 8009c70:	89a3      	ldrh	r3, [r4, #12]
 8009c72:	07db      	lsls	r3, r3, #31
 8009c74:	d519      	bpl.n	8009caa <__swbuf_r+0x92>
 8009c76:	2e0a      	cmp	r6, #10
 8009c78:	d117      	bne.n	8009caa <__swbuf_r+0x92>
 8009c7a:	4621      	mov	r1, r4
 8009c7c:	4628      	mov	r0, r5
 8009c7e:	f000 f941 	bl	8009f04 <_fflush_r>
 8009c82:	b190      	cbz	r0, 8009caa <__swbuf_r+0x92>
 8009c84:	e00f      	b.n	8009ca6 <__swbuf_r+0x8e>
 8009c86:	4b0b      	ldr	r3, [pc, #44]	; (8009cb4 <__swbuf_r+0x9c>)
 8009c88:	429c      	cmp	r4, r3
 8009c8a:	d101      	bne.n	8009c90 <__swbuf_r+0x78>
 8009c8c:	68ac      	ldr	r4, [r5, #8]
 8009c8e:	e7d0      	b.n	8009c32 <__swbuf_r+0x1a>
 8009c90:	4b09      	ldr	r3, [pc, #36]	; (8009cb8 <__swbuf_r+0xa0>)
 8009c92:	429c      	cmp	r4, r3
 8009c94:	bf08      	it	eq
 8009c96:	68ec      	ldreq	r4, [r5, #12]
 8009c98:	e7cb      	b.n	8009c32 <__swbuf_r+0x1a>
 8009c9a:	4621      	mov	r1, r4
 8009c9c:	4628      	mov	r0, r5
 8009c9e:	f000 f82d 	bl	8009cfc <__swsetup_r>
 8009ca2:	2800      	cmp	r0, #0
 8009ca4:	d0cc      	beq.n	8009c40 <__swbuf_r+0x28>
 8009ca6:	f04f 37ff 	mov.w	r7, #4294967295
 8009caa:	4638      	mov	r0, r7
 8009cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cae:	bf00      	nop
 8009cb0:	0800a280 	.word	0x0800a280
 8009cb4:	0800a2a0 	.word	0x0800a2a0
 8009cb8:	0800a260 	.word	0x0800a260

08009cbc <__ascii_wctomb>:
 8009cbc:	b149      	cbz	r1, 8009cd2 <__ascii_wctomb+0x16>
 8009cbe:	2aff      	cmp	r2, #255	; 0xff
 8009cc0:	bf8b      	itete	hi
 8009cc2:	238a      	movhi	r3, #138	; 0x8a
 8009cc4:	700a      	strbls	r2, [r1, #0]
 8009cc6:	6003      	strhi	r3, [r0, #0]
 8009cc8:	2001      	movls	r0, #1
 8009cca:	bf88      	it	hi
 8009ccc:	f04f 30ff 	movhi.w	r0, #4294967295
 8009cd0:	4770      	bx	lr
 8009cd2:	4608      	mov	r0, r1
 8009cd4:	4770      	bx	lr
	...

08009cd8 <_write_r>:
 8009cd8:	b538      	push	{r3, r4, r5, lr}
 8009cda:	4605      	mov	r5, r0
 8009cdc:	4608      	mov	r0, r1
 8009cde:	4611      	mov	r1, r2
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	4c05      	ldr	r4, [pc, #20]	; (8009cf8 <_write_r+0x20>)
 8009ce4:	6022      	str	r2, [r4, #0]
 8009ce6:	461a      	mov	r2, r3
 8009ce8:	f7f7 feb1 	bl	8001a4e <_write>
 8009cec:	1c43      	adds	r3, r0, #1
 8009cee:	d102      	bne.n	8009cf6 <_write_r+0x1e>
 8009cf0:	6823      	ldr	r3, [r4, #0]
 8009cf2:	b103      	cbz	r3, 8009cf6 <_write_r+0x1e>
 8009cf4:	602b      	str	r3, [r5, #0]
 8009cf6:	bd38      	pop	{r3, r4, r5, pc}
 8009cf8:	200003d0 	.word	0x200003d0

08009cfc <__swsetup_r>:
 8009cfc:	4b32      	ldr	r3, [pc, #200]	; (8009dc8 <__swsetup_r+0xcc>)
 8009cfe:	b570      	push	{r4, r5, r6, lr}
 8009d00:	681d      	ldr	r5, [r3, #0]
 8009d02:	4606      	mov	r6, r0
 8009d04:	460c      	mov	r4, r1
 8009d06:	b125      	cbz	r5, 8009d12 <__swsetup_r+0x16>
 8009d08:	69ab      	ldr	r3, [r5, #24]
 8009d0a:	b913      	cbnz	r3, 8009d12 <__swsetup_r+0x16>
 8009d0c:	4628      	mov	r0, r5
 8009d0e:	f7fe fbf3 	bl	80084f8 <__sinit>
 8009d12:	4b2e      	ldr	r3, [pc, #184]	; (8009dcc <__swsetup_r+0xd0>)
 8009d14:	429c      	cmp	r4, r3
 8009d16:	d10f      	bne.n	8009d38 <__swsetup_r+0x3c>
 8009d18:	686c      	ldr	r4, [r5, #4]
 8009d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d1e:	b29a      	uxth	r2, r3
 8009d20:	0715      	lsls	r5, r2, #28
 8009d22:	d42c      	bmi.n	8009d7e <__swsetup_r+0x82>
 8009d24:	06d0      	lsls	r0, r2, #27
 8009d26:	d411      	bmi.n	8009d4c <__swsetup_r+0x50>
 8009d28:	2209      	movs	r2, #9
 8009d2a:	6032      	str	r2, [r6, #0]
 8009d2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d30:	81a3      	strh	r3, [r4, #12]
 8009d32:	f04f 30ff 	mov.w	r0, #4294967295
 8009d36:	e03e      	b.n	8009db6 <__swsetup_r+0xba>
 8009d38:	4b25      	ldr	r3, [pc, #148]	; (8009dd0 <__swsetup_r+0xd4>)
 8009d3a:	429c      	cmp	r4, r3
 8009d3c:	d101      	bne.n	8009d42 <__swsetup_r+0x46>
 8009d3e:	68ac      	ldr	r4, [r5, #8]
 8009d40:	e7eb      	b.n	8009d1a <__swsetup_r+0x1e>
 8009d42:	4b24      	ldr	r3, [pc, #144]	; (8009dd4 <__swsetup_r+0xd8>)
 8009d44:	429c      	cmp	r4, r3
 8009d46:	bf08      	it	eq
 8009d48:	68ec      	ldreq	r4, [r5, #12]
 8009d4a:	e7e6      	b.n	8009d1a <__swsetup_r+0x1e>
 8009d4c:	0751      	lsls	r1, r2, #29
 8009d4e:	d512      	bpl.n	8009d76 <__swsetup_r+0x7a>
 8009d50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d52:	b141      	cbz	r1, 8009d66 <__swsetup_r+0x6a>
 8009d54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d58:	4299      	cmp	r1, r3
 8009d5a:	d002      	beq.n	8009d62 <__swsetup_r+0x66>
 8009d5c:	4630      	mov	r0, r6
 8009d5e:	f7ff fbbf 	bl	80094e0 <_free_r>
 8009d62:	2300      	movs	r3, #0
 8009d64:	6363      	str	r3, [r4, #52]	; 0x34
 8009d66:	89a3      	ldrh	r3, [r4, #12]
 8009d68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009d6c:	81a3      	strh	r3, [r4, #12]
 8009d6e:	2300      	movs	r3, #0
 8009d70:	6063      	str	r3, [r4, #4]
 8009d72:	6923      	ldr	r3, [r4, #16]
 8009d74:	6023      	str	r3, [r4, #0]
 8009d76:	89a3      	ldrh	r3, [r4, #12]
 8009d78:	f043 0308 	orr.w	r3, r3, #8
 8009d7c:	81a3      	strh	r3, [r4, #12]
 8009d7e:	6923      	ldr	r3, [r4, #16]
 8009d80:	b94b      	cbnz	r3, 8009d96 <__swsetup_r+0x9a>
 8009d82:	89a3      	ldrh	r3, [r4, #12]
 8009d84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009d88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d8c:	d003      	beq.n	8009d96 <__swsetup_r+0x9a>
 8009d8e:	4621      	mov	r1, r4
 8009d90:	4630      	mov	r0, r6
 8009d92:	f000 f917 	bl	8009fc4 <__smakebuf_r>
 8009d96:	89a2      	ldrh	r2, [r4, #12]
 8009d98:	f012 0301 	ands.w	r3, r2, #1
 8009d9c:	d00c      	beq.n	8009db8 <__swsetup_r+0xbc>
 8009d9e:	2300      	movs	r3, #0
 8009da0:	60a3      	str	r3, [r4, #8]
 8009da2:	6963      	ldr	r3, [r4, #20]
 8009da4:	425b      	negs	r3, r3
 8009da6:	61a3      	str	r3, [r4, #24]
 8009da8:	6923      	ldr	r3, [r4, #16]
 8009daa:	b953      	cbnz	r3, 8009dc2 <__swsetup_r+0xc6>
 8009dac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009db0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009db4:	d1ba      	bne.n	8009d2c <__swsetup_r+0x30>
 8009db6:	bd70      	pop	{r4, r5, r6, pc}
 8009db8:	0792      	lsls	r2, r2, #30
 8009dba:	bf58      	it	pl
 8009dbc:	6963      	ldrpl	r3, [r4, #20]
 8009dbe:	60a3      	str	r3, [r4, #8]
 8009dc0:	e7f2      	b.n	8009da8 <__swsetup_r+0xac>
 8009dc2:	2000      	movs	r0, #0
 8009dc4:	e7f7      	b.n	8009db6 <__swsetup_r+0xba>
 8009dc6:	bf00      	nop
 8009dc8:	20000010 	.word	0x20000010
 8009dcc:	0800a280 	.word	0x0800a280
 8009dd0:	0800a2a0 	.word	0x0800a2a0
 8009dd4:	0800a260 	.word	0x0800a260

08009dd8 <_close_r>:
 8009dd8:	b538      	push	{r3, r4, r5, lr}
 8009dda:	2300      	movs	r3, #0
 8009ddc:	4c05      	ldr	r4, [pc, #20]	; (8009df4 <_close_r+0x1c>)
 8009dde:	4605      	mov	r5, r0
 8009de0:	4608      	mov	r0, r1
 8009de2:	6023      	str	r3, [r4, #0]
 8009de4:	f7f7 fe4f 	bl	8001a86 <_close>
 8009de8:	1c43      	adds	r3, r0, #1
 8009dea:	d102      	bne.n	8009df2 <_close_r+0x1a>
 8009dec:	6823      	ldr	r3, [r4, #0]
 8009dee:	b103      	cbz	r3, 8009df2 <_close_r+0x1a>
 8009df0:	602b      	str	r3, [r5, #0]
 8009df2:	bd38      	pop	{r3, r4, r5, pc}
 8009df4:	200003d0 	.word	0x200003d0

08009df8 <__sflush_r>:
 8009df8:	898a      	ldrh	r2, [r1, #12]
 8009dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dfe:	4605      	mov	r5, r0
 8009e00:	0710      	lsls	r0, r2, #28
 8009e02:	460c      	mov	r4, r1
 8009e04:	d458      	bmi.n	8009eb8 <__sflush_r+0xc0>
 8009e06:	684b      	ldr	r3, [r1, #4]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	dc05      	bgt.n	8009e18 <__sflush_r+0x20>
 8009e0c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	dc02      	bgt.n	8009e18 <__sflush_r+0x20>
 8009e12:	2000      	movs	r0, #0
 8009e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e1a:	2e00      	cmp	r6, #0
 8009e1c:	d0f9      	beq.n	8009e12 <__sflush_r+0x1a>
 8009e1e:	2300      	movs	r3, #0
 8009e20:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009e24:	682f      	ldr	r7, [r5, #0]
 8009e26:	6a21      	ldr	r1, [r4, #32]
 8009e28:	602b      	str	r3, [r5, #0]
 8009e2a:	d032      	beq.n	8009e92 <__sflush_r+0x9a>
 8009e2c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009e2e:	89a3      	ldrh	r3, [r4, #12]
 8009e30:	075a      	lsls	r2, r3, #29
 8009e32:	d505      	bpl.n	8009e40 <__sflush_r+0x48>
 8009e34:	6863      	ldr	r3, [r4, #4]
 8009e36:	1ac0      	subs	r0, r0, r3
 8009e38:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e3a:	b10b      	cbz	r3, 8009e40 <__sflush_r+0x48>
 8009e3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009e3e:	1ac0      	subs	r0, r0, r3
 8009e40:	2300      	movs	r3, #0
 8009e42:	4602      	mov	r2, r0
 8009e44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e46:	6a21      	ldr	r1, [r4, #32]
 8009e48:	4628      	mov	r0, r5
 8009e4a:	47b0      	blx	r6
 8009e4c:	1c43      	adds	r3, r0, #1
 8009e4e:	89a3      	ldrh	r3, [r4, #12]
 8009e50:	d106      	bne.n	8009e60 <__sflush_r+0x68>
 8009e52:	6829      	ldr	r1, [r5, #0]
 8009e54:	291d      	cmp	r1, #29
 8009e56:	d848      	bhi.n	8009eea <__sflush_r+0xf2>
 8009e58:	4a29      	ldr	r2, [pc, #164]	; (8009f00 <__sflush_r+0x108>)
 8009e5a:	40ca      	lsrs	r2, r1
 8009e5c:	07d6      	lsls	r6, r2, #31
 8009e5e:	d544      	bpl.n	8009eea <__sflush_r+0xf2>
 8009e60:	2200      	movs	r2, #0
 8009e62:	6062      	str	r2, [r4, #4]
 8009e64:	6922      	ldr	r2, [r4, #16]
 8009e66:	04d9      	lsls	r1, r3, #19
 8009e68:	6022      	str	r2, [r4, #0]
 8009e6a:	d504      	bpl.n	8009e76 <__sflush_r+0x7e>
 8009e6c:	1c42      	adds	r2, r0, #1
 8009e6e:	d101      	bne.n	8009e74 <__sflush_r+0x7c>
 8009e70:	682b      	ldr	r3, [r5, #0]
 8009e72:	b903      	cbnz	r3, 8009e76 <__sflush_r+0x7e>
 8009e74:	6560      	str	r0, [r4, #84]	; 0x54
 8009e76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e78:	602f      	str	r7, [r5, #0]
 8009e7a:	2900      	cmp	r1, #0
 8009e7c:	d0c9      	beq.n	8009e12 <__sflush_r+0x1a>
 8009e7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e82:	4299      	cmp	r1, r3
 8009e84:	d002      	beq.n	8009e8c <__sflush_r+0x94>
 8009e86:	4628      	mov	r0, r5
 8009e88:	f7ff fb2a 	bl	80094e0 <_free_r>
 8009e8c:	2000      	movs	r0, #0
 8009e8e:	6360      	str	r0, [r4, #52]	; 0x34
 8009e90:	e7c0      	b.n	8009e14 <__sflush_r+0x1c>
 8009e92:	2301      	movs	r3, #1
 8009e94:	4628      	mov	r0, r5
 8009e96:	47b0      	blx	r6
 8009e98:	1c41      	adds	r1, r0, #1
 8009e9a:	d1c8      	bne.n	8009e2e <__sflush_r+0x36>
 8009e9c:	682b      	ldr	r3, [r5, #0]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d0c5      	beq.n	8009e2e <__sflush_r+0x36>
 8009ea2:	2b1d      	cmp	r3, #29
 8009ea4:	d001      	beq.n	8009eaa <__sflush_r+0xb2>
 8009ea6:	2b16      	cmp	r3, #22
 8009ea8:	d101      	bne.n	8009eae <__sflush_r+0xb6>
 8009eaa:	602f      	str	r7, [r5, #0]
 8009eac:	e7b1      	b.n	8009e12 <__sflush_r+0x1a>
 8009eae:	89a3      	ldrh	r3, [r4, #12]
 8009eb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009eb4:	81a3      	strh	r3, [r4, #12]
 8009eb6:	e7ad      	b.n	8009e14 <__sflush_r+0x1c>
 8009eb8:	690f      	ldr	r7, [r1, #16]
 8009eba:	2f00      	cmp	r7, #0
 8009ebc:	d0a9      	beq.n	8009e12 <__sflush_r+0x1a>
 8009ebe:	0793      	lsls	r3, r2, #30
 8009ec0:	bf18      	it	ne
 8009ec2:	2300      	movne	r3, #0
 8009ec4:	680e      	ldr	r6, [r1, #0]
 8009ec6:	bf08      	it	eq
 8009ec8:	694b      	ldreq	r3, [r1, #20]
 8009eca:	eba6 0807 	sub.w	r8, r6, r7
 8009ece:	600f      	str	r7, [r1, #0]
 8009ed0:	608b      	str	r3, [r1, #8]
 8009ed2:	f1b8 0f00 	cmp.w	r8, #0
 8009ed6:	dd9c      	ble.n	8009e12 <__sflush_r+0x1a>
 8009ed8:	4643      	mov	r3, r8
 8009eda:	463a      	mov	r2, r7
 8009edc:	6a21      	ldr	r1, [r4, #32]
 8009ede:	4628      	mov	r0, r5
 8009ee0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009ee2:	47b0      	blx	r6
 8009ee4:	2800      	cmp	r0, #0
 8009ee6:	dc06      	bgt.n	8009ef6 <__sflush_r+0xfe>
 8009ee8:	89a3      	ldrh	r3, [r4, #12]
 8009eea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009eee:	81a3      	strh	r3, [r4, #12]
 8009ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ef4:	e78e      	b.n	8009e14 <__sflush_r+0x1c>
 8009ef6:	4407      	add	r7, r0
 8009ef8:	eba8 0800 	sub.w	r8, r8, r0
 8009efc:	e7e9      	b.n	8009ed2 <__sflush_r+0xda>
 8009efe:	bf00      	nop
 8009f00:	20400001 	.word	0x20400001

08009f04 <_fflush_r>:
 8009f04:	b538      	push	{r3, r4, r5, lr}
 8009f06:	690b      	ldr	r3, [r1, #16]
 8009f08:	4605      	mov	r5, r0
 8009f0a:	460c      	mov	r4, r1
 8009f0c:	b1db      	cbz	r3, 8009f46 <_fflush_r+0x42>
 8009f0e:	b118      	cbz	r0, 8009f18 <_fflush_r+0x14>
 8009f10:	6983      	ldr	r3, [r0, #24]
 8009f12:	b90b      	cbnz	r3, 8009f18 <_fflush_r+0x14>
 8009f14:	f7fe faf0 	bl	80084f8 <__sinit>
 8009f18:	4b0c      	ldr	r3, [pc, #48]	; (8009f4c <_fflush_r+0x48>)
 8009f1a:	429c      	cmp	r4, r3
 8009f1c:	d109      	bne.n	8009f32 <_fflush_r+0x2e>
 8009f1e:	686c      	ldr	r4, [r5, #4]
 8009f20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f24:	b17b      	cbz	r3, 8009f46 <_fflush_r+0x42>
 8009f26:	4621      	mov	r1, r4
 8009f28:	4628      	mov	r0, r5
 8009f2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f2e:	f7ff bf63 	b.w	8009df8 <__sflush_r>
 8009f32:	4b07      	ldr	r3, [pc, #28]	; (8009f50 <_fflush_r+0x4c>)
 8009f34:	429c      	cmp	r4, r3
 8009f36:	d101      	bne.n	8009f3c <_fflush_r+0x38>
 8009f38:	68ac      	ldr	r4, [r5, #8]
 8009f3a:	e7f1      	b.n	8009f20 <_fflush_r+0x1c>
 8009f3c:	4b05      	ldr	r3, [pc, #20]	; (8009f54 <_fflush_r+0x50>)
 8009f3e:	429c      	cmp	r4, r3
 8009f40:	bf08      	it	eq
 8009f42:	68ec      	ldreq	r4, [r5, #12]
 8009f44:	e7ec      	b.n	8009f20 <_fflush_r+0x1c>
 8009f46:	2000      	movs	r0, #0
 8009f48:	bd38      	pop	{r3, r4, r5, pc}
 8009f4a:	bf00      	nop
 8009f4c:	0800a280 	.word	0x0800a280
 8009f50:	0800a2a0 	.word	0x0800a2a0
 8009f54:	0800a260 	.word	0x0800a260

08009f58 <_lseek_r>:
 8009f58:	b538      	push	{r3, r4, r5, lr}
 8009f5a:	4605      	mov	r5, r0
 8009f5c:	4608      	mov	r0, r1
 8009f5e:	4611      	mov	r1, r2
 8009f60:	2200      	movs	r2, #0
 8009f62:	4c05      	ldr	r4, [pc, #20]	; (8009f78 <_lseek_r+0x20>)
 8009f64:	6022      	str	r2, [r4, #0]
 8009f66:	461a      	mov	r2, r3
 8009f68:	f7f7 fdb1 	bl	8001ace <_lseek>
 8009f6c:	1c43      	adds	r3, r0, #1
 8009f6e:	d102      	bne.n	8009f76 <_lseek_r+0x1e>
 8009f70:	6823      	ldr	r3, [r4, #0]
 8009f72:	b103      	cbz	r3, 8009f76 <_lseek_r+0x1e>
 8009f74:	602b      	str	r3, [r5, #0]
 8009f76:	bd38      	pop	{r3, r4, r5, pc}
 8009f78:	200003d0 	.word	0x200003d0

08009f7c <__swhatbuf_r>:
 8009f7c:	b570      	push	{r4, r5, r6, lr}
 8009f7e:	460e      	mov	r6, r1
 8009f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f84:	b096      	sub	sp, #88	; 0x58
 8009f86:	2900      	cmp	r1, #0
 8009f88:	4614      	mov	r4, r2
 8009f8a:	461d      	mov	r5, r3
 8009f8c:	da07      	bge.n	8009f9e <__swhatbuf_r+0x22>
 8009f8e:	2300      	movs	r3, #0
 8009f90:	602b      	str	r3, [r5, #0]
 8009f92:	89b3      	ldrh	r3, [r6, #12]
 8009f94:	061a      	lsls	r2, r3, #24
 8009f96:	d410      	bmi.n	8009fba <__swhatbuf_r+0x3e>
 8009f98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f9c:	e00e      	b.n	8009fbc <__swhatbuf_r+0x40>
 8009f9e:	466a      	mov	r2, sp
 8009fa0:	f000 f8a4 	bl	800a0ec <_fstat_r>
 8009fa4:	2800      	cmp	r0, #0
 8009fa6:	dbf2      	blt.n	8009f8e <__swhatbuf_r+0x12>
 8009fa8:	9a01      	ldr	r2, [sp, #4]
 8009faa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009fae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009fb2:	425a      	negs	r2, r3
 8009fb4:	415a      	adcs	r2, r3
 8009fb6:	602a      	str	r2, [r5, #0]
 8009fb8:	e7ee      	b.n	8009f98 <__swhatbuf_r+0x1c>
 8009fba:	2340      	movs	r3, #64	; 0x40
 8009fbc:	2000      	movs	r0, #0
 8009fbe:	6023      	str	r3, [r4, #0]
 8009fc0:	b016      	add	sp, #88	; 0x58
 8009fc2:	bd70      	pop	{r4, r5, r6, pc}

08009fc4 <__smakebuf_r>:
 8009fc4:	898b      	ldrh	r3, [r1, #12]
 8009fc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009fc8:	079d      	lsls	r5, r3, #30
 8009fca:	4606      	mov	r6, r0
 8009fcc:	460c      	mov	r4, r1
 8009fce:	d507      	bpl.n	8009fe0 <__smakebuf_r+0x1c>
 8009fd0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009fd4:	6023      	str	r3, [r4, #0]
 8009fd6:	6123      	str	r3, [r4, #16]
 8009fd8:	2301      	movs	r3, #1
 8009fda:	6163      	str	r3, [r4, #20]
 8009fdc:	b002      	add	sp, #8
 8009fde:	bd70      	pop	{r4, r5, r6, pc}
 8009fe0:	ab01      	add	r3, sp, #4
 8009fe2:	466a      	mov	r2, sp
 8009fe4:	f7ff ffca 	bl	8009f7c <__swhatbuf_r>
 8009fe8:	9900      	ldr	r1, [sp, #0]
 8009fea:	4605      	mov	r5, r0
 8009fec:	4630      	mov	r0, r6
 8009fee:	f7ff fac3 	bl	8009578 <_malloc_r>
 8009ff2:	b948      	cbnz	r0, 800a008 <__smakebuf_r+0x44>
 8009ff4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ff8:	059a      	lsls	r2, r3, #22
 8009ffa:	d4ef      	bmi.n	8009fdc <__smakebuf_r+0x18>
 8009ffc:	f023 0303 	bic.w	r3, r3, #3
 800a000:	f043 0302 	orr.w	r3, r3, #2
 800a004:	81a3      	strh	r3, [r4, #12]
 800a006:	e7e3      	b.n	8009fd0 <__smakebuf_r+0xc>
 800a008:	4b0d      	ldr	r3, [pc, #52]	; (800a040 <__smakebuf_r+0x7c>)
 800a00a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a00c:	89a3      	ldrh	r3, [r4, #12]
 800a00e:	6020      	str	r0, [r4, #0]
 800a010:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a014:	81a3      	strh	r3, [r4, #12]
 800a016:	9b00      	ldr	r3, [sp, #0]
 800a018:	6120      	str	r0, [r4, #16]
 800a01a:	6163      	str	r3, [r4, #20]
 800a01c:	9b01      	ldr	r3, [sp, #4]
 800a01e:	b15b      	cbz	r3, 800a038 <__smakebuf_r+0x74>
 800a020:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a024:	4630      	mov	r0, r6
 800a026:	f000 f873 	bl	800a110 <_isatty_r>
 800a02a:	b128      	cbz	r0, 800a038 <__smakebuf_r+0x74>
 800a02c:	89a3      	ldrh	r3, [r4, #12]
 800a02e:	f023 0303 	bic.w	r3, r3, #3
 800a032:	f043 0301 	orr.w	r3, r3, #1
 800a036:	81a3      	strh	r3, [r4, #12]
 800a038:	89a3      	ldrh	r3, [r4, #12]
 800a03a:	431d      	orrs	r5, r3
 800a03c:	81a5      	strh	r5, [r4, #12]
 800a03e:	e7cd      	b.n	8009fdc <__smakebuf_r+0x18>
 800a040:	080084c1 	.word	0x080084c1

0800a044 <memmove>:
 800a044:	4288      	cmp	r0, r1
 800a046:	b510      	push	{r4, lr}
 800a048:	eb01 0302 	add.w	r3, r1, r2
 800a04c:	d807      	bhi.n	800a05e <memmove+0x1a>
 800a04e:	1e42      	subs	r2, r0, #1
 800a050:	4299      	cmp	r1, r3
 800a052:	d00a      	beq.n	800a06a <memmove+0x26>
 800a054:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a058:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a05c:	e7f8      	b.n	800a050 <memmove+0xc>
 800a05e:	4283      	cmp	r3, r0
 800a060:	d9f5      	bls.n	800a04e <memmove+0xa>
 800a062:	1881      	adds	r1, r0, r2
 800a064:	1ad2      	subs	r2, r2, r3
 800a066:	42d3      	cmn	r3, r2
 800a068:	d100      	bne.n	800a06c <memmove+0x28>
 800a06a:	bd10      	pop	{r4, pc}
 800a06c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a070:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a074:	e7f7      	b.n	800a066 <memmove+0x22>

0800a076 <__malloc_lock>:
 800a076:	4770      	bx	lr

0800a078 <__malloc_unlock>:
 800a078:	4770      	bx	lr

0800a07a <_realloc_r>:
 800a07a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a07c:	4607      	mov	r7, r0
 800a07e:	4614      	mov	r4, r2
 800a080:	460e      	mov	r6, r1
 800a082:	b921      	cbnz	r1, 800a08e <_realloc_r+0x14>
 800a084:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a088:	4611      	mov	r1, r2
 800a08a:	f7ff ba75 	b.w	8009578 <_malloc_r>
 800a08e:	b922      	cbnz	r2, 800a09a <_realloc_r+0x20>
 800a090:	f7ff fa26 	bl	80094e0 <_free_r>
 800a094:	4625      	mov	r5, r4
 800a096:	4628      	mov	r0, r5
 800a098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a09a:	f000 f849 	bl	800a130 <_malloc_usable_size_r>
 800a09e:	42a0      	cmp	r0, r4
 800a0a0:	d20f      	bcs.n	800a0c2 <_realloc_r+0x48>
 800a0a2:	4621      	mov	r1, r4
 800a0a4:	4638      	mov	r0, r7
 800a0a6:	f7ff fa67 	bl	8009578 <_malloc_r>
 800a0aa:	4605      	mov	r5, r0
 800a0ac:	2800      	cmp	r0, #0
 800a0ae:	d0f2      	beq.n	800a096 <_realloc_r+0x1c>
 800a0b0:	4631      	mov	r1, r6
 800a0b2:	4622      	mov	r2, r4
 800a0b4:	f7fb fe5e 	bl	8005d74 <memcpy>
 800a0b8:	4631      	mov	r1, r6
 800a0ba:	4638      	mov	r0, r7
 800a0bc:	f7ff fa10 	bl	80094e0 <_free_r>
 800a0c0:	e7e9      	b.n	800a096 <_realloc_r+0x1c>
 800a0c2:	4635      	mov	r5, r6
 800a0c4:	e7e7      	b.n	800a096 <_realloc_r+0x1c>
	...

0800a0c8 <_read_r>:
 800a0c8:	b538      	push	{r3, r4, r5, lr}
 800a0ca:	4605      	mov	r5, r0
 800a0cc:	4608      	mov	r0, r1
 800a0ce:	4611      	mov	r1, r2
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	4c05      	ldr	r4, [pc, #20]	; (800a0e8 <_read_r+0x20>)
 800a0d4:	6022      	str	r2, [r4, #0]
 800a0d6:	461a      	mov	r2, r3
 800a0d8:	f7f7 fc9c 	bl	8001a14 <_read>
 800a0dc:	1c43      	adds	r3, r0, #1
 800a0de:	d102      	bne.n	800a0e6 <_read_r+0x1e>
 800a0e0:	6823      	ldr	r3, [r4, #0]
 800a0e2:	b103      	cbz	r3, 800a0e6 <_read_r+0x1e>
 800a0e4:	602b      	str	r3, [r5, #0]
 800a0e6:	bd38      	pop	{r3, r4, r5, pc}
 800a0e8:	200003d0 	.word	0x200003d0

0800a0ec <_fstat_r>:
 800a0ec:	b538      	push	{r3, r4, r5, lr}
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	4c06      	ldr	r4, [pc, #24]	; (800a10c <_fstat_r+0x20>)
 800a0f2:	4605      	mov	r5, r0
 800a0f4:	4608      	mov	r0, r1
 800a0f6:	4611      	mov	r1, r2
 800a0f8:	6023      	str	r3, [r4, #0]
 800a0fa:	f7f7 fccf 	bl	8001a9c <_fstat>
 800a0fe:	1c43      	adds	r3, r0, #1
 800a100:	d102      	bne.n	800a108 <_fstat_r+0x1c>
 800a102:	6823      	ldr	r3, [r4, #0]
 800a104:	b103      	cbz	r3, 800a108 <_fstat_r+0x1c>
 800a106:	602b      	str	r3, [r5, #0]
 800a108:	bd38      	pop	{r3, r4, r5, pc}
 800a10a:	bf00      	nop
 800a10c:	200003d0 	.word	0x200003d0

0800a110 <_isatty_r>:
 800a110:	b538      	push	{r3, r4, r5, lr}
 800a112:	2300      	movs	r3, #0
 800a114:	4c05      	ldr	r4, [pc, #20]	; (800a12c <_isatty_r+0x1c>)
 800a116:	4605      	mov	r5, r0
 800a118:	4608      	mov	r0, r1
 800a11a:	6023      	str	r3, [r4, #0]
 800a11c:	f7f7 fccd 	bl	8001aba <_isatty>
 800a120:	1c43      	adds	r3, r0, #1
 800a122:	d102      	bne.n	800a12a <_isatty_r+0x1a>
 800a124:	6823      	ldr	r3, [r4, #0]
 800a126:	b103      	cbz	r3, 800a12a <_isatty_r+0x1a>
 800a128:	602b      	str	r3, [r5, #0]
 800a12a:	bd38      	pop	{r3, r4, r5, pc}
 800a12c:	200003d0 	.word	0x200003d0

0800a130 <_malloc_usable_size_r>:
 800a130:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a134:	1f18      	subs	r0, r3, #4
 800a136:	2b00      	cmp	r3, #0
 800a138:	bfbc      	itt	lt
 800a13a:	580b      	ldrlt	r3, [r1, r0]
 800a13c:	18c0      	addlt	r0, r0, r3
 800a13e:	4770      	bx	lr

0800a140 <_init>:
 800a140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a142:	bf00      	nop
 800a144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a146:	bc08      	pop	{r3}
 800a148:	469e      	mov	lr, r3
 800a14a:	4770      	bx	lr

0800a14c <_fini>:
 800a14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a14e:	bf00      	nop
 800a150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a152:	bc08      	pop	{r3}
 800a154:	469e      	mov	lr, r3
 800a156:	4770      	bx	lr
