// Based on cmd/internal/obj/ppc64/a.out.go.
//
//	Copyright © 1994-1999 Lucent Technologies Inc.  All rights reserved.
//	Portions Copyright © 1995-1997 C H Forsyth (forsyth@terzarima.net)
//	Portions Copyright © 1997-1999 Vita Nuova Limited
//	Portions Copyright © 2000-2008 Vita Nuova Holdings Limited (www.vitanuova.com)
//	Portions Copyright © 2004,2006 Bruce Ellis
//	Portions Copyright © 2005-2007 C H Forsyth (forsyth@terzarima.net)
//	Revisions Copyright © 2000-2008 Lucent Technologies Inc. and others
//	Portions Copyright © 2009 The Go Authors.  All rights reserved.
//
// Permission is hereby granted, free of charge, to any person obtaining a copy
// of this software and associated documentation files (the "Software"), to deal
// in the Software without restriction, including without limitation the rights
// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
// copies of the Software, and to permit persons to whom the Software is
// furnished to do so, subject to the following conditions:
//
// The above copyright notice and this permission notice shall be included in
// all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL THE
// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
// THE SOFTWARE.

package s390x

import "cmd/internal/obj"

//go:generate go run ../stringer.go -i $GOFILE -o anames.go -p s390x

/*
 * s390x
 */
const (
	NSNAME = 8
	NSYM   = 50
	NREG   = 16 /* number of general registers */
	NFREG  = 16 /* number of floating point registers */
)

const (
	REG_R0 = obj.RBaseS390X + iota
	REG_R1
	REG_R2
	REG_R3
	REG_R4
	REG_R5
	REG_R6
	REG_R7
	REG_R8
	REG_R9
	REG_R10
	REG_R11
	REG_R12
	REG_R13
	REG_R14
	REG_R15

	REG_F0
	REG_F1
	REG_F2
	REG_F3
	REG_F4
	REG_F5
	REG_F6
	REG_F7
	REG_F8
	REG_F9
	REG_F10
	REG_F11
	REG_F12
	REG_F13
	REG_F14
	REG_F15

	REG_AR0
	REG_AR1
	REG_AR2
	REG_AR3
	REG_AR4
	REG_AR5
	REG_AR6
	REG_AR7
	REG_AR8
	REG_AR9
	REG_AR10
	REG_AR11
	REG_AR12
	REG_AR13
	REG_AR14
	REG_AR15

	REG_RESERVED	// first of 1024 reserved registers

//	REGTLS /* C ABI TLS base pointer; loaded from AR0 and AR1 on demand */

	REGZERO  = REG_R0 /* set to zero */
	REGRET   = REG_R2
	REGARG   = -1      /* -1 disables passing the first argument in register */
	REGRT1   = REG_R3  /* reserved for runtime, duffzero and duffcopy (does this need to be reserved on z?) */
	REGRT2   = REG_R4  /* reserved for runtime, duffcopy (does this need to be reserved on z?) */
	REGMIN   = REG_R5  /* register variables allocated from here to REGMAX */
	REGSB    = REG_R9  /* static base; similar to "literal pool" */
	REGTMP   = REG_R10 /* used by the linker */
	REGTMP2  = REG_R11 /* used by the linker */
	REGCTXT  = REG_R12 /* context for closures */
	REGG     = REG_R13 /* G */
	REG_LR   = REG_R14 /* link register */
	REGSP    = REG_R15 /* stack pointer */
	REGEXT   = REG_R9  /* external registers allocated from here down */
	REGMAX   = REG_R8
	FREGRET  = REG_F0
	FREGMIN  = REG_F5  /* first register variable */
	FREGMAX  = REG_F10 /* last register variable for zg only */
	FREGEXT  = REG_F10 /* first external register */
	FREGCVI  = REG_F11 /* floating conversion constant */
	FREGZERO = REG_F12 /* both float and double */
	FREGONE  = REG_F13 /* double */
	FREGTWO  = REG_F14 /* double */
//	FREGTMP  = REG_F15 /* double */
)

/*
 * GENERAL:
 *
 * compiler allocates R3 up as temps
 * compiler allocates register variables R5-R9
 * compiler allocates external registers R10 down
 *
 * compiler allocates register variables F5-F9
 * compiler allocates external registers F10 down
 */
const (
	BIG    = 32768 - 8
	DISP12 = 4096
	DISP16 = 65536
	DISP20 = 1048576
)

const (
	/* mark flags */
	LABEL   = 1 << 0
	LEAF    = 1 << 1
	FLOAT   = 1 << 2
	BRANCH  = 1 << 3
	LOAD    = 1 << 4
	FCMP    = 1 << 5
	SYNC    = 1 << 6
	LIST    = 1 << 7
	FOLL    = 1 << 8
	NOSCHED = 1 << 9
)

const ( // comments from func aclass in asmz.go
	C_NONE   = iota
	C_REG    // general-purpose register
	C_FREG   // floating-point register
	C_AREG   // access register
	C_ZCON   // constant == 0
	C_SCON   // 0 <= constant <= 0x7fff (positive int16)
	C_UCON   // constant & 0xffff == 0 (int32 or uint32)
	C_ADDCON // 0 > constant >= -0x8000 (negative int16)
	C_ANDCON // constant <= 0xffff
	C_LCON   // constant (int32 or uint32)
	C_DCON   // constant (int64 or uint64)
	C_SACON  // computed address, 16-bit displacement, possibly SP-relative
	C_SECON  // computed address, 16-bit displacement, possibly SB-relative, unused?
	C_LACON  // computed address, 32-bit displacement, possibly SP-relative
	C_LECON  // computed address, 32-bit displacement, possibly SB-relative, unused?
	C_DACON  // computed address, 64-bit displacment?
	C_SBRA   // short branch
	C_LBRA   // long branch
	C_SAUTO  // short auto
	C_LAUTO  // long auto
	C_SEXT   // short extern or static
	C_LEXT   // long extern or static
	C_ZOREG  // heap address, register-based, displacement == 0
	C_SOREG  // heap address, register-based, int16 displacement
	C_LOREG  // heap address, register-based, int32 displacement
	C_ANY
	C_GOK      // general address
	C_ADDR     // relocation for extern or static symbols
	C_TEXTSIZE // text size
	C_NCLASS   // must be the last
)

const (
	AADD = obj.ABaseS390X + obj.A_ARCHSPECIFIC + iota
	AADDCC
	AADDV
	AADDVCC
	AADDC
	AADDCCC
	AADDCV
	AADDCVCC
	AADDME
	AADDMECC
	AADDMEVCC
	AADDMEV
	AADDE
	AADDECC
	AADDEVCC
	AADDEV
	AADDZE
	AADDZECC
	AADDZEVCC
	AADDZEV
	AAND
	AANDCC
	AANDN
	AANDNCC
	ABC
	ABCL
	ABEQ
	ABGE
	ABGT
	ABLE
	ABLT
	ABNE
	ABVC
	ABVS
	ACMP
	ACMPU
	ACNTLZW
	ACNTLZWCC
	ACRAND
	ACRANDN
	ACREQV
	ACRNAND
	ACRNOR
	ACROR
	ACRORN
	ACRXOR
	ACS
	ACSG
	ADIVW
	ADIVWCC
	ADIVWVCC
	ADIVWV
	ADIVWU
	ADIVWUCC
	ADIVWUVCC
	ADIVWUV
	AEQV
	AEQVCC
	AEXTSB
	AEXTSBCC
	AEXTSH
	AEXTSHCC
	AEXRL
	AFABS
	AFABSCC
	AFADD
	AFADDCC
	AFADDS
	AFADDSCC
	AFCMPO
	AFCMPU
	ACEBR
	AFCTIW
	AFCTIWCC
	AFCTIWZ
	AFCTIWZCC
	AFDIV
	AFDIVCC
	AFDIVS
	AFDIVSCC
	AFMADD
	AFMADDCC
	AFMADDS
	AFMADDSCC
	AFMOVD
	AFMOVDCC
	AFMOVDU
	AFMOVS
	AFMOVSU
	AFMSUB
	AFMSUBCC
	AFMSUBS
	AFMSUBSCC
	AFMUL
	AFMULCC
	AFMULS
	AFMULSCC
	AFNABS
	AFNABSCC
	AFNEG
	AFNEGCC
	AFNMADD
	AFNMADDCC
	AFNMADDS
	AFNMADDSCC
	AFNMSUB
	AFNMSUBCC
	AFNMSUBS
	AFNMSUBSCC
	AFRSP
	AFRSPCC
	ALDEBR
	AFSUB
	AFSUBCC
	AFSUBS
	AFSUBSCC
	AMOVMW
	AMOVWBR
	AMOVB
	AMOVBU
	AMOVBZ
	AMOVBZU
	AMOVH
	AMOVHBR
	AMOVHU
	AMOVHZ
	AMOVHZU
	AMOVW
	AMOVWU
	AMOVFL
	AMOVCRFS
	AMTFSB0
	AMTFSB0CC
	AMTFSB1
	AMTFSB1CC
	AMULHW
	AMULHWCC
	AMULHWU
	AMULHWUCC
	AMULLW
	AMULLWCC
	AMULLWVCC
	AMULLWV
	ANAND
	ANANDCC
	ANEG
	ANEGCC
	ANEGVCC
	ANEGV
	ANOR
	ANORCC
	AOR
	AORCC
	AORN
	AORNCC
	AREM
	AREMCC
	AREMV
	AREMVCC
	AREMU
	AREMUCC
	AREMUV
	AREMUVCC
	ARLWMI
	ARLWMICC
	ARLWNM
	ARLWNMCC
	ASLW
	ASLWCC
	ASRW
	ASRAW
	ASRAWCC
	ASRWCC
	ASTCK
	ASTCKC
	ASTCKE
	ASTCKF
	ASUB
	ASUBCC
	ASUBVCC
	ASUBC
	ASUBCCC
	ASUBCV
	ASUBCVCC
	ASUBME
	ASUBMECC
	ASUBMEVCC
	ASUBMEV
	ASUBV
	ASUBE
	ASUBECC
	ASUBEV
	ASUBEVCC
	ASUBZE
	ASUBZECC
	ASUBZEVCC
	ASUBZEV
	ASYNC
	AXOR
	AXORCC

	ASYSCALL
	AWORD

	/* optional on 32-bit */
	AFRES
	AFRESCC
	AFRSQRTE
	AFRSQRTECC
	AFSEL
	AFSELCC
	AFSQRT
	AFSQRTCC
	AFSQRTS
	AFSQRTSCC

	/* 64-bit */

	ACNTLZD
	ACNTLZDCC
	ACMPW /* CMP with L=0 */
	ACMPWU
	ADIVD
	ADIVDCC
	ADIVDVCC
	ADIVDV
	ADIVDU
	ADIVDUCC
	ADIVDUVCC
	ADIVDUV
	AEXTSW
	AEXTSWCC
	/* AFCFIW; AFCFIWCC */
	AFCFID
	AFCFIDCC
	AFCTID
	AFCTIDCC
	AFCTIDZ
	AFCTIDZCC
	ALDAR
	AMOVD
	AMOVDU
	AMOVWZ
	AMOVWZU
	AMULHD
	AMULHDCC
	AMULHDU
	AMULHDUCC
	AMULLD
	AMULLDCC
	AMULLDVCC
	AMULLDV
	ARLDMI
	ARLDMICC
	ARLDC
	ARLDCCC
	ARLDCR
	ARLDCRCC
	ARLDCL
	ARLDCLCC
	ASLD
	ASLDCC
	ASRD
	ASRAD
	ASRADCC
	ASRDCC
	ATD

	/* convert from int32/int64 to float/float64 */
	ACEFBRA
	ACDFBRA
	ACEGBRA
	ACDGBRA

	/* convert from float/float64 to int32/int64 */
	ACFEBRA
	ACFDBRA
	ACGEBRA
	ACGDBRA

	/* convert from uint32/uint64 to float/float64 */
	ACELFBR
	ACDLFBR
	ACELGBR
	ACDLGBR

	/* convert from float/float64 to uint32/uint64 */
	ACLFEBR
	ACLFDBR
	ACLGEBR
	ACLGDBR

	/* compare and branch */
	ACMPBEQ
	ACMPBGE
	ACMPBGT
	ACMPBLE
	ACMPBLT
	ACMPBNE
	ACMPUBEQ
	ACMPUBGE
	ACMPUBGT
	ACMPUBLE
	ACMPUBLT
	ACMPUBNE

	/* 64-bit pseudo operation */
	ADWORD
	AREMD
	AREMDCC
	AREMDV
	AREMDVCC
	AREMDU
	AREMDUCC
	AREMDUV
	AREMDUVCC

	/* more 64-bit operations */
	ASTMG

	/* storage-and-storage operations */
	AMVC
	ACLC
	AXC
	AOC
	ANC

	/* required opcodes for hello world. */
	ALA
	ALAY
	ALARL
	ALGFI
	ASVC
	ALG
	AAGRK
	ASLLK
	ABYTE
	ALAST

	// aliases
	ABR = obj.AJMP
	ABL = obj.ACALL
)
