Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Wed Jun 10 14:38:59 2015
| Host         : WK49-Ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1475 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.991     -109.429                     24                 5396        0.047        0.000                      0                 5396        3.000        0.000                       0                  1787  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
clock_rtl                                    {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0_1            {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0_1            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_rtl                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                   -4.991     -109.429                     24                 5114        0.122        0.000                      0                 5114        3.750        0.000                       0                  1477  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                7.845        0.000                       0                     3  
design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         13.112        0.000                      0                  225        0.118        0.000                      0                  225       15.686        0.000                       0                   267  
design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       11.547        0.000                      0                   46        0.264        0.000                      0                   46       16.166        0.000                       0                    39  
sys_clk_pin                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0_1                 -4.990     -109.408                     24                 5114        0.122        0.000                      0                 5114        3.750        0.000                       0                  1477  
  clkfbout_design_1_clk_wiz_1_0_1                                                                                                                                                              7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1_0_1  clk_out1_design_1_clk_wiz_1_0         -4.991     -109.429                     24                 5114        0.047        0.000                      0                 5114  
clk_out1_design_1_clk_wiz_1_0    clk_out1_design_1_clk_wiz_1_0_1       -4.991     -109.429                     24                 5114        0.047        0.000                      0                 5114  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                   From Clock                                   To Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                   ----------                                   --------                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                            clk_out1_design_1_clk_wiz_1_0                clk_out1_design_1_clk_wiz_1_0                      6.618        0.000                      0                   10        0.885        0.000                      0                   10  
**async_default**                            clk_out1_design_1_clk_wiz_1_0_1              clk_out1_design_1_clk_wiz_1_0                      6.618        0.000                      0                   10        0.811        0.000                      0                   10  
**async_default**                            clk_out1_design_1_clk_wiz_1_0                clk_out1_design_1_clk_wiz_1_0_1                    6.618        0.000                      0                   10        0.811        0.000                      0                   10  
**async_default**                            clk_out1_design_1_clk_wiz_1_0_1              clk_out1_design_1_clk_wiz_1_0_1                    6.619        0.000                      0                   10        0.885        0.000                      0                   10  
**async_default**                            design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       30.674        0.000                      0                    1        0.790        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_rtl
  To Clock:  clock_rtl

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_rtl
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_rtl }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :           24  Failing Endpoints,  Worst Slack       -4.991ns,  Total Violation     -109.429ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.991ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.835ns  (logic 7.306ns (49.248%)  route 7.529ns (50.752%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.801     7.238    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[15]_P[8])
                                                      3.656    10.894 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4/P[8]
                         net (fo=2, routed)           0.677    11.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out115_in[0]
    SLICE_X11Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.097 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.097    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_5_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.410 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_9/O[3]
                         net (fo=1, routed)           0.592    13.002    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out016_out[7]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.306    13.308 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_3/O
                         net (fo=1, routed)           0.575    13.884    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.008 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_2/O
                         net (fo=1, routed)           0.000    14.008    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][23]
    SLICE_X11Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.521     8.501    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.031     9.017    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 -4.991    

Slack (VIOLATED) :        -4.809ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.750ns  (logic 7.436ns (50.414%)  route 7.314ns (49.586%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.775 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[3]
                         net (fo=1, routed)           0.426    13.201    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[7]
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.306    13.507 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_5/O
                         net (fo=1, routed)           0.291    13.798    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_5_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124    13.922 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_1/O
                         net (fo=1, routed)           0.000    13.922    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][15]
    SLICE_X4Y88          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.600     8.580    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X4Y88          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/C
                         clock pessimism              0.576     9.156    
                         clock uncertainty           -0.074     9.082    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.031     9.113    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                 -4.809    

Slack (VIOLATED) :        -4.808ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.645ns  (logic 7.228ns (49.356%)  route 7.417ns (50.644%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.818     7.255    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[8])
                                                      3.656    10.911 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2/P[8]
                         net (fo=2, routed)           0.677    11.588    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out19_in[0]
    SLICE_X11Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.114 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.114    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.353 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.775    13.128    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out010_out[6]
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.302    13.430 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_2/O
                         net (fo=1, routed)           0.263    13.693    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_2_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_1/O
                         net (fo=1, routed)           0.000    13.817    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][6]
    SLICE_X13Y80         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.513     8.493    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y80         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/C
                         clock pessimism              0.559     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X13Y80         FDRE (Setup_fdre_C_D)        0.031     9.009    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                 -4.808    

Slack (VIOLATED) :        -4.807ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.747ns  (logic 7.454ns (50.547%)  route 7.293ns (49.453%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.796 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.408    13.205    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[5]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.303    13.508 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_3/O
                         net (fo=1, routed)           0.287    13.795    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124    13.919 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_1/O
                         net (fo=1, routed)           0.000    13.919    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][13]
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.598     8.578    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/C
                         clock pessimism              0.576     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.032     9.112    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                 -4.807    

Slack (VIOLATED) :        -4.793ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.725ns  (logic 7.338ns (49.833%)  route 7.387ns (50.167%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.684 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[0]
                         net (fo=1, routed)           0.641    13.326    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[4]
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.299    13.625 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_3/O
                         net (fo=1, routed)           0.149    13.774    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_3_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_1/O
                         net (fo=1, routed)           0.000    13.898    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][12]
    SLICE_X7Y79          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.592     8.572    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y79          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/C
                         clock pessimism              0.576     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)        0.031     9.105    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                 -4.793    

Slack (VIOLATED) :        -4.766ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.660ns  (logic 7.231ns (49.323%)  route 7.429ns (50.677%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[9])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[9]
                         net (fo=2, routed)           0.870    11.774    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.898 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_12/O
                         net (fo=1, routed)           0.000    11.898    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_12_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.538 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.541    13.079    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[3]
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.306    13.385 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_4/O
                         net (fo=1, routed)           0.324    13.709    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.833 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_1/O
                         net (fo=1, routed)           0.000    13.833    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][11]
    SLICE_X10Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.521     8.501    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X10Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.081     9.067    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                 -4.766    

Slack (VIOLATED) :        -4.765ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.609ns  (logic 7.725ns (52.879%)  route 6.884ns (47.121%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          0.918     0.547    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.671 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153/O
                         net (fo=1, routed)           0.727     1.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     1.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124/O
                         net (fo=1, routed)           0.000     1.522    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.035 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.035    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.358 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[1]
                         net (fo=4, routed)           0.708     3.066    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[2][1]
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.306     3.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.495     3.867    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.463 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27/O[3]
                         net (fo=11, routed)          0.992     5.456    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27_n_4
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.306     5.762 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O
                         net (fo=3, routed)           0.637     6.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.770     7.293    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.949 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.888    11.836    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X12Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.960 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9/O
                         net (fo=1, routed)           0.000    11.960    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.493 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.493    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.732 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_5/O[2]
                         net (fo=1, routed)           0.748    13.480    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[6]
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.301    13.781 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[22]_i_1/O
                         net (fo=1, routed)           0.000    13.781    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][22]
    SLICE_X11Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.522     8.502    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029     9.016    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                 -4.765    

Slack (VIOLATED) :        -4.748ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.687ns  (logic 7.358ns (50.099%)  route 7.329ns (49.901%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.701 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[2]
                         net (fo=1, routed)           0.449    13.151    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[6]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.302    13.453 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_3/O
                         net (fo=1, routed)           0.282    13.735    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124    13.859 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_1/O
                         net (fo=1, routed)           0.000    13.859    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][14]
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.598     8.578    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/C
                         clock pessimism              0.576     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.031     9.111    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                 -4.748    

Slack (VIOLATED) :        -4.677ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.566ns  (logic 7.306ns (50.159%)  route 7.260ns (49.841%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.818     7.255    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[8])
                                                      3.656    10.911 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2/P[8]
                         net (fo=2, routed)           0.677    11.588    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out19_in[0]
    SLICE_X11Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.114 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.114    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.427 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.302    12.729    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out010_out[7]
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.306    13.035 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[7]_i_2/O
                         net (fo=1, routed)           0.579    13.614    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[7]_i_2_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[7]_i_1/O
                         net (fo=1, routed)           0.000    13.738    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][7]
    SLICE_X8Y85          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.519     8.499    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y85          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.077     9.061    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 -4.677    

Slack (VIOLATED) :        -4.644ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.536ns  (logic 7.814ns (53.758%)  route 6.722ns (46.242%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          0.918     0.547    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.671 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153/O
                         net (fo=1, routed)           0.727     1.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     1.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124/O
                         net (fo=1, routed)           0.000     1.522    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.035 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.035    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.358 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[1]
                         net (fo=4, routed)           0.708     3.066    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[2][1]
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.306     3.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.495     3.867    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.463 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27/O[3]
                         net (fo=11, routed)          0.992     5.456    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27_n_4
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.306     5.762 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O
                         net (fo=3, routed)           0.637     6.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.770     7.293    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.949 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.888    11.836    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X12Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.960 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9/O
                         net (fo=1, routed)           0.000    11.960    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.493 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.493    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.816 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_5/O[1]
                         net (fo=1, routed)           0.585    13.402    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[5]
    SLICE_X10Y85         LUT6 (Prop_lut6_I2_O)        0.306    13.708 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[21]_i_1/O
                         net (fo=1, routed)           0.000    13.708    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][21]
    SLICE_X10Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.522     8.502    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X10Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.077     9.064    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                 -4.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.561    -0.603    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X51Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.406    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X51Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.830    -0.843    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X51Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.075    -0.528    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_reg/Q
                         net (fo=1, routed)           0.056    -0.404    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC
    SLICE_X53Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/C
                         clock pessimism              0.239    -0.601    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.075    -0.526    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.395    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X52Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.075    -0.526    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X68Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/sync[1]
    SLICE_X68Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.834    -0.839    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X68Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X68Y84         FDRE (Hold_fdre_C_D)         0.075    -0.525    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.407    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[8]
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.022    -0.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.410    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[7]
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.019    -0.568    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.557    -0.607    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y74         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.064    -0.415    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[28]
    SLICE_X37Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.825    -0.848    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X37Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.019    -0.575    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.559    -0.605    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X60Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/sync[1]
    SLICE_X60Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.828    -0.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X60Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.060    -0.545    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X54Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.381    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/sync[1]
    SLICE_X54Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X54Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.060    -0.541    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.566    -0.598    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.378    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X58Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.837    -0.836    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.598    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.060    -0.538    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y77     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y77     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y75     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y76     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y88     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_30_30/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y88     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_30_30/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y88     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_31_31/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y88     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_31_31/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y79      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y79      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y79      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y79      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y87      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_128_191_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y87      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_128_191_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y84      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y84      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y84      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y84      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y87      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y87      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y87      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y87      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y76      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y76      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_21_23/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.112ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.507ns  (logic 1.148ns (32.732%)  route 2.359ns (67.268%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 36.708 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.746    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.842 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.624    20.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X60Y87         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.524    20.991 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           1.013    22.004    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.128 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.842    22.970    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.152    23.122 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_2/O
                         net (fo=1, routed)           0.504    23.626    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_2_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I1_O)        0.348    23.974 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.974    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1_n_0
    SLICE_X57Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.501    36.708    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X57Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
                         clock pessimism              0.382    37.090    
                         clock uncertainty           -0.035    37.055    
    SLICE_X57Y91         FDCE (Setup_fdce_C_D)        0.031    37.086    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                         -23.974    
  -------------------------------------------------------------------
                         slack                                 13.112    

Slack (MET) :             13.213ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.406ns  (logic 0.896ns (26.303%)  route 2.510ns (73.697%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 36.708 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.746    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.842 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.624    20.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X60Y87         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.524    20.991 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           1.013    22.004    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.128 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.842    22.970    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]_0
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.124    23.094 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_2/O
                         net (fo=1, routed)           0.655    23.749    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_2_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I1_O)        0.124    23.873 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    23.873    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1_n_0
    SLICE_X57Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.501    36.708    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X57Y91         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/C
                         clock pessimism              0.382    37.090    
                         clock uncertainty           -0.035    37.055    
    SLICE_X57Y91         FDCE (Setup_fdce_C_D)        0.031    37.086    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                         -23.873    
  -------------------------------------------------------------------
                         slack                                 13.213    

Slack (MET) :             13.309ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.241ns  (logic 0.772ns (23.819%)  route 2.469ns (76.181%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.713 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.746    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.842 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.624    20.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X60Y87         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.524    20.991 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           1.013    22.004    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.128 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.456    23.584    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y89         LUT6 (Prop_lut6_I5_O)        0.124    23.708 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.708    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1_n_0
    SLICE_X51Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.506    36.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.310    37.023    
                         clock uncertainty           -0.035    36.988    
    SLICE_X51Y89         FDCE (Setup_fdce_C_D)        0.029    37.017    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -23.708    
  -------------------------------------------------------------------
                         slack                                 13.309    

Slack (MET) :             13.459ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.174ns  (logic 0.800ns (25.205%)  route 2.374ns (74.795%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.706 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.746    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.842 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.624    20.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X60Y87         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.524    20.991 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           1.013    22.004    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.128 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.361    23.489    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.152    23.641 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.641    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1_n_0
    SLICE_X53Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.499    36.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.382    37.088    
                         clock uncertainty           -0.035    37.053    
    SLICE_X53Y89         FDCE (Setup_fdce_C_D)        0.047    37.100    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.100    
                         arrival time                         -23.641    
  -------------------------------------------------------------------
                         slack                                 13.459    

Slack (MET) :             13.536ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.016ns  (logic 0.772ns (25.596%)  route 2.244ns (74.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.713 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.746    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.842 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.624    20.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X60Y87         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.524    20.991 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           1.013    22.004    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.128 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.231    23.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y89         LUT3 (Prop_lut3_I2_O)        0.124    23.483 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.483    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1_n_0
    SLICE_X51Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.506    36.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.310    37.023    
                         clock uncertainty           -0.035    36.988    
    SLICE_X51Y89         FDCE (Setup_fdce_C_D)        0.031    37.019    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                         -23.483    
  -------------------------------------------------------------------
                         slack                                 13.536    

Slack (MET) :             13.554ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.042ns  (logic 0.798ns (26.232%)  route 2.244ns (73.768%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.713 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.746    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.842 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.624    20.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X60Y87         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.524    20.991 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           1.013    22.004    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.128 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.231    23.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y89         LUT4 (Prop_lut4_I3_O)        0.150    23.509 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.509    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1_n_0
    SLICE_X51Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.506    36.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.310    37.023    
                         clock uncertainty           -0.035    36.988    
    SLICE_X51Y89         FDCE (Setup_fdce_C_D)        0.075    37.063    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.063    
                         arrival time                         -23.509    
  -------------------------------------------------------------------
                         slack                                 13.554    

Slack (MET) :             13.817ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.801ns  (logic 0.772ns (27.566%)  route 2.029ns (72.434%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.706 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.746    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.842 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.624    20.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X60Y87         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.524    20.991 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           1.013    22.004    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.128 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.015    23.143    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y89         LUT4 (Prop_lut4_I3_O)        0.124    23.267 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.267    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1_n_0
    SLICE_X53Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.499    36.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.382    37.088    
                         clock uncertainty           -0.035    37.053    
    SLICE_X53Y89         FDCE (Setup_fdce_C_D)        0.031    37.084    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.084    
                         arrival time                         -23.267    
  -------------------------------------------------------------------
                         slack                                 13.817    

Slack (MET) :             13.832ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.830ns  (logic 0.801ns (28.309%)  route 2.029ns (71.691%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.706 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.746    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.842 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.624    20.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X60Y87         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.524    20.991 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           1.013    22.004    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.128 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.015    23.143    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y89         LUT5 (Prop_lut5_I4_O)        0.153    23.296 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.296    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1_n_0
    SLICE_X53Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.499    36.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.382    37.088    
                         clock uncertainty           -0.035    37.053    
    SLICE_X53Y89         FDCE (Setup_fdce_C_D)        0.075    37.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                         -23.296    
  -------------------------------------------------------------------
                         slack                                 13.832    

Slack (MET) :             13.859ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.808ns  (logic 0.772ns (27.495%)  route 2.036ns (72.505%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.706 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.746    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.842 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.624    20.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X60Y87         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.524    20.991 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           1.013    22.004    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.128 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.022    23.150    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X54Y89         LUT3 (Prop_lut3_I2_O)        0.124    23.274 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.274    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_i_1_n_0
    SLICE_X54Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.499    36.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
                         clock pessimism              0.382    37.088    
                         clock uncertainty           -0.035    37.053    
    SLICE_X54Y89         FDCE (Setup_fdce_C_D)        0.081    37.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -23.274    
  -------------------------------------------------------------------
                         slack                                 13.859    

Slack (MET) :             13.870ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.834ns  (logic 0.798ns (28.160%)  route 2.036ns (71.840%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 36.706 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.746    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.842 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.624    20.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X60Y87         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.524    20.991 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           1.013    22.004    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.124    22.128 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          1.022    23.150    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X54Y89         LUT3 (Prop_lut3_I2_O)        0.150    23.300 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.300    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1_n_0
    SLICE_X54Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         1.499    36.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.382    37.088    
                         clock uncertainty           -0.035    37.053    
    SLICE_X54Y89         FDCE (Setup_fdce_C_D)        0.118    37.171    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.171    
                         arrival time                         -23.300    
  -------------------------------------------------------------------
                         slack                                 13.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.563     1.424    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X57Y95         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.565 r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.110     1.675    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[25]
    SLICE_X56Y94         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.833     1.829    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X56Y94         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.389     1.440    
    SLICE_X56Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.908%)  route 0.267ns (56.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.560     1.421    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.164     1.585 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/Q
                         net (fo=41, routed)          0.267     1.852    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/A1
    SLICE_X51Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.897 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1_n_0
    SLICE_X51Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.831     1.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism             -0.140     1.687    
    SLICE_X51Y89         FDCE (Hold_fdce_C_D)         0.091     1.778    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.563     1.424    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X48Y91         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.054     1.619    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X49Y91         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.834     1.830    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y91         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[0]/C
                         clock pessimism             -0.393     1.437    
    SLICE_X49Y91         FDCE (Hold_fdce_C_D)         0.046     1.483    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.597%)  route 0.117ns (45.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.562     1.423    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Dbg_Clk
    SLICE_X51Y91         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141     1.564 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.117     1.682    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep_n_0
    SLICE_X49Y91         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.834     1.830    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y91         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/C
                         clock pessimism             -0.369     1.461    
    SLICE_X49Y91         FDCE (Hold_fdce_C_D)         0.072     1.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.322%)  route 0.119ns (45.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.562     1.423    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Dbg_Clk
    SLICE_X51Y91         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141     1.564 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.119     1.683    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock_n_0
    SLICE_X49Y91         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.834     1.830    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y91         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/C
                         clock pessimism             -0.369     1.461    
    SLICE_X49Y91         FDCE (Hold_fdce_C_D)         0.070     1.531    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.563     1.424    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Dbg_Clk
    SLICE_X48Y91         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.128     1.552 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.059     1.611    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit_n_2
    SLICE_X49Y91         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.834     1.830    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y91         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]/C
                         clock pessimism             -0.393     1.437    
    SLICE_X49Y91         FDCE (Hold_fdce_C_D)         0.022     1.459    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[12].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.564     1.425    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[12].sync_bit/Dbg_Clk
    SLICE_X48Y94         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[12].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[12].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.102     1.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit_n_12
    SLICE_X47Y94         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.835     1.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y94         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[12]/C
                         clock pessimism             -0.390     1.441    
    SLICE_X47Y94         FDCE (Hold_fdce_C_D)         0.070     1.511    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.793%)  route 0.131ns (48.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.554     1.415    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y76         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.141     1.556 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.131     1.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[27]
    SLICE_X63Y76         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.822     1.818    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y76         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.369     1.449    
    SLICE_X63Y76         FDCE (Hold_fdce_C_D)         0.071     1.520    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.962%)  route 0.141ns (43.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.562     1.423    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X57Y92         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     1.564 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[13]/Q
                         net (fo=2, routed)           0.141     1.705    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg_n_0_[13]
    SLICE_X58Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.750 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[13]_i_1/O
                         net (fo=1, routed)           0.000     1.750    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[13]_i_1_n_0
    SLICE_X58Y92         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.834     1.830    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[2]
    SLICE_X58Y92         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[13]/C
                         clock pessimism             -0.369     1.461    
    SLICE_X58Y92         FDCE (Hold_fdce_C_D)         0.121     1.582    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.563     1.424    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X57Y94         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDPE (Prop_fdpe_C_Q)         0.128     1.552 r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.668    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[30]
    SLICE_X56Y94         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=266, routed)         0.833     1.829    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]_0
    SLICE_X56Y94         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.392     1.437    
    SLICE_X56Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.499    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X56Y90   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y94   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y94   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[11]_MDM_Core_I1_Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X56Y90   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X57Y95   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X56Y95   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y94   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[27]_MDM_Core_I1_Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X57Y94   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X57Y94   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y88   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y88   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y88   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y88   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y88   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y88   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y88   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y88   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y79   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y83   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y76   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y76   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y94   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y94   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y94   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y94   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y94   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y94   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X58Y87   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X58Y87   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.547ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.881ns  (logic 1.257ns (25.753%)  route 3.624ns (74.247%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.830 - 33.333 ) 
    Source Clock Delay      (SCD):    3.954ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.626    20.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.484    21.104 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=11, routed)          1.130    22.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.321    22.556 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.748    23.304    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.328    23.632 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.282    23.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.124    24.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.464    25.501    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.495    36.830    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.423    37.253    
                         clock uncertainty           -0.035    37.217    
    SLICE_X60Y80         FDCE (Setup_fdce_C_CE)      -0.169    37.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.048    
                         arrival time                         -25.501    
  -------------------------------------------------------------------
                         slack                                 11.547    

Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.740ns  (logic 1.257ns (26.518%)  route 3.483ns (73.482%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 36.831 - 33.333 ) 
    Source Clock Delay      (SCD):    3.954ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.626    20.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.484    21.104 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=11, routed)          1.130    22.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.321    22.556 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.748    23.304    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.328    23.632 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.282    23.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.124    24.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.323    25.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y81         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.496    36.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y81         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.423    37.254    
                         clock uncertainty           -0.035    37.218    
    SLICE_X61Y81         FDCE (Setup_fdce_C_CE)      -0.205    37.013    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.013    
                         arrival time                         -25.360    
  -------------------------------------------------------------------
                         slack                                 11.653    

Slack (MET) :             11.738ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.641ns  (logic 1.269ns (27.345%)  route 3.372ns (72.655%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 36.834 - 33.333 ) 
    Source Clock Delay      (SCD):    3.954ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.626    20.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.484    21.104 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=11, routed)          1.016    22.120    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]
    SLICE_X58Y91         LUT3 (Prop_lut3_I2_O)        0.330    22.450 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=10, routed)          1.221    23.671    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.331    24.002 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.655    24.658    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3_n_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I2_O)        0.124    24.782 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.479    25.261    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X55Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.499    36.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.406    37.240    
                         clock uncertainty           -0.035    37.204    
    SLICE_X55Y89         FDCE (Setup_fdce_C_CE)      -0.205    36.999    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                         -25.261    
  -------------------------------------------------------------------
                         slack                                 11.738    

Slack (MET) :             11.738ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.641ns  (logic 1.269ns (27.345%)  route 3.372ns (72.655%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 36.834 - 33.333 ) 
    Source Clock Delay      (SCD):    3.954ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.626    20.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.484    21.104 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=11, routed)          1.016    22.120    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]
    SLICE_X58Y91         LUT3 (Prop_lut3_I2_O)        0.330    22.450 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=10, routed)          1.221    23.671    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.331    24.002 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.655    24.658    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3_n_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I2_O)        0.124    24.782 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.479    25.261    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X55Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.499    36.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y89         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
                         clock pessimism              0.406    37.240    
                         clock uncertainty           -0.035    37.204    
    SLICE_X55Y89         FDCE (Setup_fdce_C_CE)      -0.205    36.999    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                         -25.261    
  -------------------------------------------------------------------
                         slack                                 11.738    

Slack (MET) :             11.803ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.567ns  (logic 1.257ns (27.524%)  route 3.310ns (72.476%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 36.825 - 33.333 ) 
    Source Clock Delay      (SCD):    3.954ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.626    20.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.484    21.104 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=11, routed)          1.130    22.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.321    22.556 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.748    23.304    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.328    23.632 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.282    23.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.124    24.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.150    25.187    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.490    36.825    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.406    37.231    
                         clock uncertainty           -0.035    37.195    
    SLICE_X52Y80         FDCE (Setup_fdce_C_CE)      -0.205    36.990    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.990    
                         arrival time                         -25.187    
  -------------------------------------------------------------------
                         slack                                 11.803    

Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.589ns  (logic 1.257ns (27.392%)  route 3.332ns (72.608%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 36.834 - 33.333 ) 
    Source Clock Delay      (SCD):    3.954ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.626    20.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.484    21.104 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=11, routed)          1.130    22.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.321    22.556 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.748    23.304    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.328    23.632 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.282    23.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.124    24.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.172    25.209    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y83         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.499    36.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y83         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.423    37.257    
                         clock uncertainty           -0.035    37.221    
    SLICE_X61Y83         FDCE (Setup_fdce_C_CE)      -0.205    37.016    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.016    
                         arrival time                         -25.209    
  -------------------------------------------------------------------
                         slack                                 11.807    

Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.589ns  (logic 1.257ns (27.392%)  route 3.332ns (72.608%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 36.834 - 33.333 ) 
    Source Clock Delay      (SCD):    3.954ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.626    20.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.484    21.104 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=11, routed)          1.130    22.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.321    22.556 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.748    23.304    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.328    23.632 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.282    23.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.124    24.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.172    25.209    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y83         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.499    36.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y83         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.423    37.257    
                         clock uncertainty           -0.035    37.221    
    SLICE_X61Y83         FDCE (Setup_fdce_C_CE)      -0.205    37.016    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.016    
                         arrival time                         -25.209    
  -------------------------------------------------------------------
                         slack                                 11.807    

Slack (MET) :             11.959ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.438ns  (logic 1.257ns (28.322%)  route 3.181ns (71.678%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 36.835 - 33.333 ) 
    Source Clock Delay      (SCD):    3.954ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.626    20.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.484    21.104 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=11, routed)          1.130    22.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.321    22.556 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.748    23.304    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.328    23.632 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.282    23.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.124    24.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.021    25.058    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y84         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.500    36.835    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y84         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.423    37.258    
                         clock uncertainty           -0.035    37.222    
    SLICE_X61Y84         FDCE (Setup_fdce_C_CE)      -0.205    37.017    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -25.058    
  -------------------------------------------------------------------
                         slack                                 11.959    

Slack (MET) :             12.147ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.287ns  (logic 1.257ns (29.318%)  route 3.030ns (70.682%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 36.836 - 33.333 ) 
    Source Clock Delay      (SCD):    3.954ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.626    20.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.484    21.104 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=11, routed)          1.130    22.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.321    22.556 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.748    23.304    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.328    23.632 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.282    23.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.124    24.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.870    24.908    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y85         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.501    36.836    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y85         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.423    37.259    
                         clock uncertainty           -0.035    37.223    
    SLICE_X60Y85         FDCE (Setup_fdce_C_CE)      -0.169    37.054    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.054    
                         arrival time                         -24.908    
  -------------------------------------------------------------------
                         slack                                 12.147    

Slack (MET) :             12.304ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.075ns  (logic 1.257ns (30.844%)  route 2.818ns (69.156%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 36.834 - 33.333 ) 
    Source Clock Delay      (SCD):    3.954ns = ( 20.620 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.626    20.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.484    21.104 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=11, routed)          1.130    22.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.321    22.556 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=9, routed)           0.748    23.304    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.328    23.632 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3/O
                         net (fo=1, routed)           0.282    23.914    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.124    24.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.658    24.696    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y90         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.499    36.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y90         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.406    37.240    
                         clock uncertainty           -0.035    37.204    
    SLICE_X53Y90         FDCE (Setup_fdce_C_CE)      -0.205    36.999    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                         -24.696    
  -------------------------------------------------------------------
                         slack                                 12.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.484    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X58Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.868 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.868    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1_n_0
    SLICE_X58Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.835     1.900    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y93         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.416     1.484    
    SLICE_X58Y93         FDCE (Hold_fdce_C_D)         0.120     1.604    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.370ns  (logic 0.191ns (51.565%)  route 0.179ns (48.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 18.148 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.562    18.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y88         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.146    18.294 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=24, routed)          0.179    18.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.045    18.519 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=2, routed)           0.000    18.519    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X61Y88         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.833    18.564    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y88         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.416    18.148    
    SLICE_X61Y88         FDCE (Hold_fdce_C_D)         0.098    18.246    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.246    
                         arrival time                          18.519    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.224ns (49.057%)  route 0.233ns (50.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.482    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.128     1.610 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.233     1.843    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.096     1.939 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.939    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_0
    SLICE_X57Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.832     1.897    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.415     1.482    
    SLICE_X57Y90         FDCE (Hold_fdce_C_D)         0.107     1.589    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.114%)  route 0.290ns (60.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.482    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.290     1.912    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.957 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.957    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1_n_0
    SLICE_X57Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.832     1.897    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X57Y90         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.415     1.482    
    SLICE_X57Y90         FDCE (Hold_fdce_C_D)         0.091     1.573    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.564ns  (logic 0.191ns (33.854%)  route 0.373ns (66.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 18.146 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.560    18.146    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.146    18.292 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.203    18.496    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X59Y87         LUT5 (Prop_lut5_I1_O)        0.045    18.541 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.170    18.711    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X60Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.833    18.564    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.400    18.164    
    SLICE_X60Y89         FDCE (Hold_fdce_C_CE)       -0.012    18.152    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.152    
                         arrival time                          18.711    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.581ns  (logic 0.191ns (32.898%)  route 0.390ns (67.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 18.146 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.560    18.146    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.146    18.292 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.203    18.496    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X59Y87         LUT5 (Prop_lut5_I1_O)        0.045    18.541 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.727    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.833    18.564    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.400    18.164    
    SLICE_X58Y89         FDCE (Hold_fdce_C_CE)       -0.012    18.152    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.152    
                         arrival time                          18.727    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.581ns  (logic 0.191ns (32.898%)  route 0.390ns (67.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 18.146 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.560    18.146    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.146    18.292 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.203    18.496    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X59Y87         LUT5 (Prop_lut5_I1_O)        0.045    18.541 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.727    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.833    18.564    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.400    18.164    
    SLICE_X58Y89         FDCE (Hold_fdce_C_CE)       -0.012    18.152    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.152    
                         arrival time                          18.727    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.581ns  (logic 0.191ns (32.898%)  route 0.390ns (67.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 18.146 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.560    18.146    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.146    18.292 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.203    18.496    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X59Y87         LUT5 (Prop_lut5_I1_O)        0.045    18.541 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.727    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.833    18.564    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.400    18.164    
    SLICE_X58Y89         FDCE (Hold_fdce_C_CE)       -0.012    18.152    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.152    
                         arrival time                          18.727    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.581ns  (logic 0.191ns (32.898%)  route 0.390ns (67.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 18.146 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.560    18.146    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.146    18.292 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.203    18.496    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X59Y87         LUT5 (Prop_lut5_I1_O)        0.045    18.541 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.727    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.833    18.564    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.400    18.164    
    SLICE_X58Y89         FDCE (Hold_fdce_C_CE)       -0.012    18.152    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.152    
                         arrival time                          18.727    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.581ns  (logic 0.191ns (32.898%)  route 0.390ns (67.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 18.146 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.560    18.146    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.146    18.292 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.203    18.496    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X59Y87         LUT5 (Prop_lut5_I1_O)        0.045    18.541 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.186    18.727    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.833    18.564    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y89         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.400    18.164    
    SLICE_X58Y89         FDCE (Hold_fdce_C_CE)       -0.012    18.152    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.152    
                         arrival time                          18.727    
  -------------------------------------------------------------------
                         slack                                  0.575    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X57Y90   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y93   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y89   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y80   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y80   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y90   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y93   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y89   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y89   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y90   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y88   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y89   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_rtl }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :           24  Failing Endpoints,  Worst Slack       -4.990ns,  Total Violation     -109.408ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.990ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.835ns  (logic 7.306ns (49.248%)  route 7.529ns (50.752%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.801     7.238    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[15]_P[8])
                                                      3.656    10.894 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4/P[8]
                         net (fo=2, routed)           0.677    11.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out115_in[0]
    SLICE_X11Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.097 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.097    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_5_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.410 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_9/O[3]
                         net (fo=1, routed)           0.592    13.002    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out016_out[7]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.306    13.308 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_3/O
                         net (fo=1, routed)           0.575    13.884    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.008 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_2/O
                         net (fo=1, routed)           0.000    14.008    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][23]
    SLICE_X11Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.521     8.501    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.987    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.031     9.018    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 -4.990    

Slack (VIOLATED) :        -4.808ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.750ns  (logic 7.436ns (50.414%)  route 7.314ns (49.586%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.775 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[3]
                         net (fo=1, routed)           0.426    13.201    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[7]
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.306    13.507 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_5/O
                         net (fo=1, routed)           0.291    13.798    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_5_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124    13.922 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_1/O
                         net (fo=1, routed)           0.000    13.922    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][15]
    SLICE_X4Y88          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.600     8.580    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X4Y88          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/C
                         clock pessimism              0.576     9.156    
                         clock uncertainty           -0.074     9.083    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.031     9.114    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                 -4.808    

Slack (VIOLATED) :        -4.807ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.645ns  (logic 7.228ns (49.356%)  route 7.417ns (50.644%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.818     7.255    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[8])
                                                      3.656    10.911 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2/P[8]
                         net (fo=2, routed)           0.677    11.588    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out19_in[0]
    SLICE_X11Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.114 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.114    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.353 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.775    13.128    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out010_out[6]
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.302    13.430 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_2/O
                         net (fo=1, routed)           0.263    13.693    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_2_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_1/O
                         net (fo=1, routed)           0.000    13.817    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][6]
    SLICE_X13Y80         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.513     8.493    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y80         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/C
                         clock pessimism              0.559     9.052    
                         clock uncertainty           -0.074     8.979    
    SLICE_X13Y80         FDRE (Setup_fdre_C_D)        0.031     9.010    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                 -4.807    

Slack (VIOLATED) :        -4.806ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.747ns  (logic 7.454ns (50.547%)  route 7.293ns (49.453%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.796 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.408    13.205    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[5]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.303    13.508 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_3/O
                         net (fo=1, routed)           0.287    13.795    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124    13.919 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_1/O
                         net (fo=1, routed)           0.000    13.919    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][13]
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.598     8.578    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/C
                         clock pessimism              0.576     9.154    
                         clock uncertainty           -0.074     9.081    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.032     9.113    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                 -4.806    

Slack (VIOLATED) :        -4.792ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.725ns  (logic 7.338ns (49.833%)  route 7.387ns (50.167%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.684 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[0]
                         net (fo=1, routed)           0.641    13.326    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[4]
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.299    13.625 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_3/O
                         net (fo=1, routed)           0.149    13.774    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_3_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_1/O
                         net (fo=1, routed)           0.000    13.898    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][12]
    SLICE_X7Y79          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.592     8.572    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y79          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/C
                         clock pessimism              0.576     9.148    
                         clock uncertainty           -0.074     9.075    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)        0.031     9.106    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                 -4.792    

Slack (VIOLATED) :        -4.765ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.660ns  (logic 7.231ns (49.323%)  route 7.429ns (50.677%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[9])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[9]
                         net (fo=2, routed)           0.870    11.774    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.898 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_12/O
                         net (fo=1, routed)           0.000    11.898    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_12_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.538 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.541    13.079    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[3]
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.306    13.385 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_4/O
                         net (fo=1, routed)           0.324    13.709    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.833 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_1/O
                         net (fo=1, routed)           0.000    13.833    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][11]
    SLICE_X10Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.521     8.501    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X10Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.987    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.081     9.068    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                 -4.765    

Slack (VIOLATED) :        -4.764ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.609ns  (logic 7.725ns (52.879%)  route 6.884ns (47.121%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          0.918     0.547    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.671 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153/O
                         net (fo=1, routed)           0.727     1.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     1.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124/O
                         net (fo=1, routed)           0.000     1.522    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.035 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.035    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.358 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[1]
                         net (fo=4, routed)           0.708     3.066    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[2][1]
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.306     3.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.495     3.867    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.463 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27/O[3]
                         net (fo=11, routed)          0.992     5.456    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27_n_4
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.306     5.762 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O
                         net (fo=3, routed)           0.637     6.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.770     7.293    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.949 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.888    11.836    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X12Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.960 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9/O
                         net (fo=1, routed)           0.000    11.960    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.493 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.493    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.732 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_5/O[2]
                         net (fo=1, routed)           0.748    13.480    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[6]
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.301    13.781 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[22]_i_1/O
                         net (fo=1, routed)           0.000    13.781    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][22]
    SLICE_X11Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.522     8.502    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029     9.017    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                 -4.764    

Slack (VIOLATED) :        -4.747ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.687ns  (logic 7.358ns (50.099%)  route 7.329ns (49.901%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.701 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[2]
                         net (fo=1, routed)           0.449    13.151    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[6]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.302    13.453 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_3/O
                         net (fo=1, routed)           0.282    13.735    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124    13.859 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_1/O
                         net (fo=1, routed)           0.000    13.859    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][14]
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.598     8.578    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/C
                         clock pessimism              0.576     9.154    
                         clock uncertainty           -0.074     9.081    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.031     9.112    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                 -4.747    

Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.566ns  (logic 7.306ns (50.159%)  route 7.260ns (49.841%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.818     7.255    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[8])
                                                      3.656    10.911 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2/P[8]
                         net (fo=2, routed)           0.677    11.588    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out19_in[0]
    SLICE_X11Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.114 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.114    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.427 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.302    12.729    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out010_out[7]
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.306    13.035 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[7]_i_2/O
                         net (fo=1, routed)           0.579    13.614    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[7]_i_2_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[7]_i_1/O
                         net (fo=1, routed)           0.000    13.738    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][7]
    SLICE_X8Y85          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.519     8.499    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y85          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.077     9.062    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]
  -------------------------------------------------------------------
                         required time                          9.062    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.643ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.536ns  (logic 7.814ns (53.758%)  route 6.722ns (46.242%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          0.918     0.547    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.671 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153/O
                         net (fo=1, routed)           0.727     1.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     1.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124/O
                         net (fo=1, routed)           0.000     1.522    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.035 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.035    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.358 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[1]
                         net (fo=4, routed)           0.708     3.066    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[2][1]
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.306     3.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.495     3.867    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.463 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27/O[3]
                         net (fo=11, routed)          0.992     5.456    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27_n_4
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.306     5.762 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O
                         net (fo=3, routed)           0.637     6.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.770     7.293    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.949 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.888    11.836    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X12Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.960 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9/O
                         net (fo=1, routed)           0.000    11.960    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.493 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.493    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.816 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_5/O[1]
                         net (fo=1, routed)           0.585    13.402    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[5]
    SLICE_X10Y85         LUT6 (Prop_lut6_I2_O)        0.306    13.708 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[21]_i_1/O
                         net (fo=1, routed)           0.000    13.708    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][21]
    SLICE_X10Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.522     8.502    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X10Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.077     9.065    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]
  -------------------------------------------------------------------
                         required time                          9.065    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                 -4.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.561    -0.603    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X51Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.406    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X51Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.830    -0.843    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X51Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.075    -0.528    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_reg/Q
                         net (fo=1, routed)           0.056    -0.404    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC
    SLICE_X53Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/C
                         clock pessimism              0.239    -0.601    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.075    -0.526    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.395    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X52Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.075    -0.526    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X68Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/sync[1]
    SLICE_X68Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.834    -0.839    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X68Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X68Y84         FDRE (Hold_fdre_C_D)         0.075    -0.525    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.407    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[8]
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.022    -0.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.410    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[7]
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.019    -0.568    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.557    -0.607    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y74         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.064    -0.415    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[28]
    SLICE_X37Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.825    -0.848    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X37Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.019    -0.575    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.559    -0.605    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X60Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/sync[1]
    SLICE_X60Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.828    -0.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X60Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.060    -0.545    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X54Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.381    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/sync[1]
    SLICE_X54Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X54Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.060    -0.541    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.566    -0.598    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.378    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X58Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.837    -0.836    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.598    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.060    -0.538    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y77     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y77     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y75     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y76     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y88     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_30_30/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y88     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_30_30/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y88     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_31_31/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y88     design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_31_31/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y79      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y79      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y79      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y79      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y87      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_128_191_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y87      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_128_191_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y84      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y84      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y84      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y84      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y87      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y87      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y87      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y87      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y76      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y76      design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg_0_63_21_23/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0_1
  To Clock:  clkfbout_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :           24  Failing Endpoints,  Worst Slack       -4.991ns,  Total Violation     -109.429ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.991ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.835ns  (logic 7.306ns (49.248%)  route 7.529ns (50.752%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.801     7.238    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[15]_P[8])
                                                      3.656    10.894 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4/P[8]
                         net (fo=2, routed)           0.677    11.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out115_in[0]
    SLICE_X11Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.097 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.097    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_5_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.410 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_9/O[3]
                         net (fo=1, routed)           0.592    13.002    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out016_out[7]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.306    13.308 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_3/O
                         net (fo=1, routed)           0.575    13.884    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.008 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_2/O
                         net (fo=1, routed)           0.000    14.008    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][23]
    SLICE_X11Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.521     8.501    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.031     9.017    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 -4.991    

Slack (VIOLATED) :        -4.809ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.750ns  (logic 7.436ns (50.414%)  route 7.314ns (49.586%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.775 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[3]
                         net (fo=1, routed)           0.426    13.201    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[7]
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.306    13.507 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_5/O
                         net (fo=1, routed)           0.291    13.798    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_5_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124    13.922 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_1/O
                         net (fo=1, routed)           0.000    13.922    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][15]
    SLICE_X4Y88          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.600     8.580    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X4Y88          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/C
                         clock pessimism              0.576     9.156    
                         clock uncertainty           -0.074     9.082    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.031     9.113    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                 -4.809    

Slack (VIOLATED) :        -4.808ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.645ns  (logic 7.228ns (49.356%)  route 7.417ns (50.644%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.818     7.255    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[8])
                                                      3.656    10.911 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2/P[8]
                         net (fo=2, routed)           0.677    11.588    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out19_in[0]
    SLICE_X11Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.114 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.114    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.353 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.775    13.128    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out010_out[6]
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.302    13.430 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_2/O
                         net (fo=1, routed)           0.263    13.693    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_2_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_1/O
                         net (fo=1, routed)           0.000    13.817    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][6]
    SLICE_X13Y80         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.513     8.493    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y80         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/C
                         clock pessimism              0.559     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X13Y80         FDRE (Setup_fdre_C_D)        0.031     9.009    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                 -4.808    

Slack (VIOLATED) :        -4.807ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.747ns  (logic 7.454ns (50.547%)  route 7.293ns (49.453%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.796 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.408    13.205    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[5]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.303    13.508 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_3/O
                         net (fo=1, routed)           0.287    13.795    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124    13.919 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_1/O
                         net (fo=1, routed)           0.000    13.919    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][13]
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.598     8.578    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/C
                         clock pessimism              0.576     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.032     9.112    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                 -4.807    

Slack (VIOLATED) :        -4.793ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.725ns  (logic 7.338ns (49.833%)  route 7.387ns (50.167%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.684 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[0]
                         net (fo=1, routed)           0.641    13.326    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[4]
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.299    13.625 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_3/O
                         net (fo=1, routed)           0.149    13.774    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_3_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_1/O
                         net (fo=1, routed)           0.000    13.898    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][12]
    SLICE_X7Y79          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.592     8.572    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y79          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/C
                         clock pessimism              0.576     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)        0.031     9.105    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                 -4.793    

Slack (VIOLATED) :        -4.766ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.660ns  (logic 7.231ns (49.323%)  route 7.429ns (50.677%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[9])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[9]
                         net (fo=2, routed)           0.870    11.774    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.898 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_12/O
                         net (fo=1, routed)           0.000    11.898    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_12_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.538 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.541    13.079    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[3]
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.306    13.385 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_4/O
                         net (fo=1, routed)           0.324    13.709    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.833 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_1/O
                         net (fo=1, routed)           0.000    13.833    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][11]
    SLICE_X10Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.521     8.501    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X10Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.081     9.067    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                 -4.766    

Slack (VIOLATED) :        -4.765ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.609ns  (logic 7.725ns (52.879%)  route 6.884ns (47.121%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          0.918     0.547    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.671 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153/O
                         net (fo=1, routed)           0.727     1.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     1.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124/O
                         net (fo=1, routed)           0.000     1.522    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.035 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.035    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.358 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[1]
                         net (fo=4, routed)           0.708     3.066    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[2][1]
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.306     3.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.495     3.867    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.463 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27/O[3]
                         net (fo=11, routed)          0.992     5.456    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27_n_4
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.306     5.762 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O
                         net (fo=3, routed)           0.637     6.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.770     7.293    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.949 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.888    11.836    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X12Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.960 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9/O
                         net (fo=1, routed)           0.000    11.960    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.493 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.493    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.732 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_5/O[2]
                         net (fo=1, routed)           0.748    13.480    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[6]
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.301    13.781 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[22]_i_1/O
                         net (fo=1, routed)           0.000    13.781    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][22]
    SLICE_X11Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.522     8.502    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029     9.016    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                 -4.765    

Slack (VIOLATED) :        -4.748ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.687ns  (logic 7.358ns (50.099%)  route 7.329ns (49.901%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.701 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[2]
                         net (fo=1, routed)           0.449    13.151    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[6]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.302    13.453 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_3/O
                         net (fo=1, routed)           0.282    13.735    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124    13.859 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_1/O
                         net (fo=1, routed)           0.000    13.859    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][14]
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.598     8.578    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/C
                         clock pessimism              0.576     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.031     9.111    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                 -4.748    

Slack (VIOLATED) :        -4.677ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.566ns  (logic 7.306ns (50.159%)  route 7.260ns (49.841%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.818     7.255    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[8])
                                                      3.656    10.911 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2/P[8]
                         net (fo=2, routed)           0.677    11.588    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out19_in[0]
    SLICE_X11Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.114 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.114    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.427 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.302    12.729    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out010_out[7]
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.306    13.035 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[7]_i_2/O
                         net (fo=1, routed)           0.579    13.614    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[7]_i_2_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[7]_i_1/O
                         net (fo=1, routed)           0.000    13.738    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][7]
    SLICE_X8Y85          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.519     8.499    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y85          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.077     9.061    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 -4.677    

Slack (VIOLATED) :        -4.644ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.536ns  (logic 7.814ns (53.758%)  route 6.722ns (46.242%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          0.918     0.547    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.671 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153/O
                         net (fo=1, routed)           0.727     1.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     1.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124/O
                         net (fo=1, routed)           0.000     1.522    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.035 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.035    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.358 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[1]
                         net (fo=4, routed)           0.708     3.066    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[2][1]
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.306     3.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.495     3.867    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.463 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27/O[3]
                         net (fo=11, routed)          0.992     5.456    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27_n_4
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.306     5.762 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O
                         net (fo=3, routed)           0.637     6.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.770     7.293    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.949 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.888    11.836    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X12Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.960 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9/O
                         net (fo=1, routed)           0.000    11.960    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.493 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.493    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.816 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_5/O[1]
                         net (fo=1, routed)           0.585    13.402    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[5]
    SLICE_X10Y85         LUT6 (Prop_lut6_I2_O)        0.306    13.708 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[21]_i_1/O
                         net (fo=1, routed)           0.000    13.708    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][21]
    SLICE_X10Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.522     8.502    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X10Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.077     9.064    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                 -4.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.561    -0.603    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X51Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.406    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X51Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.830    -0.843    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X51Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.075    -0.454    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_reg/Q
                         net (fo=1, routed)           0.056    -0.404    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC
    SLICE_X53Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.075    -0.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.395    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X52Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.075    -0.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X68Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/sync[1]
    SLICE_X68Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.834    -0.839    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X68Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X68Y84         FDRE (Hold_fdre_C_D)         0.075    -0.451    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.407    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[8]
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.022    -0.491    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.410    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[7]
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.019    -0.494    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.557    -0.607    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y74         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.064    -0.415    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[28]
    SLICE_X37Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.825    -0.848    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X37Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.019    -0.501    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.559    -0.605    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X60Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/sync[1]
    SLICE_X60Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.828    -0.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X60Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.060    -0.471    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X54Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.381    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/sync[1]
    SLICE_X54Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X54Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.060    -0.467    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.566    -0.598    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.378    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X58Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.837    -0.836    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.060    -0.464    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :           24  Failing Endpoints,  Worst Slack       -4.991ns,  Total Violation     -109.429ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.991ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.835ns  (logic 7.306ns (49.248%)  route 7.529ns (50.752%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.801     7.238    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[15]_P[8])
                                                      3.656    10.894 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4/P[8]
                         net (fo=2, routed)           0.677    11.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out115_in[0]
    SLICE_X11Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.097 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.097    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_5_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.410 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_9/O[3]
                         net (fo=1, routed)           0.592    13.002    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out016_out[7]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.306    13.308 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_3/O
                         net (fo=1, routed)           0.575    13.884    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_3_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.008 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_2/O
                         net (fo=1, routed)           0.000    14.008    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][23]
    SLICE_X11Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.521     8.501    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.031     9.017    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                 -4.991    

Slack (VIOLATED) :        -4.809ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.750ns  (logic 7.436ns (50.414%)  route 7.314ns (49.586%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.775 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[3]
                         net (fo=1, routed)           0.426    13.201    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[7]
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.306    13.507 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_5/O
                         net (fo=1, routed)           0.291    13.798    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_5_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124    13.922 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_1/O
                         net (fo=1, routed)           0.000    13.922    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][15]
    SLICE_X4Y88          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.600     8.580    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X4Y88          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/C
                         clock pessimism              0.576     9.156    
                         clock uncertainty           -0.074     9.082    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.031     9.113    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                 -4.809    

Slack (VIOLATED) :        -4.808ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.645ns  (logic 7.228ns (49.356%)  route 7.417ns (50.644%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.818     7.255    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[8])
                                                      3.656    10.911 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2/P[8]
                         net (fo=2, routed)           0.677    11.588    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out19_in[0]
    SLICE_X11Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.114 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.114    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.353 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.775    13.128    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out010_out[6]
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.302    13.430 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_2/O
                         net (fo=1, routed)           0.263    13.693    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_2_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[6]_i_1/O
                         net (fo=1, routed)           0.000    13.817    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][6]
    SLICE_X13Y80         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.513     8.493    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y80         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]/C
                         clock pessimism              0.559     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X13Y80         FDRE (Setup_fdre_C_D)        0.031     9.009    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[6]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                 -4.808    

Slack (VIOLATED) :        -4.807ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.747ns  (logic 7.454ns (50.547%)  route 7.293ns (49.453%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.796 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[1]
                         net (fo=1, routed)           0.408    13.205    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[5]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.303    13.508 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_3/O
                         net (fo=1, routed)           0.287    13.795    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124    13.919 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_1/O
                         net (fo=1, routed)           0.000    13.919    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][13]
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.598     8.578    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/C
                         clock pessimism              0.576     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.032     9.112    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                 -4.807    

Slack (VIOLATED) :        -4.793ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.725ns  (logic 7.338ns (49.833%)  route 7.387ns (50.167%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.684 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[0]
                         net (fo=1, routed)           0.641    13.326    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[4]
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.299    13.625 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_3/O
                         net (fo=1, routed)           0.149    13.774    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_3_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I3_O)        0.124    13.898 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_1/O
                         net (fo=1, routed)           0.000    13.898    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][12]
    SLICE_X7Y79          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.592     8.572    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y79          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/C
                         clock pessimism              0.576     9.148    
                         clock uncertainty           -0.074     9.074    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)        0.031     9.105    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                 -4.793    

Slack (VIOLATED) :        -4.766ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.660ns  (logic 7.231ns (49.323%)  route 7.429ns (50.677%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[9])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[9]
                         net (fo=2, routed)           0.870    11.774    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.898 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_12/O
                         net (fo=1, routed)           0.000    11.898    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_12_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.538 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.541    13.079    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[3]
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.306    13.385 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_4/O
                         net (fo=1, routed)           0.324    13.709    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_4_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I3_O)        0.124    13.833 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_1/O
                         net (fo=1, routed)           0.000    13.833    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][11]
    SLICE_X10Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.521     8.501    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X10Y84         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X10Y84         FDRE (Setup_fdre_C_D)        0.081     9.067    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                 -4.766    

Slack (VIOLATED) :        -4.765ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.609ns  (logic 7.725ns (52.879%)  route 6.884ns (47.121%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          0.918     0.547    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.671 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153/O
                         net (fo=1, routed)           0.727     1.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     1.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124/O
                         net (fo=1, routed)           0.000     1.522    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.035 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.035    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.358 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[1]
                         net (fo=4, routed)           0.708     3.066    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[2][1]
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.306     3.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.495     3.867    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.463 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27/O[3]
                         net (fo=11, routed)          0.992     5.456    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27_n_4
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.306     5.762 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O
                         net (fo=3, routed)           0.637     6.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.770     7.293    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.949 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.888    11.836    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X12Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.960 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9/O
                         net (fo=1, routed)           0.000    11.960    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.493 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.493    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.732 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_5/O[2]
                         net (fo=1, routed)           0.748    13.480    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[6]
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.301    13.781 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[22]_i_1/O
                         net (fo=1, routed)           0.000    13.781    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][22]
    SLICE_X11Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.522     8.502    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029     9.016    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                 -4.765    

Slack (VIOLATED) :        -4.748ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.687ns  (logic 7.358ns (50.099%)  route 7.329ns (49.901%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.811     7.247    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_B[10]_P[8])
                                                      3.656    10.903 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[8]
                         net (fo=2, routed)           0.903    11.806    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out13_in[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.930 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13/O
                         net (fo=1, routed)           0.000    11.930    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_13_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.462 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.462    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[11]_i_9_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.701 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[15]_i_10/O[2]
                         net (fo=1, routed)           0.449    13.151    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out04_out[6]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.302    13.453 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_3/O
                         net (fo=1, routed)           0.282    13.735    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124    13.859 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_1/O
                         net (fo=1, routed)           0.000    13.859    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][14]
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.598     8.578    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X5Y86          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/C
                         clock pessimism              0.576     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.031     9.111    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                 -4.748    

Slack (VIOLATED) :        -4.677ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.566ns  (logic 7.306ns (50.159%)  route 7.260ns (49.841%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          1.062     0.690    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.814 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92/O
                         net (fo=1, routed)           0.889     1.703    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_92_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     2.282 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[2]
                         net (fo=4, routed)           1.094     3.376    design_1_i/DigiLED_0/inst_n_6
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.301     3.677 r  design_1_i/DigiLED_0/rgb_data_out2_i_44/O
                         net (fo=2, routed)           0.684     4.361    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/DI[0]
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     4.976 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_24/O[3]
                         net (fo=5, routed)           1.155     6.131    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[5]_0[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.306     6.437 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=36, routed)          0.818     7.255    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1_n_0
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[8])
                                                      3.656    10.911 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2/P[8]
                         net (fo=2, routed)           0.677    11.588    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out19_in[0]
    SLICE_X11Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.114 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.114    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[3]_i_5_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.427 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.302    12.729    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out010_out[7]
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.306    13.035 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[7]_i_2/O
                         net (fo=1, routed)           0.579    13.614    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[7]_i_2_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[7]_i_1/O
                         net (fo=1, routed)           0.000    13.738    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][7]
    SLICE_X8Y85          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.519     8.499    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y85          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.077     9.061    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[7]
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 -4.677    

Slack (VIOLATED) :        -4.644ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.536ns  (logic 7.814ns (53.758%)  route 6.722ns (46.242%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.712    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y80          FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg_reg[0]/Q
                         net (fo=25, routed)          0.918     0.547    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/preconvert_reg[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.671 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153/O
                         net (fo=1, routed)           0.727     1.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_153_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     1.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124/O
                         net (fo=1, routed)           0.000     1.522    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_124_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.035 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.035    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_74_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.358 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/rgb_data_out2_i_61/O[1]
                         net (fo=4, routed)           0.708     3.066    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg_reg[2][1]
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.306     3.372 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52/O
                         net (fo=1, routed)           0.495     3.867    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_52_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     4.463 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27/O[3]
                         net (fo=11, routed)          0.992     5.456    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_27_n_4
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.306     5.762 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23/O
                         net (fo=3, routed)           0.637     6.398    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_23_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.522 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3/O
                         net (fo=6, routed)           0.770     7.293    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_3_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656    10.949 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.888    11.836    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X12Y82         LUT2 (Prop_lut2_I0_O)        0.124    11.960 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9/O
                         net (fo=1, routed)           0.000    11.960    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[19]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.493 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.493    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[19]_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.816 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color_reg[23]_i_5/O[1]
                         net (fo=1, routed)           0.585    13.402    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[5]
    SLICE_X10Y85         LUT6 (Prop_lut6_I2_O)        0.306    13.708 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[21]_i_1/O
                         net (fo=1, routed)           0.000    13.708    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/preconvert_reg_reg[25][21]
    SLICE_X10Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.522     8.502    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X10Y85         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)        0.077     9.064    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                 -4.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.561    -0.603    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X51Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.406    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X51Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.830    -0.843    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X51Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.075    -0.454    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_reg/Q
                         net (fo=1, routed)           0.056    -0.404    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC
    SLICE_X53Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y91         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.075    -0.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.395    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X52Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.075    -0.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X68Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/sync[1]
    SLICE_X68Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.834    -0.839    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X68Y84         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X68Y84         FDRE (Hold_fdre_C_D)         0.075    -0.451    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.407    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[8]
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.022    -0.491    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.410    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/EX_PC[7]
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.019    -0.494    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.557    -0.607    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y74         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.064    -0.415    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[28]
    SLICE_X37Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.825    -0.848    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X37Y74         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.019    -0.501    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.559    -0.605    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X60Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/sync[1]
    SLICE_X60Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.828    -0.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X60Y81         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.060    -0.471    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.563    -0.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X54Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.381    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/sync[1]
    SLICE_X54Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.833    -0.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X54Y90         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.060    -0.467    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.566    -0.598    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.378    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X58Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.837    -0.836    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y96         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.060    -0.464    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X9Y92          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X9Y92          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X9Y92          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.361     8.627    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.319     8.669    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.319     8.669    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.319     8.669    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.580ns (22.493%)  route 1.999ns (77.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.678     1.667    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y91          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y91          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.580ns (25.642%)  route 1.682ns (74.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.361     1.350    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X13Y91         FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.580ns (25.642%)  route 1.682ns (74.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.361     1.350    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X13Y91         FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.358%)  route 0.646ns (77.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.137     0.240    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X13Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.358%)  route 0.646ns (77.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.137     0.240    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X13Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.546%)  route 0.766ns (80.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.257     0.359    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y91          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y91          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X9Y92          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X9Y92          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X9Y92          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.361     8.627    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.319     8.669    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.319     8.669    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.319     8.669    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.580ns (22.493%)  route 1.999ns (77.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.678     1.667    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y91          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y91          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.580ns (25.642%)  route 1.682ns (74.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.361     1.350    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X13Y91         FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.580ns (25.642%)  route 1.682ns (74.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.361     1.350    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X13Y91         FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.358%)  route 0.646ns (77.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.137     0.240    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X13Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.358%)  route 0.646ns (77.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.137     0.240    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X13Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.546%)  route 0.766ns (80.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.257     0.359    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y91          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y91          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.052    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X9Y92          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X9Y92          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X9Y92          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.361     8.627    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.319     8.669    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.319     8.669    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.319     8.669    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.580ns (22.493%)  route 1.999ns (77.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.678     1.667    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y91          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y91          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.580ns (25.642%)  route 1.682ns (74.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.361     1.350    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X13Y91         FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.580ns (25.642%)  route 1.682ns (74.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.361     1.350    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X13Y91         FDCE (Recov_fdce_C_CLR)     -0.405     8.583    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.358%)  route 0.646ns (77.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.137     0.240    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X13Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.358%)  route 0.646ns (77.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.137     0.240    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X13Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.546%)  route 0.766ns (80.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.257     0.359    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y91          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y91          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.052    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X9Y92          FDCE (Recov_fdce_C_CLR)     -0.405     8.584    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X9Y92          FDCE (Recov_fdce_C_CLR)     -0.405     8.584    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X9Y92          FDCE (Recov_fdce_C_CLR)     -0.405     8.584    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.361     8.628    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.319     8.670    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.319     8.670    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.164%)  route 2.296ns (79.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.976     1.965    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.319     8.670    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.580ns (22.493%)  route 1.999ns (77.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.678     1.667    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y91          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y91          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405     8.584    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.580ns (25.642%)  route 1.682ns (74.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.361     1.350    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X13Y91         FDCE (Recov_fdce_C_CLR)     -0.405     8.584    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.580ns (25.642%)  route 1.682ns (74.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.628    -0.912    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.321     0.865    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/slv_reg0_reg[0]
    SLICE_X13Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.989 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.361     1.350    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        1.523     8.503    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X13Y91         FDCE (Recov_fdce_C_CLR)     -0.405     8.584    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.358%)  route 0.646ns (77.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.137     0.240    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X13Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.358%)  route 0.646ns (77.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.137     0.240    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X13Y91         FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y91         FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X13Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.546%)  route 0.766ns (80.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.257     0.359    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y91          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y91          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X8Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X8Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.326%)  route 0.888ns (82.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.572    -0.592    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=4, routed)           0.509     0.057    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag
    SLICE_X13Y90         LUT2 (Prop_lut2_I0_O)        0.045     0.102 f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_1/O
                         net (fo=11, routed)          0.379     0.481    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X9Y92          FDCE                                         f  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1475, routed)        0.845    -0.828    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X9Y92          FDCE                                         r  design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X9Y92          FDCE (Remov_fdce_C_CLR)     -0.092    -0.645    design_1_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.674ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.199ns  (logic 0.583ns (26.515%)  route 1.616ns (73.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 53.504 - 50.000 ) 
    Source Clock Delay      (SCD):    3.951ns = ( 20.617 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.623    20.617    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.459    21.076 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           1.002    22.079    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    22.203 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.613    22.816    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0
    SLICE_X61Y88         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    51.910    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.001 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.503    53.504    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y88         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.423    53.927    
                         clock uncertainty           -0.035    53.892    
    SLICE_X61Y88         FDCE (Recov_fdce_C_CLR)     -0.402    53.490    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.490    
                         arrival time                         -22.816    
  -------------------------------------------------------------------
                         slack                                 30.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.723ns  (logic 0.191ns (26.425%)  route 0.532ns (73.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 18.146 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.560    18.146    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X59Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.146    18.292 r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.327    18.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X60Y88         LUT5 (Prop_lut5_I4_O)        0.045    18.665 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.204    18.869    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0
    SLICE_X61Y88         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.833    18.564    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y88         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.400    18.164    
    SLICE_X61Y88         FDCE (Remov_fdce_C_CLR)     -0.085    18.079    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.079    
                         arrival time                          18.869    
  -------------------------------------------------------------------
                         slack                                  0.790    





