INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/lab2/lab2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module fulladderfourbit
INFO: [VRFC 10-311] analyzing module pg_Generater
INFO: [VRFC 10-311] analyzing module head_adder
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/lab2/lab2.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/project/lab2/lab2.srcs/sim_1/new/top_tb.v:37]
