#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Aug 22 11:34:56 2024
# Process ID: 6344
# Current directory: F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1988 F:\Xilinx\ZynqProjects\SpaceWire_IPs\SpaceWire_light_AXI\edit_SpaceWire_light_AXI_v0_2.xpr
# Log file: F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/vivado.log
# Journal file: F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI\vivado.jou
# Running On        :DESKTOP-MEH5DGT
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 5 3600 6-Core Processor              
# CPU Frequency     :3593 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17100 MB
# Swap memory       :4294 MB
# Total Virtual     :21395 MB
# Available Virtual :8086 MB
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.xpr
update_compile_order -fileset sources_1
file mkdir F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/sources_1/new
close [ open F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/sources_1/new/test.vhd w ]
add_files F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/sources_1/new/test.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/sources_1/new/test.vhd] -no_script -reset -force -quiet
remove_files  F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/sources_1/new/test.vhd
add_files {F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/Definitions/SpwRamReset.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwXmit_fast/SpwXmit_fast_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwXmit_fast/SpwXmit_fast.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/Definitions/ModuleMap_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwRecovClk.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/Definitions/SpwProtocol_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/Definitions/SpwRegisters_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwXmit_fast/SyncDff.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/Definitions/SpwRamReset_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwLink.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwRecv.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwReset.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwRecvFront/SpwRecvFront_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwStream.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwStream_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwRecvFront/SpwRecvFrontXor.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwRam.vhd}
set_property library SPWIP [get_files  {F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/Definitions/SpwRamReset.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwXmit_fast/SpwXmit_fast_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwXmit_fast/SpwXmit_fast.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/Definitions/ModuleMap_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwRecovClk.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/Definitions/SpwProtocol_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/Definitions/SpwRegisters_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwXmit_fast/SyncDff.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/Definitions/SpwRamReset_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwLink.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwRecv.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwReset.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwRecvFront/SpwRecvFront_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwStream.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwStream_pkg.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwRecvFront/SpwRecvFrontXor.vhd F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/SpwRam.vhd}]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/Definitions/SpwRamReset.vhd] -no_script -reset -force -quiet
remove_files  F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.srcs/SpwStream_improved/Definitions/SpwRamReset.vhd
ipx::open_ipxact_file {F:\Xilinx\ZynqProjects\SpaceWire_IPs\SpaceWire_light_AXI\SpaceWire_light_AXI_0_2\component.xml}
set_property vendor IRS [ipx::current_core]
set_property library RomeoOBDH [ipx::current_core]
set_property vendor_display_name {Institute of Space Systems - University of Stuttgart} [ipx::current_core]
set_property company_url https://www.irs.uni-stuttgart.de/en/ [ipx::current_core]
ipgui::remove_param -component [ipx::current_core] [ipgui::get_guiparamspec -name "C_AXI_StreamOut_TDATA_WIDTH" -component [ipx::current_core]]
ipgui::remove_param -component [ipx::current_core] [ipgui::get_guiparamspec -name "C_AXI_StreamOut_START_COUNT" -component [ipx::current_core]]
ipgui::remove_param -component [ipx::current_core] [ipgui::get_guiparamspec -name "C_AXI_Register_DATA_WIDTH" -component [ipx::current_core]]
ipgui::remove_param -component [ipx::current_core] [ipgui::get_guiparamspec -name "C_AXI_Register_ADDR_WIDTH" -component [ipx::current_core]]
ipgui::remove_param -component [ipx::current_core] [ipgui::get_guiparamspec -name "C_AXI_Register_BASEADDR" -component [ipx::current_core]]
ipgui::remove_param -component [ipx::current_core] [ipgui::get_guiparamspec -name "C_AXI_Register_HIGHADDR" -component [ipx::current_core]]
ipgui::remove_param -component [ipx::current_core] [ipgui::get_guiparamspec -name "C_AXI_StreamIn_TDATA_WIDTH" -component [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipgui::add_param -name {C_AXI_Register_BASEADDR} -component [ipx::current_core]
ipgui::add_param -name {C_AXI_Register_HIGHADDR} -component [ipx::current_core]
ipx::add_user_parameter SYSFREQ [ipx::current_core]
set_property value_resolve_type user [ipx::get_user_parameters SYSFREQ -of_objects [ipx::current_core]]
ipgui::add_param -name {SYSFREQ} -component [ipx::current_core]
set_property display_name {Sysfreq} [ipgui::get_guiparamspec -name "SYSFREQ" -component [ipx::current_core] ]
set_property tooltip {Main clock frequency of the core} [ipgui::get_guiparamspec -name "SYSFREQ" -component [ipx::current_core] ]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "SYSFREQ" -component [ipx::current_core] ]
set_property value_format float [ipx::get_user_parameters SYSFREQ -of_objects [ipx::current_core]]
set_property value_validation_type list [ipx::get_user_parameters SYSFREQ -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "SYSFREQ" -component [ipx::current_core] ]
set_property value 100.0e6 [ipx::get_user_parameters SYSFREQ -of_objects [ipx::current_core]]
set_property value_validation_type range_float [ipx::get_user_parameters SYSFREQ -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 1000000.0 [ipx::get_user_parameters SYSFREQ -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 1.0E9 [ipx::get_user_parameters SYSFREQ -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::add_user_parameter TXCLKFREQ [ipx::current_core]
set_property value_resolve_type user [ipx::get_user_parameters TXCLKFREQ -of_objects [ipx::current_core]]
ipgui::add_param -name {TXCLKFREQ} -component [ipx::current_core]
set_property display_name {Txclkfreq} [ipgui::get_guiparamspec -name "TXCLKFREQ" -component [ipx::current_core] ]
set_property tooltip {Clock frequency of the transmitter. Needs to be the same, or multiple, of the transmitting bitrate.} [ipgui::get_guiparamspec -name "TXCLKFREQ" -component [ipx::current_core] ]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "TXCLKFREQ" -component [ipx::current_core] ]
set_property value 100.0e6 [ipx::get_user_parameters TXCLKFREQ -of_objects [ipx::current_core]]
set_property value_format float [ipx::get_user_parameters TXCLKFREQ -of_objects [ipx::current_core]]
set_property value_validation_type range_float [ipx::get_user_parameters TXCLKFREQ -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 1000000.0 [ipx::get_user_parameters TXCLKFREQ -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 1.0E9 [ipx::get_user_parameters TXCLKFREQ -of_objects [ipx::current_core]]
ipx::add_user_parameter TXCHUNK [ipx::current_core]
set_property value_resolve_type user [ipx::get_user_parameters TXCHUNK -of_objects [ipx::current_core]]
ipgui::add_param -name {TXCHUNK} -component [ipx::current_core]
ipx::remove_user_parameter TXCHUNK [ipx::current_core]
ipx::add_user_parameter RXCHUNK [ipx::current_core]
set_property value_resolve_type user [ipx::get_user_parameters RXCHUNK -of_objects [ipx::current_core]]
ipgui::add_param -name {RXCHUNK} -component [ipx::current_core]
set_property display_name {Rxchunk} [ipgui::get_guiparamspec -name "RXCHUNK" -component [ipx::current_core] ]
set_property tooltip {The number of bits, that can be received per main core clock.} [ipgui::get_guiparamspec -name "RXCHUNK" -component [ipx::current_core] ]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "RXCHUNK" -component [ipx::current_core] ]
set_property value 1 [ipx::get_user_parameters RXCHUNK -of_objects [ipx::current_core]]
set_property value_format long [ipx::get_user_parameters RXCHUNK -of_objects [ipx::current_core]]
set_property value_validation_type list [ipx::get_user_parameters RXCHUNK -of_objects [ipx::current_core]]
set_property value_validation_list {1 2 4 6} [ipx::get_user_parameters RXCHUNK -of_objects [ipx::current_core]]
ipx::add_user_parameter RXFIFOSIZE_BITS [ipx::current_core]
set_property value_resolve_type user [ipx::get_user_parameters RXFIFOSIZE_BITS -of_objects [ipx::current_core]]
ipgui::add_param -name {RXFIFOSIZE_BITS} -component [ipx::current_core]
set_property display_name {Rxfifosize Bits} [ipgui::get_guiparamspec -name "RXFIFOSIZE_BITS" -component [ipx::current_core] ]
set_property tooltip {Adress size of the RX FIFO. FIFO size is 2^bits.} [ipgui::get_guiparamspec -name "RXFIFOSIZE_BITS" -component [ipx::current_core] ]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "RXFIFOSIZE_BITS" -component [ipx::current_core] ]
set_property value 10 [ipx::get_user_parameters RXFIFOSIZE_BITS -of_objects [ipx::current_core]]
set_property value_format long [ipx::get_user_parameters RXFIFOSIZE_BITS -of_objects [ipx::current_core]]
set_property value_validation_type range_long [ipx::get_user_parameters RXFIFOSIZE_BITS -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 6 [ipx::get_user_parameters RXFIFOSIZE_BITS -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 16 [ipx::get_user_parameters RXFIFOSIZE_BITS -of_objects [ipx::current_core]]
ipx::add_user_parameter TXFIFOSIZE_BITS [ipx::current_core]
set_property value_resolve_type user [ipx::get_user_parameters TXFIFOSIZE_BITS -of_objects [ipx::current_core]]
ipgui::add_param -name {TXFIFOSIZE_BITS} -component [ipx::current_core]
set_property display_name {Txfifosize Bits} [ipgui::get_guiparamspec -name "TXFIFOSIZE_BITS" -component [ipx::current_core] ]
set_property tooltip {Adress size of the TX FIFO. FIFO size is 2^bits.} [ipgui::get_guiparamspec -name "TXFIFOSIZE_BITS" -component [ipx::current_core] ]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "TXFIFOSIZE_BITS" -component [ipx::current_core] ]
set_property value 10 [ipx::get_user_parameters TXFIFOSIZE_BITS -of_objects [ipx::current_core]]
set_property value_format long [ipx::get_user_parameters TXFIFOSIZE_BITS -of_objects [ipx::current_core]]
set_property value_validation_type range_long [ipx::get_user_parameters TXFIFOSIZE_BITS -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 2 [ipx::get_user_parameters TXFIFOSIZE_BITS -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 16 [ipx::get_user_parameters TXFIFOSIZE_BITS -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/SpaceWire_light_AXI_0_2
create_bd_design "Test_Implementaiton"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv IRS:RomeoOBDH:SpaceWire_light_AXI:0.2 SpaceWire_light_AXI_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {0.5 -30 -26} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property location {713 -205} [get_bd_intf_ports DDR]
set_property location {713 -177} [get_bd_intf_ports FIXED_IO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/SpaceWire_light_AXI_0/AXI_Register} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SpaceWire_light_AXI_0/AXI_Register]
set_property location {3 924 -46} [get_bd_cells SpaceWire_light_AXI_0]
set_property location {2 696 -313} [get_bd_cells rst_ps7_0_100M]
set_property location {2 670 -292} [get_bd_cells rst_ps7_0_100M]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {3 1079 442} [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
connect_bd_intf_net [get_bd_intf_pins SpaceWire_light_AXI_0/AXI_StreamOut] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins SpaceWire_light_AXI_0/AXI_StreamIn] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins SpaceWire_light_AXI_0/axi_streamin_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins SpaceWire_light_AXI_0/axi_streamout_aclk]
endgroup
validate_bd_design
connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_single_interface.VALUE_SRC PROPAGATED CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_enable_multi_channel {0} \
  CONFIG.c_include_mm2s {1} \
  CONFIG.c_include_s2mm {1} \
  CONFIG.c_include_sg {1} \
  CONFIG.c_m_axis_mm2s_tdata_width {32} \
  CONFIG.c_micro_dma {0} \
  CONFIG.c_mm2s_burst_size {16} \
  CONFIG.c_s2mm_burst_size {16} \
  CONFIG.c_sg_include_stscntrl_strm {0} \
] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_IRQ_F2P_INTR {1} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_USE_AXI_NONSECURE {0} \
  CONFIG.PCW_USE_DMA0 {1} \
  CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_USE_M_AXI_GP0 {0} \
  CONFIG.PCW_USE_S_AXI_GP0 {1} \
  CONFIG.PCW_USE_S_AXI_GP1 {1} \
] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_USE_S_AXI_GP0 {0} \
  CONFIG.PCW_USE_S_AXI_GP1 {0} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property CONFIG.PCW_USE_DMA0 {0} [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property CONFIG.PCW_USE_AXI_NONSECURE {1} [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_USE_AXI_NONSECURE {0} \
  CONFIG.PCW_USE_S_AXI_GP0 {1} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_USE_S_AXI_GP0 {0} \
  CONFIG.PCW_USE_S_AXI_HP0 {1} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_USE_S_AXI_ACP {1} \
  CONFIG.PCW_USE_S_AXI_HP0 {0} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_USE_S_AXI_ACP {0} \
  CONFIG.PCW_USE_S_AXI_GP0 {1} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_USE_S_AXI_GP0 {0} \
  CONFIG.PCW_USE_S_AXI_GP1 {1} \
] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_GP1} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP1]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
set_property location {3 1070 431} [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets SpaceWire_light_AXI_0_AXI_StreamOut] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_cells SpaceWire_light_AXI_0]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv IRS:RomeoOBDH:SpaceWire_light_AXI:0.2 SpaceWire_light_AXI_0
endgroup
set_property location {2.5 796 -621} [get_bd_cells SpaceWire_light_AXI_0]
set_property location {2.5 992 -626} [get_bd_cells SpaceWire_light_AXI_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins SpaceWire_light_AXI_0/AXI_Register]
set_property location {2.5 633 -279} [get_bd_cells axi_interconnect_0]
set_property location {2 626 -240} [get_bd_cells axi_interconnect_0]
set_property location {2 665 -185} [get_bd_cells axi_interconnect_0]
set_property location {3 1096 -173} [get_bd_cells SpaceWire_light_AXI_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {2 602 116} [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_STS] [get_bd_intf_pins SpaceWire_light_AXI_0/AXI_StreamOut]
delete_bd_objs [get_bd_intf_nets SpaceWire_light_AXI_0_AXI_StreamOut]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins SpaceWire_light_AXI_0/AXI_StreamOut]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins SpaceWire_light_AXI_0/AXI_StreamIn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins SpaceWire_light_AXI_0/axi_streamin_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins SpaceWire_light_AXI_0/axi_streamout_aclk]
endgroup
set_property location {3.5 1488 -7} [get_bd_cells SpaceWire_light_AXI_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets SpaceWire_light_AXI_0_AXI_StreamOut] [get_bd_cells SpaceWire_light_AXI_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells axi_interconnect_0]
startgroup
set_property -dict [list \
  CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {32} \
  CONFIG.PCW_USE_S_AXI_GP0 {0} \
  CONFIG.PCW_USE_S_AXI_HP0 {1} \
] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_SG]
endgroup
startgroup
set_property CONFIG.c_include_sg {0} [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
endgroup
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {2} \
] [get_bd_cells axi_mem_intercon]
endgroup
set_property  ip_repo_paths  f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/SpaceWire_light_AXI_0_2 [current_project]
update_ip_catalog
validate_bd_design
synth_design -top SpaceWire_light_AXI -part xc7z020clg484-1 -lint 
save_bd_design
synth_design -top SpaceWire_light_AXI -part xc7z020clg484-1 -lint 
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property location {1 305 164} [get_bd_cells rst_ps7_0_100M]
set_property location {1.5 805 -50} [get_bd_cells ps7_0_axi_periph]
set_property location {2 818 -65} [get_bd_cells ps7_0_axi_periph]
set_property location {2 799 -88} [get_bd_cells ps7_0_axi_periph]
set_property location {2 864 -338} [get_bd_cells axi_dma_0]
set_property location {2.5 941 -733} [get_bd_cells axi_mem_intercon]
set_property location {3.5 1103 -292} [get_bd_cells axi_mem_intercon]
set_property location {3 1095 -323} [get_bd_cells axi_mem_intercon]
startgroup
create_bd_cell -type ip -vlnv IRS:RomeoOBDH:SpaceWire_light_AXI:0.2 SpaceWire_light_AXI_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/SpaceWire_light_AXI_0/AXI_Register} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins SpaceWire_light_AXI_0/AXI_Register]
connect_bd_intf_net [get_bd_intf_pins SpaceWire_light_AXI_0/AXI_StreamIn] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins SpaceWire_light_AXI_0/AXI_StreamOut] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins SpaceWire_light_AXI_0/axi_streamout_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins SpaceWire_light_AXI_0/axi_streamin_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins SpaceWire_light_AXI_0/axi_streamout_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins SpaceWire_light_AXI_0/axi_streamin_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
set_property location {2 603 -72} [get_bd_cells ps7_0_axi_periph]
save_bd_design
synth_design -top SpaceWire_light_AXI -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
