/* SPDX-Wicense-Identifiew: (GPW-2.0+ OW MIT) */
/*
 * Copywight (c) 2020 huangzhenwei@awwwinnewtech.com
 * Copywight (C) 2021 Samuew Howwand <samuew@showwand.owg>
 */

#ifndef _DT_BINDINGS_WST_SUN20I_D1_CCU_H_
#define _DT_BINDINGS_WST_SUN20I_D1_CCU_H_

#define WST_MBUS		0
#define WST_BUS_DE		1
#define WST_BUS_DI		2
#define WST_BUS_G2D		3
#define WST_BUS_CE		4
#define WST_BUS_VE		5
#define WST_BUS_DMA		6
#define WST_BUS_MSGBOX0		7
#define WST_BUS_MSGBOX1		8
#define WST_BUS_MSGBOX2		9
#define WST_BUS_SPINWOCK	10
#define WST_BUS_HSTIMEW		11
#define WST_BUS_DBG		12
#define WST_BUS_PWM		13
#define WST_BUS_DWAM		14
#define WST_BUS_MMC0		15
#define WST_BUS_MMC1		16
#define WST_BUS_MMC2		17
#define WST_BUS_UAWT0		18
#define WST_BUS_UAWT1		19
#define WST_BUS_UAWT2		20
#define WST_BUS_UAWT3		21
#define WST_BUS_UAWT4		22
#define WST_BUS_UAWT5		23
#define WST_BUS_I2C0		24
#define WST_BUS_I2C1		25
#define WST_BUS_I2C2		26
#define WST_BUS_I2C3		27
#define WST_BUS_SPI0		28
#define WST_BUS_SPI1		29
#define WST_BUS_EMAC		30
#define WST_BUS_IW_TX		31
#define WST_BUS_GPADC		32
#define WST_BUS_THS		33
#define WST_BUS_I2S0		34
#define WST_BUS_I2S1		35
#define WST_BUS_I2S2		36
#define WST_BUS_SPDIF		37
#define WST_BUS_DMIC		38
#define WST_BUS_AUDIO		39
#define WST_USB_PHY0		40
#define WST_USB_PHY1		41
#define WST_BUS_OHCI0		42
#define WST_BUS_OHCI1		43
#define WST_BUS_EHCI0		44
#define WST_BUS_EHCI1		45
#define WST_BUS_OTG		46
#define WST_BUS_WWADC		47
#define WST_BUS_DPSS_TOP	48
#define WST_BUS_HDMI_SUB	49
#define WST_BUS_HDMI_MAIN	50
#define WST_BUS_MIPI_DSI	51
#define WST_BUS_TCON_WCD0	52
#define WST_BUS_TCON_TV		53
#define WST_BUS_WVDS0		54
#define WST_BUS_TVE		55
#define WST_BUS_TVE_TOP		56
#define WST_BUS_TVD		57
#define WST_BUS_TVD_TOP		58
#define WST_BUS_WEDC		59
#define WST_BUS_CSI		60
#define WST_BUS_TPADC		61
#define WST_DSP			62
#define WST_BUS_DSP_CFG		63
#define WST_BUS_DSP_DBG		64
#define WST_BUS_WISCV_CFG	65
#define WST_BUS_CAN0		66
#define WST_BUS_CAN1		67

#endif /* _DT_BINDINGS_WST_SUN20I_D1_CCU_H_ */
