# vsim -c -novopt sisc_tb 
# //  ModelSim SE-64 6.5b_1 Jul 14 2009 Linux 3.11.10-11-desktop
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.sisc_tb
# Loading work.sisc_tb
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.sisc
# Loading work.sisc
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.mux32
# Loading work.mux32
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.swap_data
# Loading work.swap_data
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.swap_reg
# Loading work.swap_reg
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.mux16
# Loading work.mux16
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.dm
# Loading work.dm
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.mux4
# Loading work.mux4
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.rf
# Loading work.rf
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.alu
# Loading work.alu
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.statreg
# Loading work.statreg
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.ctrl
# Loading work.ctrl
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.pc
# Loading work.pc
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.im
# Loading work.im
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.br
# Loading work.br
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.sisc_test
# Loading work.sisc_test
#                    0   IR>: 18010000, PC=0000, R1=00000000, R2=00000000, R3=00000000, R4=00000000, RD_SEL=xx, RF_WE=x, BR_SEL=x, PC_SEL=x, DM_WE = x, MM_SEL = x
#                   45   IR>: 18010000, PC=0000, R1=00000000, R2=00000000, R3=00000000, R4=00000000, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = x
#                   55   IR>: 18010000, PC=0000, R1=00000000, R2=00000000, R3=00000000, R4=00000000, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = x
#                   65   IR>: 18010000, PC=0000, R1=00000000, R2=00000000, R3=00000000, R4=00000000, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                   85   IR>: 18010000, PC=0000, R1=00000007, R2=00000000, R3=00000000, R4=00000000, RD_SEL=01, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                   95   IR>: 18020001, PC=0001, R1=00000007, R2=00000000, R3=00000000, R4=00000000, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  105   IR>: 18020001, PC=0001, R1=00000007, R2=00000000, R3=00000000, R4=00000000, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  135   IR>: 18020001, PC=0001, R1=00000007, R2=00000009, R3=00000000, R4=00000000, RD_SEL=01, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  145   IR>: 88050001, PC=0002, R1=00000007, R2=00000009, R3=00000000, R4=00000000, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  155   IR>: 88050001, PC=0002, R1=00000007, R2=00000009, R3=00000000, R4=00000000, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  175   IR>: 88050001, PC=0002, R1=00000007, R2=00000009, R3=00000000, R4=00000000, RD_SEL=01, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  195   IR>: 88240000, PC=0003, R1=00000007, R2=00000009, R3=00000000, R4=00000000, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  205   IR>: 88240000, PC=0003, R1=00000007, R2=00000009, R3=00000000, R4=00000000, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  225   IR>: 88240000, PC=0003, R1=00000007, R2=00000009, R3=00000000, R4=00000009, RD_SEL=01, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  245   IR>: 80151002, PC=0004, R1=00000007, R2=00000009, R3=00000000, R4=00000009, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  275   IR>: 80151002, PC=0004, R1=00000006, R2=00000009, R3=00000000, R4=00000009, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  295   IR>: 4100000c, PC=0005, R1=00000006, R2=00000009, R3=00000000, R4=00000009, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
# branching absolute fail
#                  345   IR>: 80444001, PC=0006, R1=00000006, R2=00000009, R3=00000000, R4=00000009, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  375   IR>: 80444001, PC=0006, R1=00000006, R2=00000009, R3=00000000, R4=00000012, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  395   IR>: 44000009, PC=0007, R1=00000006, R2=00000009, R3=00000000, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
# branching absolute fail
#                  445   IR>: 00000000, PC=0008, R1=00000006, R2=00000009, R3=00000000, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  455   IR>: 00000000, PC=0008, R1=00000006, R2=00000009, R3=00000000, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  495   IR>: 50000004, PC=0009, R1=00000006, R2=00000009, R3=00000000, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
# branching relative fail
#                  545   IR>: 80353001, PC=000a, R1=00000006, R2=00000009, R3=00000000, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  575   IR>: 80353001, PC=000a, R1=00000006, R2=00000009, R3=00000001, R4=00000012, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  595   IR>: 50000004, PC=000b, R1=00000006, R2=00000009, R3=00000001, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
# branching relative fail
#                  645   IR>: 28040004, PC=000c, R1=00000006, R2=00000009, R3=00000001, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  665   IR>: 28040004, PC=000c, R1=00000006, R2=00000009, R3=00000001, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  675   IR>: 28040004, PC=000c, R1=00000006, R2=00000009, R3=00000001, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 1, MM_SEL = 1
#                  695   IR>: 28030003, PC=000d, R1=00000006, R2=00000009, R3=00000001, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  725   IR>: 28030003, PC=000d, R1=00000006, R2=00000009, R3=00000001, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 1, MM_SEL = 1
#                  745   IR>: 18010003, PC=000e, R1=00000006, R2=00000009, R3=00000001, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  755   IR>: 18010003, PC=000e, R1=00000006, R2=00000009, R3=00000001, R4=00000012, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  785   IR>: 18010003, PC=000e, R1=00000001, R2=00000009, R3=00000001, R4=00000012, RD_SEL=01, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  795   IR>: 18020004, PC=000f, R1=00000001, R2=00000009, R3=00000001, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  805   IR>: 18020004, PC=000f, R1=00000001, R2=00000009, R3=00000001, R4=00000012, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  835   IR>: 18020004, PC=000f, R1=00000001, R2=00000012, R3=00000001, R4=00000012, RD_SEL=01, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  845   IR>: f0000000, PC=0010, R1=00000001, R2=00000012, R3=00000001, R4=00000012, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
# Halt.
# Break in Module ctrl at ctrl.v line 68
# Stopped at ctrl.v line 68 
