
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./external/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // MBT</pre>
<pre style="margin:0; padding:0 ">   2: //</pre>
<pre style="margin:0; padding:0 ">   3: // 1 read-port, 1 write-port ram</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // reads are asynchronous</pre>
<pre style="margin:0; padding:0 ">   6: //</pre>
<pre style="margin:0; padding:0 ">   7: // for synthesizable internal version, we omit assertions</pre>
<pre style="margin:0; padding:0 ">   8: // these should be placed in the outer wrapper</pre>
<pre style="margin:0; padding:0 ">   9: //</pre>
<pre style="margin:0; padding:0 ">  10: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11: module bsg_mem_1r1w_synth #(parameter width_p=-1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12: 			    ,parameter els_p=-1</pre>
<pre style="margin:0; padding:0 ">  13: 			    ,parameter read_write_same_addr_p=0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14: 			    ,parameter addr_width_lp=`BSG_SAFE_CLOG2(els_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15: 			    ,parameter harden_p=0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16: (</pre>
<pre style="margin:0; padding:0 ">  17:   input w_clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   ,input w_reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19: </pre>
<pre style="margin:0; padding:0 ">  20:   ,input w_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   ,input [addr_width_lp-1:0] w_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:   ,input [width_p-1:0] w_data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23: </pre>
<pre style="margin:0; padding:0 ">  24:   // currently unused</pre>
<pre style="margin:0; padding:0 ">  25:   ,input r_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   ,input [addr_width_lp-1:0]  r_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27: </pre>
<pre style="margin:0; padding:0 ">  28:   ,output logic [width_p-1:0] r_data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29: );</pre>
<pre style="margin:0; padding:0 ">  30: </pre>
<pre style="margin:0; padding:0 ">  31:   logic [width_p-1:0] mem [els_p-1:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32: </pre>
<pre style="margin:0; padding:0 ">  33:   wire unused0 = w_reset_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   wire unused1 = r_v_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35: </pre>
<pre style="margin:0; padding:0 ">  36:   // this implementation ignores the r_v_i</pre>
<pre style="margin:0; padding:0 ">  37:   assign r_data_o = mem[r_addr_i];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38: </pre>
<pre style="margin:0; padding:0 ">  39:   always_ff @(posedge w_clk_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:     if (w_v_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:       mem[w_addr_i] <= w_data_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:     end</pre>
<pre style="margin:0; padding:0 ">  43:   end</pre>
<pre style="margin:0; padding:0 ">  44: </pre>
<pre style="margin:0; padding:0 ">  45: endmodule</pre>
<pre style="margin:0; padding:0 ">  46: </pre>
</body>
</html>
