[%General]
%3Csource%3E=D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd
%3Cfilename%3E=D:/works/FPGA/mediKitVerilog//lcd1602driver.v
%3Cclass%3E=100
%3Cbasename%3E=LCD1602driver
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=lcd_clk, lcd_rs, lcd_rw, lcd_en, lcd_data, yima_data1, yima_data2, yima_data3, yima_data4, yima_data5, yima_data6, yima_data7, yima_data8, yima_data9, yima_data10, yima_data11, yima_data12
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
a\category=101
a\port=0
a\alias=a
lcd1602driver\category=100
lcd1602driver\port=0
lcd1602driver\alias=LCD1602driver
lcd_clk\category=117
lcd_clk\port=1
lcd_clk\alias=LCD_Clk
lcd_clk\type\Subtype\mark1=ieee::std_logic
lcd_clk\type\Subtype\mark2=ieee::std_logic
lcd_data\category=117
lcd_data\port=2
lcd_data\alias=lcd_data
lcd_data\type\Subtype\mark1=ieee::std_logic_vector
lcd_data\type\Subtype\mark2=ieee::std_logic_vector
lcd_data\type\Subtype\constraint\0\Range\dir=false
lcd_data\type\Subtype\constraint\0\Range\left\Constant\value=7
lcd_data\type\Subtype\constraint\0\Range\left\Constant\units=
lcd_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
lcd_data\type\Subtype\constraint\0\Range\right\Constant\value=0
lcd_data\type\Subtype\constraint\0\Range\right\Constant\units=
lcd_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
lcd_en\category=117
lcd_en\port=2
lcd_en\alias=LCD_EN
lcd_en\type\Subtype\mark1=ieee::std_logic
lcd_en\type\Subtype\mark2=ieee::std_logic
lcd_rs\category=117
lcd_rs\port=2
lcd_rs\alias=LCD_RS
lcd_rs\type\Subtype\mark1=ieee::std_logic
lcd_rs\type\Subtype\mark2=ieee::std_logic
lcd_rw\category=117
lcd_rw\port=2
lcd_rw\alias=LCD_RW
lcd_rw\type\Subtype\mark1=ieee::std_logic
lcd_rw\type\Subtype\mark2=ieee::std_logic
ram\category=119
ram\port=0
ram\alias=ram
ram\type\Type\entry=lcd1602driver::ram
ram\type\Type\tclass=301
ram\type\Type\name=
ram\type\Type\subtype\Subtype\mark1=ieee::std_logic_vector
ram\type\Type\subtype\Subtype\mark2=ieee::std_logic_vector
ram\type\Type\subtype\Subtype\constraint\0\Range\dir=false
ram\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=7
ram\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
ram\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
ram\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
ram\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram\type\Type\constraint\0\Range\dir=true
ram\type\Type\constraint\0\Range\left\Constant\value=0
ram\type\Type\constraint\0\Range\left\Constant\units=
ram\type\Type\constraint\0\Range\left\Constant\typeClass=304
ram\type\Type\constraint\0\Range\right\Constant\value=28
ram\type\Type\constraint\0\Range\right\Constant\units=
ram\type\Type\constraint\0\Range\right\Constant\typeClass=304
ram1\category=117
ram1\port=0
ram1\alias=ram1
ram1\type\Subtype\mark1=lcd1602driver::ram
ram1\type\Subtype\mark2=lcd1602driver::ram
yima_data1\category=117
yima_data1\port=1
yima_data1\alias=YIMA_DATA1
yima_data1\type\Subtype\mark1=ieee::std_logic_vector
yima_data1\type\Subtype\mark2=ieee::std_logic_vector
yima_data1\type\Subtype\constraint\0\Range\dir=false
yima_data1\type\Subtype\constraint\0\Range\left\Constant\value=7
yima_data1\type\Subtype\constraint\0\Range\left\Constant\units=
yima_data1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
yima_data1\type\Subtype\constraint\0\Range\right\Constant\value=0
yima_data1\type\Subtype\constraint\0\Range\right\Constant\units=
yima_data1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
yima_data10\category=117
yima_data10\port=1
yima_data10\alias=YIMA_DATA10
yima_data10\type\Subtype\mark1=ieee::std_logic_vector
yima_data10\type\Subtype\mark2=ieee::std_logic_vector
yima_data10\type\Subtype\constraint\0\Range\dir=false
yima_data10\type\Subtype\constraint\0\Range\left\Constant\value=7
yima_data10\type\Subtype\constraint\0\Range\left\Constant\units=
yima_data10\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
yima_data10\type\Subtype\constraint\0\Range\right\Constant\value=0
yima_data10\type\Subtype\constraint\0\Range\right\Constant\units=
yima_data10\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
yima_data11\category=117
yima_data11\port=1
yima_data11\alias=YIMA_DATA11
yima_data11\type\Subtype\mark1=ieee::std_logic_vector
yima_data11\type\Subtype\mark2=ieee::std_logic_vector
yima_data11\type\Subtype\constraint\0\Range\dir=false
yima_data11\type\Subtype\constraint\0\Range\left\Constant\value=7
yima_data11\type\Subtype\constraint\0\Range\left\Constant\units=
yima_data11\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
yima_data11\type\Subtype\constraint\0\Range\right\Constant\value=0
yima_data11\type\Subtype\constraint\0\Range\right\Constant\units=
yima_data11\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
yima_data12\category=117
yima_data12\port=1
yima_data12\alias=YIMA_DATA12
yima_data12\type\Subtype\mark1=ieee::std_logic_vector
yima_data12\type\Subtype\mark2=ieee::std_logic_vector
yima_data12\type\Subtype\constraint\0\Range\dir=false
yima_data12\type\Subtype\constraint\0\Range\left\Constant\value=7
yima_data12\type\Subtype\constraint\0\Range\left\Constant\units=
yima_data12\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
yima_data12\type\Subtype\constraint\0\Range\right\Constant\value=0
yima_data12\type\Subtype\constraint\0\Range\right\Constant\units=
yima_data12\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
yima_data2\category=117
yima_data2\port=1
yima_data2\alias=YIMA_DATA2
yima_data2\type\Subtype\mark1=ieee::std_logic_vector
yima_data2\type\Subtype\mark2=ieee::std_logic_vector
yima_data2\type\Subtype\constraint\0\Range\dir=false
yima_data2\type\Subtype\constraint\0\Range\left\Constant\value=7
yima_data2\type\Subtype\constraint\0\Range\left\Constant\units=
yima_data2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
yima_data2\type\Subtype\constraint\0\Range\right\Constant\value=0
yima_data2\type\Subtype\constraint\0\Range\right\Constant\units=
yima_data2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
yima_data3\category=117
yima_data3\port=1
yima_data3\alias=YIMA_DATA3
yima_data3\type\Subtype\mark1=ieee::std_logic_vector
yima_data3\type\Subtype\mark2=ieee::std_logic_vector
yima_data3\type\Subtype\constraint\0\Range\dir=false
yima_data3\type\Subtype\constraint\0\Range\left\Constant\value=7
yima_data3\type\Subtype\constraint\0\Range\left\Constant\units=
yima_data3\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
yima_data3\type\Subtype\constraint\0\Range\right\Constant\value=0
yima_data3\type\Subtype\constraint\0\Range\right\Constant\units=
yima_data3\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
yima_data4\category=117
yima_data4\port=1
yima_data4\alias=YIMA_DATA4
yima_data4\type\Subtype\mark1=ieee::std_logic_vector
yima_data4\type\Subtype\mark2=ieee::std_logic_vector
yima_data4\type\Subtype\constraint\0\Range\dir=false
yima_data4\type\Subtype\constraint\0\Range\left\Constant\value=7
yima_data4\type\Subtype\constraint\0\Range\left\Constant\units=
yima_data4\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
yima_data4\type\Subtype\constraint\0\Range\right\Constant\value=0
yima_data4\type\Subtype\constraint\0\Range\right\Constant\units=
yima_data4\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
yima_data5\category=117
yima_data5\port=1
yima_data5\alias=YIMA_DATA5
yima_data5\type\Subtype\mark1=ieee::std_logic_vector
yima_data5\type\Subtype\mark2=ieee::std_logic_vector
yima_data5\type\Subtype\constraint\0\Range\dir=false
yima_data5\type\Subtype\constraint\0\Range\left\Constant\value=7
yima_data5\type\Subtype\constraint\0\Range\left\Constant\units=
yima_data5\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
yima_data5\type\Subtype\constraint\0\Range\right\Constant\value=0
yima_data5\type\Subtype\constraint\0\Range\right\Constant\units=
yima_data5\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
yima_data6\category=117
yima_data6\port=1
yima_data6\alias=YIMA_DATA6
yima_data6\type\Subtype\mark1=ieee::std_logic_vector
yima_data6\type\Subtype\mark2=ieee::std_logic_vector
yima_data6\type\Subtype\constraint\0\Range\dir=false
yima_data6\type\Subtype\constraint\0\Range\left\Constant\value=7
yima_data6\type\Subtype\constraint\0\Range\left\Constant\units=
yima_data6\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
yima_data6\type\Subtype\constraint\0\Range\right\Constant\value=0
yima_data6\type\Subtype\constraint\0\Range\right\Constant\units=
yima_data6\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
yima_data7\category=117
yima_data7\port=1
yima_data7\alias=YIMA_DATA7
yima_data7\type\Subtype\mark1=ieee::std_logic_vector
yima_data7\type\Subtype\mark2=ieee::std_logic_vector
yima_data7\type\Subtype\constraint\0\Range\dir=false
yima_data7\type\Subtype\constraint\0\Range\left\Constant\value=7
yima_data7\type\Subtype\constraint\0\Range\left\Constant\units=
yima_data7\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
yima_data7\type\Subtype\constraint\0\Range\right\Constant\value=0
yima_data7\type\Subtype\constraint\0\Range\right\Constant\units=
yima_data7\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
yima_data8\category=117
yima_data8\port=1
yima_data8\alias=YIMA_DATA8
yima_data8\type\Subtype\mark1=ieee::std_logic_vector
yima_data8\type\Subtype\mark2=ieee::std_logic_vector
yima_data8\type\Subtype\constraint\0\Range\dir=false
yima_data8\type\Subtype\constraint\0\Range\left\Constant\value=7
yima_data8\type\Subtype\constraint\0\Range\left\Constant\units=
yima_data8\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
yima_data8\type\Subtype\constraint\0\Range\right\Constant\value=0
yima_data8\type\Subtype\constraint\0\Range\right\Constant\units=
yima_data8\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
yima_data9\category=117
yima_data9\port=1
yima_data9\alias=YIMA_DATA9
yima_data9\type\Subtype\mark1=ieee::std_logic_vector
yima_data9\type\Subtype\mark2=ieee::std_logic_vector
yima_data9\type\Subtype\constraint\0\Range\dir=false
yima_data9\type\Subtype\constraint\0\Range\left\Constant\value=7
yima_data9\type\Subtype\constraint\0\Range\left\Constant\units=
yima_data9\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
yima_data9\type\Subtype\constraint\0\Range\right\Constant\value=0
yima_data9\type\Subtype\constraint\0\Range\right\Constant\units=
yima_data9\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
