Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,2523
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00020084202697034925
power__switching__total,0.00013208894233684987
power__leakage__total,0.0000013575125876741367
power__total,0.000334288488375023
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2515467072505004
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2515467072505004
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.15269888563581197
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.405089973031572
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.152699
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.550062
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.252147088123622
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.252147088123622
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7258097661659302
timing__setup__ws__corner:nom_slow_1p08V_125C,12.510974832464566
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.725810
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.896954
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25176794694998966
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25176794694998966
timing__hold__ws__corner:nom_typ_1p20V_25C,0.36867560048356873
timing__setup__ws__corner:nom_typ_1p20V_25C,13.704099576349984
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.368676
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.967974
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2515467072505004
clock__skew__worst_setup,0.2515467072505004
timing__hold__ws,0.15269888563581197
timing__setup__ws,12.510974832464566
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.152699
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.896954
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,576
design__instance__area__stdcell,8045.05
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.277976
design__instance__utilization__stdcell,0.277976
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,6
design__instance__area__class:buffer,43.5456
design__instance__count__class:inverter,35
design__instance__area__class:inverter,206.842
design__instance__count__class:sequential_cell,44
design__instance__area__class:sequential_cell,2217.2
design__instance__count__class:multi_input_combinational_cell,410
design__instance__area__class:multi_input_combinational_cell,4129.57
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,73
design__instance__area__class:timing_repair_buffer,1311.81
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,11060.8
design__violations,0
design__instance__count__class:clock_buffer,6
design__instance__area__class:clock_buffer,125.194
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,33
global_route__vias,3784
global_route__wirelength,19007
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,592
route__net__special,2
route__drc_errors__iter:0,116
route__wirelength__iter:0,12054
route__drc_errors__iter:1,42
route__wirelength__iter:1,11940
route__drc_errors__iter:2,15
route__wirelength__iter:2,11947
route__drc_errors__iter:3,0
route__wirelength__iter:3,11942
route__drc_errors,0
route__wirelength,11942
route__vias,3407
route__vias__singlecut,3407
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,133.875
design__instance__count__class:fill_cell,1947
design__instance__area__class:fill_cell,20896.4
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,12
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,12
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,12
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,12
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19977
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19994
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000225852
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000193947
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000534681
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000193947
design_powergrid__voltage__worst,0.000193947
design_powergrid__voltage__worst__net:VPWR,1.19977
design_powergrid__drop__worst,0.000225852
design_powergrid__drop__worst__net:VPWR,0.000225852
design_powergrid__voltage__worst__net:VGND,0.000193947
design_powergrid__drop__worst__net:VGND,0.000193947
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000601999999999999996051769368676787053118459880352020263671875
ir__drop__worst,0.00022599999999999999104362269353174497155123390257358551025390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
