// Seed: 3081928199
module module_0 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4
);
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output tri id_2,
    input supply1 id_3,
    input wire id_4,
    output uwire id_5,
    input wire id_6,
    input uwire id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    input tri id_12,
    input wand id_13,
    input wire id_14,
    input tri id_15,
    input wor id_16,
    input tri1 id_17,
    input supply1 id_18,
    output tri1 id_19,
    input tri id_20,
    output wand id_21,
    input supply0 id_22,
    input wand id_23,
    input wor id_24,
    output wire id_25,
    output wire id_26,
    output tri0 id_27,
    output supply1 id_28,
    input supply0 id_29,
    input supply1 id_30,
    output tri0 id_31,
    output tri0 id_32,
    output tri1 id_33
);
  assign id_33 = id_20;
  tri0 id_35 = 1'b0 + {id_24 == id_1{id_3 == 1}};
  module_0(
      id_33, id_27, id_3, id_4, id_18
  );
  tri id_36, id_37, id_38, id_39, id_40, id_41, id_42, id_43, id_44, id_45, id_46, id_47;
  assign id_47 = id_3;
  wire id_48;
  assign id_43 = 1 - id_1;
endmodule
