

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Tue Dec 31 13:49:09 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  1584|  12560|  1584|  12560|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1581|  12557|        18|          4|          1| 392 ~ 3136 |    yes   |
        +----------+------+-------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 4, D = 18, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 21 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 3 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 22 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 23 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_51 = trunc i5 %output_height_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 25 'trunc' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %empty_51 to i8" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 26 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i4 %empty to i8" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 27 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.34ns)   --->   "%mul_ln9 = mul i8 %zext_ln9, %zext_ln9_1" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 28 'mul' 'mul_ln9' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 29 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 30 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 31 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i5 %output_width_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 32 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i5 %output_height_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 33 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i6 %input_width_read to i7" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 34 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %input_height_read to i9" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 35 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln26_1_cast4 = zext i7 %sext_ln9_2 to i14" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 36 'zext' 'zext_ln26_1_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i6 %sext_ln9_1 to i8" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 37 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln34_1_cast = zext i6 %sext_ln9 to i12" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 38 'zext' 'zext_ln34_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_52 = trunc i6 %output_depth_read to i5" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 39 'trunc' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i5 %empty_52 to i13" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 40 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i8 %mul_ln9 to i13" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 41 'zext' 'zext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (4.17ns)   --->   "%mul_ln9_1 = mul i13 %zext_ln9_2, %zext_ln9_3" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 42 'mul' 'mul_ln9_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.30ns)   --->   "%icmp_ln22 = icmp eq i4 %empty, 0" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 43 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "br label %.preheader7" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i13 [ 0, %0 ], [ %add_ln19, %hls_label_1 ]" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 45 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln19, %hls_label_1 ]" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 46 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %out_d_0 to i9" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 47 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.74ns)   --->   "%mul_ln26 = mul i9 %zext_ln26_1, %zext_ln26" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 48 'mul' 'mul_ln26' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (2.09ns)   --->   "%icmp_ln19 = icmp eq i13 %indvar_flatten39, %mul_ln9_1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 49 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 50 'add' 'out_d' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.31>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln21_1, %hls_label_1 ]" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %0 ], [ %select_ln21, %hls_label_1 ]" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 52 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %hls_label_1 ]"   --->   Operation 53 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.55ns)   --->   "%icmp_ln21 = icmp eq i8 %indvar_flatten, %mul_ln9" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 54 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.02ns)   --->   "%select_ln20 = select i1 %icmp_ln21, i4 0, i4 %out_h_0" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 55 'select' 'select_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i5 %out_d to i9" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 56 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (3.74ns)   --->   "%mul_ln26_1 = mul i9 %zext_ln26_4, %zext_ln26" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 57 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln19)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.30ns)   --->   "%icmp_ln22_1 = icmp eq i4 %out_w_0, %empty" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 58 'icmp' 'icmp_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.73ns)   --->   "%out_h = add i4 %select_ln20, 1" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 59 'add' 'out_h' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.61>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 60 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i5 %shl_ln to i9" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 61 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.82ns)   --->   "%tmp_0_0 = add i9 %zext_ln26_3, %mul_ln26" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 62 'add' 'tmp_0_0' <Predicate = (!icmp_ln21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln20_1 = select i1 %icmp_ln21, i9 %mul_ln26_1, i9 %mul_ln26" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 63 'select' 'select_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_1)   --->   "%select_ln20_3 = select i1 %icmp_ln21, i9 %mul_ln26_1, i9 %tmp_0_0" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 64 'select' 'select_ln20_3' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.99ns)   --->   "%select_ln20_5 = select i1 %icmp_ln21, i1 %icmp_ln22, i1 %icmp_ln22_1" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 65 'select' 'select_ln20_5' <Predicate = (!icmp_ln19)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 66 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%zext_ln26_13 = zext i5 %shl_ln26_mid1 to i9" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 67 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i9 %zext_ln26_13, %select_ln20_1" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 68 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln26_1 = select i1 %select_ln20_5, i9 %tmp_0_0_mid1, i9 %select_ln20_3" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 69 'select' 'select_ln26_1' <Predicate = (!icmp_ln19)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.82ns)   --->   "%add_ln26_4 = add i9 %select_ln26_1, 1" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 70 'add' 'add_ln26_4' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.35>
ST_6 : Operation 71 [1/1] (1.67ns)   --->   "%add_ln19 = add i13 %indvar_flatten39, 1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 71 'add' 'add_ln19' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.21ns)   --->   "%select_ln19 = select i1 %icmp_ln21, i5 %out_d, i5 %out_d_0" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 72 'select' 'select_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i9 %select_ln26_1 to i14" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 73 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (4.35ns)   --->   "%mul_ln26_2 = mul i14 %zext_ln26_1_cast4, %zext_ln26_14" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 74 'mul' 'mul_ln26_2' <Predicate = (!icmp_ln19)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i9 %add_ln26_4 to i14" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 75 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (4.35ns)   --->   "%mul_ln26_3 = mul i14 %zext_ln26_1_cast4, %zext_ln26_15" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 76 'mul' 'mul_ln26_3' <Predicate = (!icmp_ln19)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.16>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26_1 = or i1 %select_ln20_5, %icmp_ln21" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 77 'or' 'or_ln26_1' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln26 = select i1 %or_ln26_1, i4 0, i4 %out_w_0" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 78 'select' 'select_ln26' <Predicate = (!icmp_ln19)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (1.02ns)   --->   "%select_ln21 = select i1 %select_ln20_5, i4 %out_h, i4 %select_ln20" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 79 'select' 'select_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln26_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln26, i1 false)" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 80 'bitconcatenate' 'shl_ln26_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i5 %shl_ln26_1 to i14" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 81 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.81ns)   --->   "%add_ln26 = add i14 %mul_ln26_2, %zext_ln26_7" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 82 'add' 'add_ln26' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln26_1, 1" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 83 'or' 'or_ln26' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i5 %or_ln26 to i14" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 84 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.81ns)   --->   "%add_ln26_1 = add i14 %mul_ln26_2, %zext_ln26_9" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 85 'add' 'add_ln26_1' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.81ns)   --->   "%add_ln26_2 = add i14 %mul_ln26_3, %zext_ln26_7" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 86 'add' 'add_ln26_2' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (1.81ns)   --->   "%add_ln26_3 = add i14 %mul_ln26_3, %zext_ln26_9" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 87 'add' 'add_ln26_3' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (1.73ns)   --->   "%out_w = add i4 %select_ln26, 1" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 88 'add' 'out_w' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (1.91ns)   --->   "%add_ln21_1 = add i8 %indvar_flatten, 1" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 89 'add' 'add_ln21_1' <Predicate = (!icmp_ln19 & !icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (1.24ns)   --->   "%select_ln21_1 = select i1 %icmp_ln21, i8 1, i8 %add_ln21_1" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 90 'select' 'select_ln21_1' <Predicate = (!icmp_ln19)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i14 %add_ln26 to i64" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 91 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_8" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 92 'getelementptr' 'input_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 93 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 93 'load' 'input_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i14 %add_ln26_1 to i64" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 94 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_10" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 95 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 96 'load' 'input_load_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 97 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 97 'load' 'input_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 98 [1/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 98 'load' 'input_load_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i14 %add_ln26_2 to i64" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 99 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_11" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 100 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 101 [2/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 101 'load' 'input_load_3' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 102 [1/1] (2.42ns)   --->   "%icmp_ln29 = icmp slt i16 %input_load, %input_load_1" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 102 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln19)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.70ns)   --->   "%select_ln29 = select i1 %icmp_ln29, i14 %add_ln26_1, i14 %add_ln26" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 103 'select' 'select_ln29' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 104 [1/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 104 'load' 'input_load_3' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i14 %select_ln29 to i64" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 105 'zext' 'zext_ln29' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 106 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 107 [2/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 107 'load' 'input_load_2' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 108 [1/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 108 'load' 'input_load_2' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 109 [1/1] (2.42ns)   --->   "%icmp_ln29_1 = icmp slt i16 %input_load_2, %input_load_3" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 109 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln19)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln29_1, i14 %add_ln26_2, i14 %select_ln29" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 110 'select' 'select_ln29_1' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i14 %add_ln26_3 to i64" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 111 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln26_12" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 112 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 113 [2/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 113 'load' 'input_load_5' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i14 %select_ln29_1 to i64" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 114 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_1" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 115 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_14 : Operation 116 [2/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 116 'load' 'input_load_4' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 117 [1/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 117 'load' 'input_load_5' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 15 <SV = 14> <Delay = 3.78>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i5 %out_d_0 to i8" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 118 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (3.78ns)   --->   "%mul_ln34 = mul i8 %zext_ln34_1, %zext_ln34" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 119 'mul' 'mul_ln34' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [1/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 120 'load' 'input_load_4' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 16 <SV = 15> <Delay = 3.78>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 121 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %out_h_0 to i8" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 122 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln21 & !select_ln20_5)> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (1.91ns)   --->   "%tmp4 = add i8 %zext_ln26_2, %mul_ln34" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 123 'add' 'tmp4' <Predicate = (!icmp_ln21 & !select_ln20_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %1, label %hls_label_1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i5 %out_d to i8" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 125 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (3.78ns)   --->   "%mul_ln34_1 = mul i8 %zext_ln34_3, %zext_ln34" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 126 'mul' 'mul_ln34_1' <Predicate = (!icmp_ln19)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (2.42ns)   --->   "%icmp_ln29_2 = icmp slt i16 %input_load_4, %input_load_5" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 127 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln19)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.70ns)   --->   "%select_ln29_2 = select i1 %icmp_ln29_2, i14 %add_ln26_3, i14 %select_ln29_1" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 128 'select' 'select_ln29_2' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.16>
ST_17 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp4_mid1)   --->   "%select_ln20_2 = select i1 %icmp_ln21, i8 %mul_ln34_1, i8 %mul_ln34" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 129 'select' 'select_ln20_2' <Predicate = (!icmp_ln19 & select_ln20_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_2)   --->   "%select_ln20_4 = select i1 %icmp_ln21, i8 %mul_ln34_1, i8 %tmp4" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 130 'select' 'select_ln20_4' <Predicate = (!icmp_ln19 & !select_ln20_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp4_mid1)   --->   "%zext_ln26_6 = zext i4 %out_h to i8" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 131 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln19 & select_ln20_5)> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp4_mid1 = add i8 %zext_ln26_6, %select_ln20_2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 132 'add' 'tmp4_mid1' <Predicate = (!icmp_ln19 & select_ln20_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 133 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln26_2 = select i1 %select_ln20_5, i8 %tmp4_mid1, i8 %select_ln20_4" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 133 'select' 'select_ln26_2' <Predicate = (!icmp_ln19)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.38>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i8 %select_ln26_2 to i12" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 134 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (3.36ns) (grouped into DSP with root node add_ln34)   --->   "%mul_ln26_4 = mul i12 %zext_ln34_1_cast, %zext_ln26_16" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 135 'mul' 'mul_ln26_4' <Predicate = (!icmp_ln19)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %select_ln26 to i12" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 136 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i14 %select_ln29_2 to i64" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 137 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_2" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 138 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_18 : Operation 139 [2/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 139 'load' 'input_load_6' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_18 : Operation 140 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln34 = add i12 %zext_ln26_5, %mul_ln26_4" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 140 'add' 'add_ln34' <Predicate = (!icmp_ln19)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 141 [1/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/max_pooling2d.cpp:29]   --->   Operation 141 'load' 'input_load_6' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 142 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 3136, i64 0)"   --->   Operation 143 'speclooptripcount' 'empty_53' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 144 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str223)" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 145 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 146 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i12 %add_ln34 to i64" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 147 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln34_2" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 148 'getelementptr' 'output_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (3.25ns)   --->   "store i16 %input_load_6, i16* %output_addr, align 2" [../layers_c/max_pooling2d.cpp:34]   --->   Operation 149 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str223, i32 %tmp_s)" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 150 'specregionend' 'empty_54' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader7" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 151 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 152 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read  (read             ) [ 0010000000000000000000]
output_height_read (read             ) [ 0010000000000000000000]
empty              (trunc            ) [ 0011111111111111111110]
empty_51           (trunc            ) [ 0000000000000000000000]
zext_ln9           (zext             ) [ 0000000000000000000000]
zext_ln9_1         (zext             ) [ 0000000000000000000000]
mul_ln9            (mul              ) [ 0011111111111111111110]
output_depth_read  (read             ) [ 0000000000000000000000]
input_width_read   (read             ) [ 0000000000000000000000]
input_height_read  (read             ) [ 0000000000000000000000]
sext_ln9           (sext             ) [ 0000000000000000000000]
sext_ln9_1         (sext             ) [ 0000000000000000000000]
sext_ln9_2         (sext             ) [ 0000000000000000000000]
zext_ln26          (zext             ) [ 0001111111111111111110]
zext_ln26_1_cast4  (zext             ) [ 0001111111111111111110]
zext_ln34          (zext             ) [ 0001111111111111111110]
zext_ln34_1_cast   (zext             ) [ 0001111111111111111110]
empty_52           (trunc            ) [ 0000000000000000000000]
zext_ln9_2         (zext             ) [ 0000000000000000000000]
zext_ln9_3         (zext             ) [ 0000000000000000000000]
mul_ln9_1          (mul              ) [ 0001111111111111111110]
icmp_ln22          (icmp             ) [ 0001111111111111111110]
br_ln19            (br               ) [ 0011111111111111111110]
indvar_flatten39   (phi              ) [ 0001111000000000000000]
out_d_0            (phi              ) [ 0001111111111111000000]
zext_ln26_1        (zext             ) [ 0000000000000000000000]
mul_ln26           (mul              ) [ 0000110000000000000000]
icmp_ln19          (icmp             ) [ 0001111111111111111110]
out_d              (add              ) [ 0001111111111111100000]
indvar_flatten     (phi              ) [ 0001111100000000000000]
out_h_0            (phi              ) [ 0001111011111111100000]
out_w_0            (phi              ) [ 0001111100000000000000]
icmp_ln21          (icmp             ) [ 0001111111111111110000]
select_ln20        (select           ) [ 0001011100000000000000]
zext_ln26_4        (zext             ) [ 0000000000000000000000]
mul_ln26_1         (mul              ) [ 0000010000000000000000]
icmp_ln22_1        (icmp             ) [ 0000010000000000000000]
out_h              (add              ) [ 0001111111111111110000]
shl_ln             (bitconcatenate   ) [ 0000000000000000000000]
zext_ln26_3        (zext             ) [ 0000000000000000000000]
tmp_0_0            (add              ) [ 0000000000000000000000]
select_ln20_1      (select           ) [ 0000000000000000000000]
select_ln20_3      (select           ) [ 0000000000000000000000]
select_ln20_5      (select           ) [ 0001111111111111110000]
shl_ln26_mid1      (bitconcatenate   ) [ 0000000000000000000000]
zext_ln26_13       (zext             ) [ 0000000000000000000000]
tmp_0_0_mid1       (add              ) [ 0000000000000000000000]
select_ln26_1      (select           ) [ 0000001000000000000000]
add_ln26_4         (add              ) [ 0000001000000000000000]
add_ln19           (add              ) [ 0011111111111111111110]
select_ln19        (select           ) [ 0011111111111111111110]
zext_ln26_14       (zext             ) [ 0000000000000000000000]
mul_ln26_2         (mul              ) [ 0001000100000000000000]
zext_ln26_15       (zext             ) [ 0000000000000000000000]
mul_ln26_3         (mul              ) [ 0001000100000000000000]
or_ln26_1          (or               ) [ 0000000000000000000000]
select_ln26        (select           ) [ 0001111011111111111000]
select_ln21        (select           ) [ 0011111011111111111110]
shl_ln26_1         (bitconcatenate   ) [ 0000000000000000000000]
zext_ln26_7        (zext             ) [ 0000000000000000000000]
add_ln26           (add              ) [ 0000111011100000000000]
or_ln26            (or               ) [ 0000000000000000000000]
zext_ln26_9        (zext             ) [ 0000000000000000000000]
add_ln26_1         (add              ) [ 0000111011100000000000]
add_ln26_2         (add              ) [ 0001111011111100000000]
add_ln26_3         (add              ) [ 0001111011111111100000]
out_w              (add              ) [ 0011111011111111111110]
add_ln21_1         (add              ) [ 0000000000000000000000]
select_ln21_1      (select           ) [ 0011111011111111111110]
zext_ln26_8        (zext             ) [ 0000000000000000000000]
input_addr         (getelementptr    ) [ 0000010001000000000000]
zext_ln26_10       (zext             ) [ 0000000000000000000000]
input_addr_1       (getelementptr    ) [ 0000010001000000000000]
input_load         (load             ) [ 0000001000100000000000]
input_load_1       (load             ) [ 0000001000100000000000]
zext_ln26_11       (zext             ) [ 0000000000000000000000]
input_addr_3       (getelementptr    ) [ 0000001000100000000000]
icmp_ln29          (icmp             ) [ 0000000000000000000000]
select_ln29        (select           ) [ 0001110000011100000000]
input_load_3       (load             ) [ 0001110000011100000000]
zext_ln29          (zext             ) [ 0000000000000000000000]
input_addr_2       (getelementptr    ) [ 0000100000001000000000]
input_load_2       (load             ) [ 0000010000000100000000]
icmp_ln29_1        (icmp             ) [ 0000000000000000000000]
select_ln29_1      (select           ) [ 0001101000000011100000]
zext_ln26_12       (zext             ) [ 0000000000000000000000]
input_addr_5       (getelementptr    ) [ 0000001000000010000000]
zext_ln29_1        (zext             ) [ 0000000000000000000000]
input_addr_4       (getelementptr    ) [ 0001000000000001000000]
input_load_5       (load             ) [ 0001100000000001100000]
zext_ln34_1        (zext             ) [ 0000000000000000000000]
mul_ln34           (mul              ) [ 0000110000000000110000]
input_load_4       (load             ) [ 0000100000000000100000]
specpipeline_ln20  (specpipeline     ) [ 0000000000000000000000]
zext_ln26_2        (zext             ) [ 0000000000000000000000]
tmp4               (add              ) [ 0000010000000000010000]
br_ln19            (br               ) [ 0000000000000000000000]
zext_ln34_3        (zext             ) [ 0000000000000000000000]
mul_ln34_1         (mul              ) [ 0000010000000000010000]
icmp_ln29_2        (icmp             ) [ 0000000000000000000000]
select_ln29_2      (select           ) [ 0000011000000000011000]
select_ln20_2      (select           ) [ 0000000000000000000000]
select_ln20_4      (select           ) [ 0000000000000000000000]
zext_ln26_6        (zext             ) [ 0000000000000000000000]
tmp4_mid1          (add              ) [ 0000000000000000000000]
select_ln26_2      (select           ) [ 0000001000000000001000]
zext_ln26_16       (zext             ) [ 0000000000000000000000]
mul_ln26_4         (mul              ) [ 0000000000000000000000]
zext_ln26_5        (zext             ) [ 0000000000000000000000]
zext_ln29_2        (zext             ) [ 0000000000000000000000]
input_addr_6       (getelementptr    ) [ 0001000000000000000100]
add_ln34           (add              ) [ 0001100000000000000110]
input_load_6       (load             ) [ 0000100000000000000010]
specpipeline_ln20  (specpipeline     ) [ 0000000000000000000000]
empty_53           (speclooptripcount) [ 0000000000000000000000]
specpipeline_ln20  (specpipeline     ) [ 0000000000000000000000]
tmp_s              (specregionbegin  ) [ 0000000000000000000000]
specpipeline_ln23  (specpipeline     ) [ 0000000000000000000000]
zext_ln34_2        (zext             ) [ 0000000000000000000000]
output_addr        (getelementptr    ) [ 0000000000000000000000]
store_ln34         (store            ) [ 0000000000000000000000]
empty_54           (specregionend    ) [ 0000000000000000000000]
br_ln22            (br               ) [ 0011111111111111111110]
ret_ln0            (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="output_width_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="5" slack="0"/>
<pin id="69" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_height_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_depth_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_width_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_height_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="16" slack="1"/>
<pin id="119" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 input_load_1/8 input_load_3/9 input_load_2/11 input_load_5/13 input_load_4/14 input_load_6/18 "/>
</bind>
</comp>

<comp id="109" class="1004" name="input_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="14" slack="0"/>
<pin id="113" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="input_addr_3_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="14" slack="0"/>
<pin id="125" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="input_addr_2_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="14" slack="0"/>
<pin id="133" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/11 "/>
</bind>
</comp>

<comp id="137" class="1004" name="input_addr_5_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="14" slack="0"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/13 "/>
</bind>
</comp>

<comp id="145" class="1004" name="input_addr_4_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="14" slack="0"/>
<pin id="149" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/14 "/>
</bind>
</comp>

<comp id="153" class="1004" name="input_addr_6_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="14" slack="0"/>
<pin id="157" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/18 "/>
</bind>
</comp>

<comp id="161" class="1004" name="output_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/20 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln34_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="1"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/20 "/>
</bind>
</comp>

<comp id="174" class="1005" name="indvar_flatten39_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="1"/>
<pin id="176" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten39 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten39_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="13" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten39/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="out_d_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="1"/>
<pin id="188" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="out_d_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="5" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="indvar_flatten_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2"/>
<pin id="200" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="indvar_flatten_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="2"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="8" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="210" class="1005" name="out_h_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="out_h_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="2"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="4" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="out_w_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="2"/>
<pin id="224" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="out_w_0_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="2"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="4" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/4 "/>
</bind>
</comp>

<comp id="234" class="1005" name="reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="1"/>
<pin id="241" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 input_load_2 input_load_5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="empty_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="empty_51_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_51/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln9_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln9_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mul_ln9_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln9/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln9_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="1"/>
<pin id="268" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln9_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="1"/>
<pin id="271" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln9_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln26_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln26_1_cast4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1_cast4/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln34_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln34_1_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="1" index="1" bw="12" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1_cast/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="empty_52_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_52/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln9_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln9_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_3/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="mul_ln9_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln9_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln22_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln26_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="mul_ln26_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="1"/>
<pin id="321" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln19_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="0"/>
<pin id="325" dir="0" index="1" bw="13" slack="1"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="out_d_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln21_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="3"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln20_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln26_4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="1"/>
<pin id="349" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mul_ln26_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="2"/>
<pin id="353" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_1/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln22_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="3"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="out_h_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shl_ln_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="1"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln26_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_0_0_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="9" slack="2"/>
<pin id="381" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln20_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="9" slack="1"/>
<pin id="386" dir="0" index="2" bw="9" slack="2"/>
<pin id="387" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln20_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="9" slack="1"/>
<pin id="391" dir="0" index="2" bw="9" slack="0"/>
<pin id="392" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_3/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln20_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="0" index="1" bw="1" slack="3"/>
<pin id="397" dir="0" index="2" bw="1" slack="1"/>
<pin id="398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_5/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="shl_ln26_mid1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="1"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln26_13_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_0_0_mid1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="0" index="1" bw="9" slack="0"/>
<pin id="413" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln26_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="9" slack="0"/>
<pin id="419" dir="0" index="2" bw="9" slack="0"/>
<pin id="420" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln26_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln19_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="3"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln19_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="2"/>
<pin id="438" dir="0" index="1" bw="5" slack="3"/>
<pin id="439" dir="0" index="2" bw="5" slack="3"/>
<pin id="440" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln26_14_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="1"/>
<pin id="444" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="mul_ln26_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="4"/>
<pin id="447" dir="0" index="1" bw="9" slack="0"/>
<pin id="448" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_2/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln26_15_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="1"/>
<pin id="452" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="mul_ln26_3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="4"/>
<pin id="455" dir="0" index="1" bw="9" slack="0"/>
<pin id="456" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_3/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_ln26_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="2"/>
<pin id="460" dir="0" index="1" bw="1" slack="3"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln26_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="4" slack="3"/>
<pin id="466" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln21_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="2"/>
<pin id="472" dir="0" index="1" bw="4" slack="3"/>
<pin id="473" dir="0" index="2" bw="4" slack="3"/>
<pin id="474" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shl_ln26_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="4" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_1/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln26_7_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln26_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="14" slack="1"/>
<pin id="489" dir="0" index="1" bw="5" slack="0"/>
<pin id="490" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln26_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln26_9_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln26_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="14" slack="1"/>
<pin id="504" dir="0" index="1" bw="5" slack="0"/>
<pin id="505" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln26_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="1"/>
<pin id="509" dir="0" index="1" bw="5" slack="0"/>
<pin id="510" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln26_3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="14" slack="1"/>
<pin id="514" dir="0" index="1" bw="5" slack="0"/>
<pin id="515" dir="1" index="2" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="out_w_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln21_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="3"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln21_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="3"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="8" slack="0"/>
<pin id="533" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln26_8_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="14" slack="1"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln26_10_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="1"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln26_11_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="14" slack="2"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln29_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="1"/>
<pin id="550" dir="0" index="1" bw="16" slack="1"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln29_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="14" slack="3"/>
<pin id="557" dir="0" index="2" bw="14" slack="3"/>
<pin id="558" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln29_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="14" slack="1"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln29_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="1"/>
<pin id="566" dir="0" index="1" bw="16" slack="3"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/13 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln29_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="14" slack="6"/>
<pin id="573" dir="0" index="2" bw="14" slack="3"/>
<pin id="574" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/13 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln26_12_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="14" slack="6"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/13 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln29_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="14" slack="1"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/14 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln34_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="12"/>
<pin id="586" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/15 "/>
</bind>
</comp>

<comp id="588" class="1004" name="mul_ln34_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="0" index="1" bw="6" slack="13"/>
<pin id="591" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/15 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln26_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="12"/>
<pin id="595" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/16 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp4_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="1"/>
<pin id="600" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/16 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln34_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="13"/>
<pin id="604" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/16 "/>
</bind>
</comp>

<comp id="605" class="1004" name="mul_ln34_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="0" index="1" bw="6" slack="14"/>
<pin id="608" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_1/16 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln29_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="1"/>
<pin id="612" dir="0" index="1" bw="16" slack="2"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/16 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln29_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="14" slack="9"/>
<pin id="618" dir="0" index="2" bw="14" slack="3"/>
<pin id="619" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/16 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln20_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="13"/>
<pin id="623" dir="0" index="1" bw="8" slack="1"/>
<pin id="624" dir="0" index="2" bw="8" slack="2"/>
<pin id="625" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_2/17 "/>
</bind>
</comp>

<comp id="626" class="1004" name="select_ln20_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="13"/>
<pin id="628" dir="0" index="1" bw="8" slack="1"/>
<pin id="629" dir="0" index="2" bw="8" slack="1"/>
<pin id="630" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_4/17 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln26_6_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="13"/>
<pin id="633" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/17 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp4_mid1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4_mid1/17 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln26_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="12"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="0" index="2" bw="8" slack="0"/>
<pin id="644" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/17 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln26_16_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_16/18 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln26_5_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="11"/>
<pin id="652" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/18 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln29_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="14" slack="2"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/18 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln34_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="12" slack="2"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/20 "/>
</bind>
</comp>

<comp id="661" class="1007" name="grp_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="16"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="0" index="2" bw="4" slack="0"/>
<pin id="665" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_4/18 add_ln34/18 "/>
</bind>
</comp>

<comp id="668" class="1005" name="output_width_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="1"/>
<pin id="670" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="output_height_read_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="1"/>
<pin id="675" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="678" class="1005" name="empty_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="1"/>
<pin id="680" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="684" class="1005" name="mul_ln9_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="1"/>
<pin id="686" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln9 "/>
</bind>
</comp>

<comp id="690" class="1005" name="zext_ln26_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="1"/>
<pin id="692" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="696" class="1005" name="zext_ln26_1_cast4_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="14" slack="4"/>
<pin id="698" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln26_1_cast4 "/>
</bind>
</comp>

<comp id="702" class="1005" name="zext_ln34_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="13"/>
<pin id="704" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="708" class="1005" name="zext_ln34_1_cast_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="12" slack="16"/>
<pin id="710" dir="1" index="1" bw="12" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln34_1_cast "/>
</bind>
</comp>

<comp id="713" class="1005" name="mul_ln9_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="13" slack="1"/>
<pin id="715" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln9_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="icmp_ln22_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="3"/>
<pin id="720" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="723" class="1005" name="mul_ln26_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="9" slack="2"/>
<pin id="725" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="729" class="1005" name="icmp_ln19_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="733" class="1005" name="out_d_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="1"/>
<pin id="735" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="740" class="1005" name="icmp_ln21_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="752" class="1005" name="select_ln20_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="3"/>
<pin id="754" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

<comp id="757" class="1005" name="mul_ln26_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="9" slack="1"/>
<pin id="759" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26_1 "/>
</bind>
</comp>

<comp id="763" class="1005" name="icmp_ln22_1_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22_1 "/>
</bind>
</comp>

<comp id="768" class="1005" name="out_h_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="1"/>
<pin id="770" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="775" class="1005" name="select_ln20_5_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="2"/>
<pin id="777" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="select_ln20_5 "/>
</bind>
</comp>

<comp id="782" class="1005" name="select_ln26_1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="9" slack="1"/>
<pin id="784" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_1 "/>
</bind>
</comp>

<comp id="787" class="1005" name="add_ln26_4_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="9" slack="1"/>
<pin id="789" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_4 "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln19_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="13" slack="1"/>
<pin id="794" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="797" class="1005" name="select_ln19_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="1"/>
<pin id="799" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19 "/>
</bind>
</comp>

<comp id="802" class="1005" name="mul_ln26_2_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="14" slack="1"/>
<pin id="804" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26_2 "/>
</bind>
</comp>

<comp id="808" class="1005" name="mul_ln26_3_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="14" slack="1"/>
<pin id="810" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26_3 "/>
</bind>
</comp>

<comp id="814" class="1005" name="select_ln26_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="4" slack="11"/>
<pin id="816" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="819" class="1005" name="select_ln21_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="1"/>
<pin id="821" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="824" class="1005" name="add_ln26_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="14" slack="1"/>
<pin id="826" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="830" class="1005" name="add_ln26_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="14" slack="1"/>
<pin id="832" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="add_ln26_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="14" slack="2"/>
<pin id="838" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="add_ln26_3_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="14" slack="6"/>
<pin id="844" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="add_ln26_3 "/>
</bind>
</comp>

<comp id="848" class="1005" name="out_w_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="1"/>
<pin id="850" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="853" class="1005" name="select_ln21_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="1"/>
<pin id="855" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="input_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="14" slack="1"/>
<pin id="860" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="863" class="1005" name="input_addr_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="14" slack="1"/>
<pin id="865" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="input_addr_3_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="14" slack="1"/>
<pin id="870" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="873" class="1005" name="select_ln29_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="14" slack="1"/>
<pin id="875" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="879" class="1005" name="input_addr_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="14" slack="1"/>
<pin id="881" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="884" class="1005" name="select_ln29_1_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="14" slack="1"/>
<pin id="886" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="input_addr_5_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="14" slack="1"/>
<pin id="892" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="895" class="1005" name="input_addr_4_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="14" slack="1"/>
<pin id="897" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="900" class="1005" name="mul_ln34_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="1"/>
<pin id="902" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="906" class="1005" name="input_load_4_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="1"/>
<pin id="908" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_4 "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp4_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="1"/>
<pin id="913" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="916" class="1005" name="mul_ln34_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="1"/>
<pin id="918" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="select_ln29_2_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="14" slack="2"/>
<pin id="924" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="select_ln29_2 "/>
</bind>
</comp>

<comp id="927" class="1005" name="select_ln26_2_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="1"/>
<pin id="929" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="input_addr_6_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="14" slack="1"/>
<pin id="934" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="937" class="1005" name="add_ln34_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="12" slack="2"/>
<pin id="939" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="942" class="1005" name="input_load_6_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="16" slack="1"/>
<pin id="944" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="214" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="103" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="103" pin="7"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="103" pin="7"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="103" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="66" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="72" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="244" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="252" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="275"><net_src comp="84" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="90" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="272" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="269" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="266" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="78" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="296" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="20" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="190" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="178" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="190" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="26" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="202" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="214" pin="4"/><net_sink comp="339" pin=2"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="226" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="339" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="210" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="34" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="393"><net_src comp="378" pin="2"/><net_sink comp="388" pin=2"/></net>

<net id="404"><net_src comp="32" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="34" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="399" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="383" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="394" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="388" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="36" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="174" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="38" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="186" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="20" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="222" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="480"><net_src comp="32" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="462" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="34" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="475" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="26" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="483" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="498" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="462" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="30" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="198" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="40" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="40" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="523" pin="2"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="536" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="543"><net_src comp="540" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="547"><net_src comp="544" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="552"><net_src comp="234" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="239" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="560" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="568"><net_src comp="239" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="234" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="576" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="583"><net_src comp="580" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="587"><net_src comp="186" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="210" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="239" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="638"><net_src comp="631" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="621" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="634" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="646"><net_src comp="626" pin="3"/><net_sink comp="640" pin=2"/></net>

<net id="656"><net_src comp="653" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="660"><net_src comp="657" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="666"><net_src comp="647" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="667"><net_src comp="650" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="671"><net_src comp="66" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="676"><net_src comp="72" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="681"><net_src comp="244" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="687"><net_src comp="260" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="693"><net_src comp="276" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="699"><net_src comp="280" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="705"><net_src comp="284" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="711"><net_src comp="288" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="716"><net_src comp="303" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="721"><net_src comp="309" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="726"><net_src comp="318" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="732"><net_src comp="323" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="328" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="743"><net_src comp="334" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="748"><net_src comp="740" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="749"><net_src comp="740" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="750"><net_src comp="740" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="751"><net_src comp="740" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="755"><net_src comp="339" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="760"><net_src comp="350" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="766"><net_src comp="355" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="771"><net_src comp="360" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="778"><net_src comp="394" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="785"><net_src comp="416" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="790"><net_src comp="424" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="795"><net_src comp="430" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="800"><net_src comp="436" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="805"><net_src comp="445" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="811"><net_src comp="453" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="817"><net_src comp="462" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="822"><net_src comp="470" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="827"><net_src comp="487" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="833"><net_src comp="502" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="839"><net_src comp="507" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="845"><net_src comp="512" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="851"><net_src comp="517" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="856"><net_src comp="529" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="861"><net_src comp="96" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="866"><net_src comp="109" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="871"><net_src comp="121" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="876"><net_src comp="554" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="882"><net_src comp="129" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="887"><net_src comp="570" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="893"><net_src comp="137" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="898"><net_src comp="145" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="903"><net_src comp="588" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="909"><net_src comp="103" pin="7"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="914"><net_src comp="597" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="919"><net_src comp="605" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="925"><net_src comp="615" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="930"><net_src comp="640" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="935"><net_src comp="153" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="940"><net_src comp="661" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="945"><net_src comp="103" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="168" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {20 }
 - Input state : 
	Port: max_pooling2d_fix16 : input_height | {2 }
	Port: max_pooling2d_fix16 : input_width | {2 }
	Port: max_pooling2d_fix16 : input_r | {8 9 10 11 12 13 14 15 18 19 }
	Port: max_pooling2d_fix16 : output_depth | {2 }
	Port: max_pooling2d_fix16 : output_height | {1 }
	Port: max_pooling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		zext_ln9 : 1
		zext_ln9_1 : 1
		mul_ln9 : 2
	State 2
		zext_ln26_1_cast4 : 1
		zext_ln34 : 1
		zext_ln34_1_cast : 1
		zext_ln9_2 : 1
		mul_ln9_1 : 2
	State 3
		zext_ln26_1 : 1
		mul_ln26 : 2
		icmp_ln19 : 1
		out_d : 1
	State 4
		icmp_ln21 : 1
		select_ln20 : 2
		mul_ln26_1 : 1
		icmp_ln22_1 : 1
		out_h : 3
	State 5
		zext_ln26_3 : 1
		tmp_0_0 : 2
		select_ln20_3 : 3
		zext_ln26_13 : 1
		tmp_0_0_mid1 : 2
		select_ln26_1 : 4
		add_ln26_4 : 5
	State 6
		mul_ln26_2 : 1
		mul_ln26_3 : 1
	State 7
		shl_ln26_1 : 1
		zext_ln26_7 : 2
		add_ln26 : 3
		or_ln26 : 2
		zext_ln26_9 : 2
		add_ln26_1 : 3
		add_ln26_2 : 3
		add_ln26_3 : 3
		out_w : 1
		select_ln21_1 : 1
	State 8
		input_addr : 1
		input_load : 2
		input_addr_1 : 1
		input_load_1 : 2
	State 9
		input_addr_3 : 1
		input_load_3 : 2
	State 10
		select_ln29 : 1
	State 11
		input_addr_2 : 1
		input_load_2 : 2
	State 12
	State 13
		select_ln29_1 : 1
		input_addr_5 : 1
		input_load_5 : 2
	State 14
		input_addr_4 : 1
		input_load_4 : 2
	State 15
		mul_ln34 : 1
	State 16
		tmp4 : 1
		mul_ln34_1 : 1
		select_ln29_2 : 1
	State 17
		tmp4_mid1 : 1
		select_ln26_2 : 2
	State 18
		mul_ln26_4 : 1
		input_addr_6 : 1
		input_load_6 : 2
		add_ln34 : 2
	State 19
	State 20
		output_addr : 1
		store_ln34 : 2
		empty_54 : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln9_fu_260        |    0    |    0    |    13   |
|          |        mul_ln9_1_fu_303       |    0    |    0    |    41   |
|          |        mul_ln26_fu_318        |    0    |    0    |    33   |
|    mul   |       mul_ln26_1_fu_350       |    0    |    0    |    33   |
|          |       mul_ln26_2_fu_445       |    0    |    0    |    51   |
|          |       mul_ln26_3_fu_453       |    0    |    0    |    51   |
|          |        mul_ln34_fu_588        |    0    |    0    |    26   |
|          |       mul_ln34_1_fu_605       |    0    |    0    |    26   |
|----------|-------------------------------|---------|---------|---------|
|          |          out_d_fu_328         |    0    |    0    |    15   |
|          |          out_h_fu_360         |    0    |    0    |    13   |
|          |         tmp_0_0_fu_378        |    0    |    0    |    15   |
|          |      tmp_0_0_mid1_fu_410      |    0    |    0    |    15   |
|          |       add_ln26_4_fu_424       |    0    |    0    |    15   |
|          |        add_ln19_fu_430        |    0    |    0    |    17   |
|    add   |        add_ln26_fu_487        |    0    |    0    |    19   |
|          |       add_ln26_1_fu_502       |    0    |    0    |    19   |
|          |       add_ln26_2_fu_507       |    0    |    0    |    19   |
|          |       add_ln26_3_fu_512       |    0    |    0    |    19   |
|          |          out_w_fu_517         |    0    |    0    |    13   |
|          |       add_ln21_1_fu_523       |    0    |    0    |    15   |
|          |          tmp4_fu_597          |    0    |    0    |    15   |
|          |        tmp4_mid1_fu_634       |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln20_fu_339      |    0    |    0    |    4    |
|          |      select_ln20_1_fu_383     |    0    |    0    |    9    |
|          |      select_ln20_3_fu_388     |    0    |    0    |    9    |
|          |      select_ln20_5_fu_394     |    0    |    0    |    2    |
|          |      select_ln26_1_fu_416     |    0    |    0    |    9    |
|          |       select_ln19_fu_436      |    0    |    0    |    5    |
|          |       select_ln26_fu_462      |    0    |    0    |    4    |
|  select  |       select_ln21_fu_470      |    0    |    0    |    4    |
|          |      select_ln21_1_fu_529     |    0    |    0    |    8    |
|          |       select_ln29_fu_554      |    0    |    0    |    14   |
|          |      select_ln29_1_fu_570     |    0    |    0    |    14   |
|          |      select_ln29_2_fu_615     |    0    |    0    |    14   |
|          |      select_ln20_2_fu_621     |    0    |    0    |    8    |
|          |      select_ln20_4_fu_626     |    0    |    0    |    8    |
|          |      select_ln26_2_fu_640     |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln22_fu_309       |    0    |    0    |    9    |
|          |        icmp_ln19_fu_323       |    0    |    0    |    13   |
|          |        icmp_ln21_fu_334       |    0    |    0    |    11   |
|   icmp   |       icmp_ln22_1_fu_355      |    0    |    0    |    9    |
|          |        icmp_ln29_fu_548       |    0    |    0    |    13   |
|          |       icmp_ln29_1_fu_564      |    0    |    0    |    13   |
|          |       icmp_ln29_2_fu_610      |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    or    |        or_ln26_1_fu_458       |    0    |    0    |    2    |
|          |         or_ln26_fu_492        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_661          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_66 |    0    |    0    |    0    |
|          | output_height_read_read_fu_72 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_78 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_84  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_90 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_244         |    0    |    0    |    0    |
|   trunc  |        empty_51_fu_248        |    0    |    0    |    0    |
|          |        empty_52_fu_292        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln9_fu_252        |    0    |    0    |    0    |
|          |       zext_ln9_1_fu_256       |    0    |    0    |    0    |
|          |        zext_ln26_fu_276       |    0    |    0    |    0    |
|          |    zext_ln26_1_cast4_fu_280   |    0    |    0    |    0    |
|          |        zext_ln34_fu_284       |    0    |    0    |    0    |
|          |    zext_ln34_1_cast_fu_288    |    0    |    0    |    0    |
|          |       zext_ln9_2_fu_296       |    0    |    0    |    0    |
|          |       zext_ln9_3_fu_300       |    0    |    0    |    0    |
|          |       zext_ln26_1_fu_314      |    0    |    0    |    0    |
|          |       zext_ln26_4_fu_347      |    0    |    0    |    0    |
|          |       zext_ln26_3_fu_374      |    0    |    0    |    0    |
|          |      zext_ln26_13_fu_406      |    0    |    0    |    0    |
|          |      zext_ln26_14_fu_442      |    0    |    0    |    0    |
|          |      zext_ln26_15_fu_450      |    0    |    0    |    0    |
|   zext   |       zext_ln26_7_fu_483      |    0    |    0    |    0    |
|          |       zext_ln26_9_fu_498      |    0    |    0    |    0    |
|          |       zext_ln26_8_fu_536      |    0    |    0    |    0    |
|          |      zext_ln26_10_fu_540      |    0    |    0    |    0    |
|          |      zext_ln26_11_fu_544      |    0    |    0    |    0    |
|          |        zext_ln29_fu_560       |    0    |    0    |    0    |
|          |      zext_ln26_12_fu_576      |    0    |    0    |    0    |
|          |       zext_ln29_1_fu_580      |    0    |    0    |    0    |
|          |       zext_ln34_1_fu_584      |    0    |    0    |    0    |
|          |       zext_ln26_2_fu_593      |    0    |    0    |    0    |
|          |       zext_ln34_3_fu_602      |    0    |    0    |    0    |
|          |       zext_ln26_6_fu_631      |    0    |    0    |    0    |
|          |      zext_ln26_16_fu_647      |    0    |    0    |    0    |
|          |       zext_ln26_5_fu_650      |    0    |    0    |    0    |
|          |       zext_ln29_2_fu_653      |    0    |    0    |    0    |
|          |       zext_ln34_2_fu_657      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln9_fu_266        |    0    |    0    |    0    |
|   sext   |       sext_ln9_1_fu_269       |    0    |    0    |    0    |
|          |       sext_ln9_2_fu_272       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_366         |    0    |    0    |    0    |
|bitconcatenate|      shl_ln26_mid1_fu_399     |    0    |    0    |    0    |
|          |       shl_ln26_1_fu_475       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   701   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln19_reg_792     |   13   |
|    add_ln26_1_reg_830    |   14   |
|    add_ln26_2_reg_836    |   14   |
|    add_ln26_3_reg_842    |   14   |
|    add_ln26_4_reg_787    |    9   |
|     add_ln26_reg_824     |   14   |
|     add_ln34_reg_937     |   12   |
|       empty_reg_678      |    4   |
|     icmp_ln19_reg_729    |    1   |
|     icmp_ln21_reg_740    |    1   |
|    icmp_ln22_1_reg_763   |    1   |
|     icmp_ln22_reg_718    |    1   |
| indvar_flatten39_reg_174 |   13   |
|  indvar_flatten_reg_198  |    8   |
|   input_addr_1_reg_863   |   14   |
|   input_addr_2_reg_879   |   14   |
|   input_addr_3_reg_868   |   14   |
|   input_addr_4_reg_895   |   14   |
|   input_addr_5_reg_890   |   14   |
|   input_addr_6_reg_932   |   14   |
|    input_addr_reg_858    |   14   |
|   input_load_4_reg_906   |   16   |
|   input_load_6_reg_942   |   16   |
|    mul_ln26_1_reg_757    |    9   |
|    mul_ln26_2_reg_802    |   14   |
|    mul_ln26_3_reg_808    |   14   |
|     mul_ln26_reg_723     |    9   |
|    mul_ln34_1_reg_916    |    8   |
|     mul_ln34_reg_900     |    8   |
|     mul_ln9_1_reg_713    |   13   |
|      mul_ln9_reg_684     |    8   |
|      out_d_0_reg_186     |    5   |
|       out_d_reg_733      |    5   |
|      out_h_0_reg_210     |    4   |
|       out_h_reg_768      |    4   |
|      out_w_0_reg_222     |    4   |
|       out_w_reg_848      |    4   |
|output_height_read_reg_673|    5   |
| output_width_read_reg_668|    5   |
|          reg_234         |   16   |
|          reg_239         |   16   |
|    select_ln19_reg_797   |    5   |
|   select_ln20_5_reg_775  |    1   |
|    select_ln20_reg_752   |    4   |
|   select_ln21_1_reg_853  |    8   |
|    select_ln21_reg_819   |    4   |
|   select_ln26_1_reg_782  |    9   |
|   select_ln26_2_reg_927  |    8   |
|    select_ln26_reg_814   |    4   |
|   select_ln29_1_reg_884  |   14   |
|   select_ln29_2_reg_922  |   14   |
|    select_ln29_reg_873   |   14   |
|       tmp4_reg_911       |    8   |
| zext_ln26_1_cast4_reg_696|   14   |
|     zext_ln26_reg_690    |    9   |
| zext_ln34_1_cast_reg_708 |   12   |
|     zext_ln34_reg_702    |    8   |
+--------------------------+--------+
|           Total          |   536  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_103    |  p0  |   8  |  14  |   112  ||    41   |
|     grp_access_fu_103    |  p2  |   6  |   0  |    0   ||    33   |
| indvar_flatten39_reg_174 |  p0  |   2  |  13  |   26   ||    9    |
|      out_d_0_reg_186     |  p0  |   2  |   5  |   10   ||    9    |
|  indvar_flatten_reg_198  |  p0  |   2  |   8  |   16   ||    9    |
|      out_h_0_reg_210     |  p0  |   2  |   4  |    8   ||    9    |
|      out_w_0_reg_222     |  p0  |   2  |   4  |    8   ||    9    |
|          reg_234         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_239         |  p0  |   2  |  16  |   32   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   244  || 16.3364 ||   137   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   701  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   137  |
|  Register |    -   |    -   |   536  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   16   |   536  |   838  |
+-----------+--------+--------+--------+--------+
