0.7
2020.1
May 27 2020
20:09:33
C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sim_1/new/ALU_1.v,1619597960,verilog,,,,ALU_1,,,,,,,,
C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ALU.v,1619596796,verilog,,C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sim_1/new/ALU_1.v,,ALU,,,,,,,,
