$version Generated by VerilatedVcd $end
$date Sun Nov  3 15:02:21 2024
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  3 # A [2:0] $end
  $var wire  3 $ B [2:0] $end
  $var wire  1 & Eq $end
  $var wire  1 % Gt $end
  $var wire  1 ' Lt $end
  $scope module comparator $end
   $var wire  3 # A [2:0] $end
   $var wire  3 $ B [2:0] $end
   $var wire  1 & Eq $end
   $var wire  1 % Gt $end
   $var wire  1 ' Lt $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000 #
b000 $
0%
1&
0'
#1
b001 $
0&
1'
#2
b010 $
#3
b011 $
#4
b100 $
#5
b101 $
#6
b110 $
#7
b111 $
#8
b001 #
b000 $
1%
0'
#9
b001 $
0%
1&
#10
b010 $
0&
1'
#11
b011 $
#12
b100 $
#13
b101 $
#14
b110 $
#15
b111 $
#16
b010 #
b000 $
1%
0'
#17
b001 $
#18
b010 $
0%
1&
#19
b011 $
0&
1'
#20
b100 $
#21
b101 $
#22
b110 $
#23
b111 $
#24
b011 #
b000 $
1%
0'
#25
b001 $
#26
b010 $
#27
b011 $
0%
1&
#28
b100 $
0&
1'
#29
b101 $
#30
b110 $
#31
b111 $
#32
b100 #
b000 $
1%
0'
#33
b001 $
#34
b010 $
#35
b011 $
#36
b100 $
0%
1&
#37
b101 $
0&
1'
#38
b110 $
#39
b111 $
#40
b101 #
b000 $
1%
0'
#41
b001 $
#42
b010 $
#43
b011 $
#44
b100 $
#45
b101 $
0%
1&
#46
b110 $
0&
1'
#47
b111 $
#48
b110 #
b000 $
1%
0'
#49
b001 $
#50
b010 $
#51
b011 $
#52
b100 $
#53
b101 $
#54
b110 $
0%
1&
#55
b111 $
0&
1'
#56
b111 #
b000 $
1%
0'
#57
b001 $
#58
b010 $
#59
b011 $
#60
b100 $
#61
b101 $
#62
b110 $
#63
b111 $
0%
1&
