library ieee;
use ieee.std_logic_1164.all;
entity exp5 is
   port ( clk,load : in std_logic; 
                qb : out std_logic;
                din: in std_logic_vector( 7 downto 0);
                dout:out std_logic_vector( 7 downto 0));
end;
architecture behav of exp5 is
  begin
  process (clk,load)
  begin
   if clk'event and clk = '1' then
    if load ='1' then reg8 <= din;
      else reg8( 7 downto 1) <= reg8( 6 downto 0);
    end if;
   end if;
  end process;
  qb <= reg8(7);dout <= reg8;
end;
  
