============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  08:24:45 pm
  Module:                 mcs4_pad_frame
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[5][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[5][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31024__1705/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[5][3]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 2: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[5][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[5][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31024__1705/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[5][2]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 3: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[5][1]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[5][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31024__1705/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[5][1]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 4: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[5][0]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[5][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31024__1705/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[5][0]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 5: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[4][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[4][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30987__8428/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[4][3]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 6: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[4][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[4][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30987__8428/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[4][2]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 7: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[4][1]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[4][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30987__8428/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[4][1]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 8: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[4][0]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[4][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30987__8428/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[4][0]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 9: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[5][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[5][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31060__4733/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[5][3]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 10: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[5][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[5][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31060__4733/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[5][2]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 11: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[5][1]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[5][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31060__4733/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[5][1]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 12: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[5][0]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[5][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31060__4733/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[5][0]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 13: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[4][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[4][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30981__6417/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[4][3]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 14: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[4][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[4][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30981__6417/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[4][2]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 15: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[4][1]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[4][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30981__6417/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[4][1]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 16: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[4][0]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[4][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30981__6417/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[4][0]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 17: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[5][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[5][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31011__2398/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[5][3]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 18: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[5][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[5][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31011__2398/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[5][2]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 19: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[5][1]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[5][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31011__2398/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[5][1]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 20: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[5][0]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[5][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31011__2398/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[5][0]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 21: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[4][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[4][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30999__5115/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[4][3]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 22: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[4][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[4][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30999__5115/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[4][2]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 23: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[4][1]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[4][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30999__5115/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[4][1]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 24: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[4][0]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[4][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30999__5115/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[4][0]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 25: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[5][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[5][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31005__2883/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[5][3]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 26: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[5][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[5][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31005__2883/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[5][2]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 27: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[5][1]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[5][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31005__2883/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[5][1]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 28: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[5][0]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[5][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g31005__2883/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[5][0]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 29: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[4][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[4][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30993__1705/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[4][3]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 30: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[4][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[4][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30993__1705/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[4][2]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 31: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[4][1]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[4][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30993__1705/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[4][1]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 32: MET (41604 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[4][0]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[4][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5078                  
             Slack:=   41604                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                    (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  poc_pad                                     -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                               -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                    -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                          -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26068__2883/Y                    -       AN->Y  R     NOR2BX1        1    4.1   219   276   10448    (-,-) 
  mcs4_core_g26067__9945/Y                    -       B->Y   R     AND2X2         4   12.7   162   326   10773    (-,-) 
  mcs4_core_g26064/Y                          -       A->Y   F     INVX3          3    8.4   104   131   10904    (-,-) 
  mcs4_core_g31792/Y                          -       B->Y   F     OR2X2          8   18.6   260   294   11198    (-,-) 
  mcs4_core_g30993__1705/Y                    -       B->Y   F     OR2X2          4   11.1   168   314   11512    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[4][0]/SE -       -      F     SDFFQX1        4      -     -     0   11512    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 33: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[17][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[17][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g31026__8246/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[17][3]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 34: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram3_ram_array_reg[17][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram3_ram_array_reg[17][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g31026__8246/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram3_ram_array_reg[17][2]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 35: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[17][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[17][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g31020__6783/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[17][3]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 36: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[17][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[17][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g31020__6783/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[17][2]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 37: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[17][1]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[17][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g31020__6783/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[17][1]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 38: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[17][0]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[17][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g31020__6783/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[17][0]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 39: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[16][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[16][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g30983__2398/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[16][3]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 40: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram2_ram_array_reg[16][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram2_ram_array_reg[16][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g30983__2398/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram2_ram_array_reg[16][2]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 41: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[16][1]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[16][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g31001__4733/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[16][1]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 42: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram1_ram_array_reg[16][0]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram1_ram_array_reg[16][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g31001__4733/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram1_ram_array_reg[16][0]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 43: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[17][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[17][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g31007__1666/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[17][3]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 44: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[17][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[17][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g31007__1666/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[17][2]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 45: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[17][1]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[17][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g31007__1666/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[17][1]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 46: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[17][0]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[17][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g31007__1666/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[17][0]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 47: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[16][3]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[16][3]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g30995__8246/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[16][3]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 48: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[16][2]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[16][2]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g30995__8246/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[16][2]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 49: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[16][1]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[16][1]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g30995__8246/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[16][1]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 50: MET (41608 ps) Setup Check with Pin mcs4_core_ram_0_ram0_ram_array_reg[16][0]/CK->SE
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (F) poc_pad
          Clock: (R) My_CLK
       Endpoint: (F) mcs4_core_ram_0_ram0_ram_array_reg[16][0]/SE
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0         2934     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         5934     
                                              
             Setup:-    -616                  
       Uncertainty:-     500                  
     Required Time:=   53116                  
      Launch Clock:-    5934                  
       Input Delay:-     500                  
         Data Path:-    5074                  
             Slack:=   41608                  

Exceptions/Constraints:
  input_delay             500             I_DELAY 

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                     (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  poc_pad                                      -       -      F     (arrival)      1 2384.3  5367     0    6434    (-,-) 
  pad_poc_pad/Y                                -       PAD->Y F     PADDI         14   35.7    99  3252    9686    (-,-) 
  mcs4_core_g26081__6260/Y                     -       S1->Y  F     MX3X1          2    6.2   180   273    9960    (-,-) 
  mcs4_core_g26079/Y                           -       A->Y   R     INVX1          3    8.8   217   212   10171    (-,-) 
  mcs4_core_g26075__6417/Y                     -       A->Y   F     NAND2X2        2    6.6   224   251   10423    (-,-) 
  mcs4_core_g26065__6161/Y                     -       B->Y   R     NOR2X2         3    8.8   243   243   10666    (-,-) 
  mcs4_core_g26062/Y                           -       A->Y   F     INVX1          1    4.1   154   211   10876    (-,-) 
  mcs4_core_g31763/Y                           -       B->Y   F     OR2X2          8   18.6   260   317   11193    (-,-) 
  mcs4_core_g30995__8246/Y                     -       B->Y   F     OR2X2          4   11.1   168   315   11508    (-,-) 
  mcs4_core_ram_0_ram0_ram_array_reg[16][0]/SE -       -      F     SDFFQX1        4      -     -     0   11508    (-,-) 
#------------------------------------------------------------------------------------------------------------------------


