/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Feb  7 17:24:57 2011
 *                 MD5 Checksum         9ea0993e1ac972e15873cf04ea4c226d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_DS_WFE_RF_H__
#define BCHP_DS_WFE_RF_H__

/***************************************************************************
 *DS_WFE_RF - WFE WBRFFE Control Registers
 ***************************************************************************/
#define BCHP_DS_WFE_RF_WRF_AGC_R00               0x0009e800 /* WRF_AGC_R00 */
#define BCHP_DS_WFE_RF_WRF_AGC_R01               0x0009e804 /* WRF_AGC_R01 */
#define BCHP_DS_WFE_RF_WRF_AGC_R02               0x0009e808 /* WRF_AGC_R02 */
#define BCHP_DS_WFE_RF_WRF_AGC_R03               0x0009e80c /* WRF_AGC_R03 */
#define BCHP_DS_WFE_RF_WRF_AGC_R04               0x0009e810 /* WRF_AGC_R04 */
#define BCHP_DS_WFE_RF_WRF_AGC_R05               0x0009e814 /* WRF_AGC_R05 */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00         0x0009e818 /* WRF_AMPLIFIER_R00 */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01         0x0009e81c /* WRF_AMPLIFIER_R01 */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02         0x0009e820 /* WRF_AMPLIFIER_R02 */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00         0x0009e824 /* WRF_AUXILIARY_R00 */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R01         0x0009e828 /* WRF_AUXILIARY_R01 */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02         0x0009e82c /* WRF_AUXILIARY_R02 */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R03         0x0009e830 /* WRF_AUXILIARY_R03 */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04         0x0009e834 /* WRF_AUXILIARY_R04 */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R05         0x0009e838 /* WRF_AUXILIARY_R05 */
#define BCHP_DS_WFE_RF_WRF_FILTER_R00            0x0009e83c /* WRF_FILTER_R00 */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00           0x0009e840 /* WRF_MAINPLL_R00 */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01           0x0009e844 /* WRF_MAINPLL_R01 */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02           0x0009e848 /* WRF_MAINPLL_R02 */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03           0x0009e84c /* WRF_MAINPLL_R03 */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00           0x0009e850 /* WRF_POWERUP_R00 */
#define BCHP_DS_WFE_RF_WRF_RESET_R00             0x0009e854 /* WRF_RESET_R00 */
#define BCHP_DS_WFE_RF_WRF_SPARE_R00             0x0009e858 /* WRF_SPARE_R00 */
#define BCHP_DS_WFE_RF_WRF_SPARE_R01             0x0009e85c /* WRF_SPARE_R01 */
#define BCHP_DS_WFE_RF_WRF_READ_R00              0x0009e860 /* WRF_READ_R00 */
#define BCHP_DS_WFE_RF_WRF_READ_R01              0x0009e864 /* WRF_READ_R01 */
#define BCHP_DS_WFE_RF_WRF_READ_R02              0x0009e868 /* WRF_READ_R02 */

/***************************************************************************
 *WRF_AGC_R00 - WRF_AGC_R00
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AGC_R00 :: AGC_hist_start [31:31] */
#define BCHP_DS_WFE_RF_WRF_AGC_R00_AGC_hist_start_MASK             0x80000000
#define BCHP_DS_WFE_RF_WRF_AGC_R00_AGC_hist_start_SHIFT            31

/* DS_WFE_RF :: WRF_AGC_R00 :: AGC_lna_start [30:30] */
#define BCHP_DS_WFE_RF_WRF_AGC_R00_AGC_lna_start_MASK              0x40000000
#define BCHP_DS_WFE_RF_WRF_AGC_R00_AGC_lna_start_SHIFT             30

/* DS_WFE_RF :: WRF_AGC_R00 :: AGC_peak_pwrb [29:29] */
#define BCHP_DS_WFE_RF_WRF_AGC_R00_AGC_peak_pwrb_MASK              0x20000000
#define BCHP_DS_WFE_RF_WRF_AGC_R00_AGC_peak_pwrb_SHIFT             29

/* DS_WFE_RF :: WRF_AGC_R00 :: AGC_pd_thresh [28:23] */
#define BCHP_DS_WFE_RF_WRF_AGC_R00_AGC_pd_thresh_MASK              0x1f800000
#define BCHP_DS_WFE_RF_WRF_AGC_R00_AGC_pd_thresh_SHIFT             23

/* DS_WFE_RF :: WRF_AGC_R00 :: AGC_peak_pwr_set_pt [22:05] */
#define BCHP_DS_WFE_RF_WRF_AGC_R00_AGC_peak_pwr_set_pt_MASK        0x007fffe0
#define BCHP_DS_WFE_RF_WRF_AGC_R00_AGC_peak_pwr_set_pt_SHIFT       5

/* DS_WFE_RF :: WRF_AGC_R00 :: AGC_win_len [04:00] */
#define BCHP_DS_WFE_RF_WRF_AGC_R00_AGC_win_len_MASK                0x0000001f
#define BCHP_DS_WFE_RF_WRF_AGC_R00_AGC_win_len_SHIFT               0

/***************************************************************************
 *WRF_AGC_R01 - WRF_AGC_R01
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AGC_R01 :: AGC_log2_byp [31:31] */
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_log2_byp_MASK               0x80000000
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_log2_byp_SHIFT              31

/* DS_WFE_RF :: WRF_AGC_R01 :: AGC_Init_SelLNA_VGAb [30:30] */
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_Init_SelLNA_VGAb_MASK       0x40000000
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_Init_SelLNA_VGAb_SHIFT      30

/* DS_WFE_RF :: WRF_AGC_R01 :: AGC_LNA_only [29:29] */
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_LNA_only_MASK               0x20000000
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_LNA_only_SHIFT              29

/* DS_WFE_RF :: WRF_AGC_R01 :: AGC_init_LNA_gain [28:24] */
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_init_LNA_gain_MASK          0x1f000000
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_init_LNA_gain_SHIFT         24

/* DS_WFE_RF :: WRF_AGC_R01 :: AGC_LNA_Kbw [23:20] */
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_LNA_Kbw_MASK                0x00f00000
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_LNA_Kbw_SHIFT               20

/* DS_WFE_RF :: WRF_AGC_R01 :: AGC_LNA_inv [19:19] */
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_LNA_inv_MASK                0x00080000
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_LNA_inv_SHIFT               19

/* DS_WFE_RF :: WRF_AGC_R01 :: AGC_hi_tresh [18:00] */
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_hi_tresh_MASK               0x0007ffff
#define BCHP_DS_WFE_RF_WRF_AGC_R01_AGC_hi_tresh_SHIFT              0

/***************************************************************************
 *WRF_AGC_R02 - WRF_AGC_R02
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AGC_R02 :: AGC_negedge_sel [31:31] */
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_negedge_sel_MASK            0x80000000
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_negedge_sel_SHIFT           31

/* DS_WFE_RF :: WRF_AGC_R02 :: AGC_bvperr_en [30:30] */
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_bvperr_en_MASK              0x40000000
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_bvperr_en_SHIFT             30

/* DS_WFE_RF :: WRF_AGC_R02 :: AGC_bvp_err_term [29:24] */
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_bvp_err_term_MASK           0x3f000000
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_bvp_err_term_SHIFT          24

/* DS_WFE_RF :: WRF_AGC_R02 :: AGC_statm_clk_cfg [23:21] */
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_statm_clk_cfg_MASK          0x00e00000
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_statm_clk_cfg_SHIFT         21

/* DS_WFE_RF :: WRF_AGC_R02 :: AGC_timer_cfg [20:10] */
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_timer_cfg_MASK              0x001ffc00
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_timer_cfg_SHIFT             10

/* DS_WFE_RF :: WRF_AGC_R02 :: AGC_ramp_clk_cfg [09:07] */
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_ramp_clk_cfg_MASK           0x00000380
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_ramp_clk_cfg_SHIFT          7

/* DS_WFE_RF :: WRF_AGC_R02 :: AGC_lna_dsm_clk_cfg [06:05] */
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_lna_dsm_clk_cfg_MASK        0x00000060
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_lna_dsm_clk_cfg_SHIFT       5

/* DS_WFE_RF :: WRF_AGC_R02 :: AGC_lna_sigdel_en [04:04] */
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_lna_sigdel_en_MASK          0x00000010
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_lna_sigdel_en_SHIFT         4

/* DS_WFE_RF :: WRF_AGC_R02 :: AGC_lna_sigdel_fb2x [03:03] */
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_lna_sigdel_fb2x_MASK        0x00000008
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_lna_sigdel_fb2x_SHIFT       3

/* DS_WFE_RF :: WRF_AGC_R02 :: AGC_AGC_lna_sigdel_fb2x [02:00] */
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_AGC_lna_sigdel_fb2x_MASK    0x00000007
#define BCHP_DS_WFE_RF_WRF_AGC_R02_AGC_AGC_lna_sigdel_fb2x_SHIFT   0

/***************************************************************************
 *WRF_AGC_R03 - WRF_AGC_R03
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AGC_R03 :: AGC_AGC_frz [31:31] */
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_AGC_frz_MASK                0x80000000
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_AGC_frz_SHIFT               31

/* DS_WFE_RF :: WRF_AGC_R03 :: AGC_ATE_en [30:30] */
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_ATE_en_MASK                 0x40000000
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_ATE_en_SHIFT                30

/* DS_WFE_RF :: WRF_AGC_R03 :: AGC_dis_ramp_rev [29:29] */
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_dis_ramp_rev_MASK           0x20000000
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_dis_ramp_rev_SHIFT          29

/* DS_WFE_RF :: WRF_AGC_R03 :: AGC_dis_rslope [28:28] */
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_dis_rslope_MASK             0x10000000
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_dis_rslope_SHIFT            28

/* DS_WFE_RF :: WRF_AGC_R03 :: AGC_AGC_byp [27:27] */
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_AGC_byp_MASK                0x08000000
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_AGC_byp_SHIFT               27

/* DS_WFE_RF :: WRF_AGC_R03 :: AGC_LNA_byp_gain [26:22] */
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_LNA_byp_gain_MASK           0x07c00000
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_LNA_byp_gain_SHIFT          22

/* DS_WFE_RF :: WRF_AGC_R03 :: AGC_hist_thresh [21:16] */
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_hist_thresh_MASK            0x003f0000
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_hist_thresh_SHIFT           16

/* DS_WFE_RF :: WRF_AGC_R03 :: AGC_hist_win_len [15:00] */
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_hist_win_len_MASK           0x0000ffff
#define BCHP_DS_WFE_RF_WRF_AGC_R03_AGC_hist_win_len_SHIFT          0

/***************************************************************************
 *WRF_AGC_R04 - WRF_AGC_R04
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AGC_R04 :: AGC_vga_byp_gain [31:16] */
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_vga_byp_gain_MASK           0xffff0000
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_vga_byp_gain_SHIFT          16

/* DS_WFE_RF :: WRF_AGC_R04 :: AGC_vga_dsm_clk_cfg [15:14] */
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_vga_dsm_clk_cfg_MASK        0x0000c000
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_vga_dsm_clk_cfg_SHIFT       14

/* DS_WFE_RF :: WRF_AGC_R04 :: AGC_vga_sigdel_en [13:13] */
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_vga_sigdel_en_MASK          0x00002000
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_vga_sigdel_en_SHIFT         13

/* DS_WFE_RF :: WRF_AGC_R04 :: AGC_vga_sigdel_fb2x [12:12] */
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_vga_sigdel_fb2x_MASK        0x00001000
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_vga_sigdel_fb2x_SHIFT       12

/* DS_WFE_RF :: WRF_AGC_R04 :: AGC_dem_sch [11:09] */
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_dem_sch_MASK                0x00000e00
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_dem_sch_SHIFT               9

/* DS_WFE_RF :: WRF_AGC_R04 :: AGC_init_vga_gain [08:04] */
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_init_vga_gain_MASK          0x000001f0
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_init_vga_gain_SHIFT         4

/* DS_WFE_RF :: WRF_AGC_R04 :: AGC_VGA_Kbw [03:00] */
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_VGA_Kbw_MASK                0x0000000f
#define BCHP_DS_WFE_RF_WRF_AGC_R04_AGC_VGA_Kbw_SHIFT               0

/***************************************************************************
 *WRF_AGC_R05 - WRF_AGC_R05
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AGC_R05 :: AGC_vga_only [31:31] */
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_vga_only_MASK               0x80000000
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_vga_only_SHIFT              31

/* DS_WFE_RF :: WRF_AGC_R05 :: AGC_vga_inv [30:30] */
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_vga_inv_MASK                0x40000000
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_vga_inv_SHIFT               30

/* DS_WFE_RF :: WRF_AGC_R05 :: AGC_lna_a1 [29:25] */
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_lna_a1_MASK                 0x3e000000
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_lna_a1_SHIFT                25

/* DS_WFE_RF :: WRF_AGC_R05 :: AGC_lna_a2 [24:20] */
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_lna_a2_MASK                 0x01f00000
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_lna_a2_SHIFT                20

/* DS_WFE_RF :: WRF_AGC_R05 :: AGC_lna_a3 [19:15] */
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_lna_a3_MASK                 0x000f8000
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_lna_a3_SHIFT                15

/* DS_WFE_RF :: WRF_AGC_R05 :: AGC_vga_b1 [14:10] */
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_vga_b1_MASK                 0x00007c00
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_vga_b1_SHIFT                10

/* DS_WFE_RF :: WRF_AGC_R05 :: AGC_vga_b2 [09:05] */
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_vga_b2_MASK                 0x000003e0
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_vga_b2_SHIFT                5

/* DS_WFE_RF :: WRF_AGC_R05 :: AGC_vga_b3 [04:00] */
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_vga_b3_MASK                 0x0000001f
#define BCHP_DS_WFE_RF_WRF_AGC_R05_AGC_vga_b3_SHIFT                0

/***************************************************************************
 *WRF_AMPLIFIER_R00 - WRF_AMPLIFIER_R00
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AMPLIFIER_R00 :: OOB_commonmode_control [31:30] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_OOB_commonmode_control_MASK 0xc0000000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_OOB_commonmode_control_SHIFT 30

/* DS_WFE_RF :: WRF_AMPLIFIER_R00 :: SWITCHDAISY [29:29] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_SWITCHDAISY_MASK          0x20000000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_SWITCHDAISY_SHIFT         29

/* DS_WFE_RF :: WRF_AMPLIFIER_R00 :: MoCATRAP_current_control [28:25] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_MoCATRAP_current_control_MASK 0x1e000000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_MoCATRAP_current_control_SHIFT 25

/* DS_WFE_RF :: WRF_AMPLIFIER_R00 :: MoCATRAP_peaking_control [24:22] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_MoCATRAP_peaking_control_MASK 0x01c00000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_MoCATRAP_peaking_control_SHIFT 22

/* DS_WFE_RF :: WRF_AMPLIFIER_R00 :: MoCATRAP_commonmode [21:19] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_MoCATRAP_commonmode_MASK  0x00380000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_MoCATRAP_commonmode_SHIFT 19

/* DS_WFE_RF :: WRF_AMPLIFIER_R00 :: RFVGA_bypass_control [18:18] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_RFVGA_bypass_control_MASK 0x00040000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_RFVGA_bypass_control_SHIFT 18

/* DS_WFE_RF :: WRF_AMPLIFIER_R00 :: RFVGA_tilt_control [17:15] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_RFVGA_tilt_control_MASK   0x00038000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_RFVGA_tilt_control_SHIFT  15

/* DS_WFE_RF :: WRF_AMPLIFIER_R00 :: RFVGA_rdeg_control [14:12] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_RFVGA_rdeg_control_MASK   0x00007000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_RFVGA_rdeg_control_SHIFT  12

/* DS_WFE_RF :: WRF_AMPLIFIER_R00 :: RFVGA_current_control [11:08] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_RFVGA_current_control_MASK 0x00000f00
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_RFVGA_current_control_SHIFT 8

/* DS_WFE_RF :: WRF_AMPLIFIER_R00 :: BUFFER_RFIN1_commonmode [07:05] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_BUFFER_RFIN1_commonmode_MASK 0x000000e0
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_BUFFER_RFIN1_commonmode_SHIFT 5

/* DS_WFE_RF :: WRF_AMPLIFIER_R00 :: BUFFER_RFIN1_current [04:01] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_BUFFER_RFIN1_current_MASK 0x0000001e
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_BUFFER_RFIN1_current_SHIFT 1

/* DS_WFE_RF :: WRF_AMPLIFIER_R00 :: SWITCHRFIN1 [00:00] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_SWITCHRFIN1_MASK          0x00000001
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R00_SWITCHRFIN1_SHIFT         0

/***************************************************************************
 *WRF_AMPLIFIER_R01 - WRF_AMPLIFIER_R01
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: NC_AMP_R01_31_25 [31:25] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_NC_AMP_R01_31_25_MASK     0xfe000000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_NC_AMP_R01_31_25_SHIFT    25

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: MoCATRAP_OOB_bandwidth [24:22] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_MoCATRAP_OOB_bandwidth_MASK 0x01c00000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_MoCATRAP_OOB_bandwidth_SHIFT 22

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: LNA_LT_powerup [21:21] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_LT_powerup_MASK       0x00200000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_LT_powerup_SHIFT      21

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: LNA_SF_commonmode [20:19] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_SF_commonmode_MASK    0x00180000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_SF_commonmode_SHIFT   19

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: LNA_bypass [18:18] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_bypass_MASK           0x00040000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_bypass_SHIFT          18

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: LNA_oobmode [17:17] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_oobmode_MASK          0x00020000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_oobmode_SHIFT         17

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: LNA_vgamode [16:16] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_vgamode_MASK          0x00010000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_vgamode_SHIFT         16

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: LNA_tilt_enable [15:15] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_tilt_enable_MASK      0x00008000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_tilt_enable_SHIFT     15

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: LNA_Rampgen_gain [14:14] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_Rampgen_gain_MASK     0x00004000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_Rampgen_gain_SHIFT    14

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: LNA_FB_bias [13:12] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_FB_bias_MASK          0x00003000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_FB_bias_SHIFT         12

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: LNA_SF_current [11:09] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_SF_current_MASK       0x00000e00
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_LNA_SF_current_SHIFT      9

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: TESTPORT_SP_Attenuation [08:07] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_TESTPORT_SP_Attenuation_MASK 0x00000180
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_TESTPORT_SP_Attenuation_SHIFT 7

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: OOB_SWITCH_input [06:06] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_OOB_SWITCH_input_MASK     0x00000040
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_OOB_SWITCH_input_SHIFT    6

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: DAISY_select_dpm_sig [05:05] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_DAISY_select_dpm_sig_MASK 0x00000020
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_DAISY_select_dpm_sig_SHIFT 5

/* DS_WFE_RF :: WRF_AMPLIFIER_R01 :: DAISY_current_control [04:00] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_DAISY_current_control_MASK 0x0000001f
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R01_DAISY_current_control_SHIFT 0

/***************************************************************************
 *WRF_AMPLIFIER_R02 - WRF_AMPLIFIER_R02
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AMPLIFIER_R02 :: NC_AMP_R02_31_8 [31:08] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02_NC_AMP_R02_31_8_MASK      0xffffff00
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02_NC_AMP_R02_31_8_SHIFT     8

/* DS_WFE_RF :: WRF_AMPLIFIER_R02 :: BG_core_adj [18:16] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02_BG_core_adj_MASK          0x00070000
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02_BG_core_adj_SHIFT         16

/* DS_WFE_RF :: WRF_AMPLIFIER_R02 :: DPM_amp [07:05] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02_DPM_amp_MASK              0x000000e0
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02_DPM_amp_SHIFT             5

/* DS_WFE_RF :: WRF_AMPLIFIER_R02 :: DPM_6dB [04:04] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02_DPM_6dB_MASK              0x00000010
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02_DPM_6dB_SHIFT             4

/* DS_WFE_RF :: WRF_AMPLIFIER_R02 :: DPM_switch [03:02] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02_DPM_switch_MASK           0x0000000c
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02_DPM_switch_SHIFT          2

/* DS_WFE_RF :: WRF_AMPLIFIER_R02 :: DPM_mode [01:00] */
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02_DPM_mode_MASK             0x00000003
#define BCHP_DS_WFE_RF_WRF_AMPLIFIER_R02_DPM_mode_SHIFT            0

/***************************************************************************
 *WRF_AUXILIARY_R00 - WRF_AUXILIARY_R00
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AUXILIARY_R00 :: NC_AUX_R00_31 [31:31] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00_NC_AUX_R00_31_MASK        0x80000000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00_NC_AUX_R00_31_SHIFT       31

/* DS_WFE_RF :: WRF_AUXILIARY_R00 :: DPMPLL_NDIV_INT [30:22] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00_DPMPLL_NDIV_INT_MASK      0x7fc00000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00_DPMPLL_NDIV_INT_SHIFT     22

/* DS_WFE_RF :: WRF_AUXILIARY_R00 :: DPMPLL_P1DIV [21:18] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00_DPMPLL_P1DIV_MASK         0x003c0000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00_DPMPLL_P1DIV_SHIFT        18

/* DS_WFE_RF :: WRF_AUXILIARY_R00 :: DPMPLL_M2DIV [17:10] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00_DPMPLL_M2DIV_MASK         0x0003fc00
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00_DPMPLL_M2DIV_SHIFT        10

/* DS_WFE_RF :: WRF_AUXILIARY_R00 :: DPMPLL_M1DIV [09:02] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00_DPMPLL_M1DIV_MASK         0x000003fc
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00_DPMPLL_M1DIV_SHIFT        2

/* DS_WFE_RF :: WRF_AUXILIARY_R00 :: NC_AUX_R00_1_0 [01:00] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00_NC_AUX_R00_1_0_MASK       0x00000003
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R00_NC_AUX_R00_1_0_SHIFT      0

/***************************************************************************
 *WRF_AUXILIARY_R01 - WRF_AUXILIARY_R01
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AUXILIARY_R01 :: DPMPLL_DLY_CH2 [31:29] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R01_DPMPLL_DLY_CH2_MASK       0xe0000000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R01_DPMPLL_DLY_CH2_SHIFT      29

/* DS_WFE_RF :: WRF_AUXILIARY_R01 :: DPMPLL_DLY_CH1 [28:26] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R01_DPMPLL_DLY_CH1_MASK       0x1c000000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R01_DPMPLL_DLY_CH1_SHIFT      26

/* DS_WFE_RF :: WRF_AUXILIARY_R01 :: DPMPLL_NDIV_MODE [25:24] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R01_DPMPLL_NDIV_MODE_MASK     0x03000000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R01_DPMPLL_NDIV_MODE_SHIFT    24

/* DS_WFE_RF :: WRF_AUXILIARY_R01 :: DPMPLL_NDIV_FRAC [23:00] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R01_DPMPLL_NDIV_FRAC_MASK     0x00ffffff
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R01_DPMPLL_NDIV_FRAC_SHIFT    0

/***************************************************************************
 *WRF_AUXILIARY_R02 - WRF_AUXILIARY_R02
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AUXILIARY_R02 :: DPMPLL_HOLD [31:30] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_HOLD_MASK          0xc0000000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_HOLD_SHIFT         30

/* DS_WFE_RF :: WRF_AUXILIARY_R02 :: DPMPLL_LOAD_EN [29:28] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_LOAD_EN_MASK       0x30000000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_LOAD_EN_SHIFT      28

/* DS_WFE_RF :: WRF_AUXILIARY_R02 :: DPMPLL_CLK_SEL [27:27] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_CLK_SEL_MASK       0x08000000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_CLK_SEL_SHIFT      27

/* DS_WFE_RF :: WRF_AUXILIARY_R02 :: DPMPLL_TEST_SEL [26:23] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_TEST_SEL_MASK      0x07800000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_TEST_SEL_SHIFT     23

/* DS_WFE_RF :: WRF_AUXILIARY_R02 :: DPMPLL_TEST_EN [22:22] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_TEST_EN_MASK       0x00400000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_TEST_EN_SHIFT      22

/* DS_WFE_RF :: WRF_AUXILIARY_R02 :: DPMPLL_PWRDN_CH [21:20] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_PWRDN_CH_MASK      0x00300000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_PWRDN_CH_SHIFT     20

/* DS_WFE_RF :: WRF_AUXILIARY_R02 :: DPMPLL_PLL_CTRL [19:00] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_PLL_CTRL_MASK      0x000fffff
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R02_DPMPLL_PLL_CTRL_SHIFT     0

/***************************************************************************
 *WRF_AUXILIARY_R03 - WRF_AUXILIARY_R03
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AUXILIARY_R03 :: DPLL_PDIV [31:29] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R03_DPLL_PDIV_MASK            0xe0000000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R03_DPLL_PDIV_SHIFT           29

/* DS_WFE_RF :: WRF_AUXILIARY_R03 :: DPLL_NDIV_FRAC [28:09] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R03_DPLL_NDIV_FRAC_MASK       0x1ffffe00
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R03_DPLL_NDIV_FRAC_SHIFT      9

/* DS_WFE_RF :: WRF_AUXILIARY_R03 :: DPLL_NDIV_INT [08:01] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R03_DPLL_NDIV_INT_MASK        0x000001fe
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R03_DPLL_NDIV_INT_SHIFT       1

/* DS_WFE_RF :: WRF_AUXILIARY_R03 :: NC_AUX_R03_0 [00:00] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R03_NC_AUX_R03_0_MASK         0x00000001
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R03_NC_AUX_R03_0_SHIFT        0

/***************************************************************************
 *WRF_AUXILIARY_R04 - WRF_AUXILIARY_R04
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AUXILIARY_R04 :: NC_AUX_R04_31_17 [31:17] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04_NC_AUX_R04_31_17_MASK     0xfffe0000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04_NC_AUX_R04_31_17_SHIFT    17

/* DS_WFE_RF :: WRF_AUXILIARY_R04 :: DPLL_LDO_TRI_EN [16:16] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04_DPLL_LDO_TRI_EN_MASK      0x00010000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04_DPLL_LDO_TRI_EN_SHIFT     16

/* DS_WFE_RF :: WRF_AUXILIARY_R04 :: DPLL_LDO_CTRL [15:10] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04_DPLL_LDO_CTRL_MASK        0x0000fc00
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04_DPLL_LDO_CTRL_SHIFT       10

/* DS_WFE_RF :: WRF_AUXILIARY_R04 :: DPLL_KP [09:06] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04_DPLL_KP_MASK              0x000003c0
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04_DPLL_KP_SHIFT             6

/* DS_WFE_RF :: WRF_AUXILIARY_R04 :: DPLL_KI [05:03] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04_DPLL_KI_MASK              0x00000038
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04_DPLL_KI_SHIFT             3

/* DS_WFE_RF :: WRF_AUXILIARY_R04 :: DPLL_KA [02:00] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04_DPLL_KA_MASK              0x00000007
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R04_DPLL_KA_SHIFT             0

/***************************************************************************
 *WRF_AUXILIARY_R05 - WRF_AUXILIARY_R05
 ***************************************************************************/
/* DS_WFE_RF :: WRF_AUXILIARY_R05 :: NC_AUX_R05_31_24 [31:24] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R05_NC_AUX_R05_31_24_MASK     0xff000000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R05_NC_AUX_R05_31_24_SHIFT    24

/* DS_WFE_RF :: WRF_AUXILIARY_R05 :: DPLL_REFCLK_SEL [23:23] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R05_DPLL_REFCLK_SEL_MASK      0x00800000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R05_DPLL_REFCLK_SEL_SHIFT     23

/* DS_WFE_RF :: WRF_AUXILIARY_R05 :: DPLL_TEST_ENABLE [22:22] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R05_DPLL_TEST_ENABLE_MASK     0x00400000
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R05_DPLL_TEST_ENABLE_SHIFT    22

/* DS_WFE_RF :: WRF_AUXILIARY_R05 :: DPLL_PLL_CTRL [21:00] */
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R05_DPLL_PLL_CTRL_MASK        0x003fffff
#define BCHP_DS_WFE_RF_WRF_AUXILIARY_R05_DPLL_PLL_CTRL_SHIFT       0

/***************************************************************************
 *WRF_FILTER_R00 - WRF_FILTER_R00
 ***************************************************************************/
/* DS_WFE_RF :: WRF_FILTER_R00 :: NC_FIL_R00_31_22 [31:22] */
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_NC_FIL_R00_31_22_MASK        0xffc00000
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_NC_FIL_R00_31_22_SHIFT       22

/* DS_WFE_RF :: WRF_FILTER_R00 :: AGC_vgaagc_dac_cm [21:19] */
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_vgaagc_dac_cm_MASK       0x00380000
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_vgaagc_dac_cm_SHIFT      19

/* DS_WFE_RF :: WRF_FILTER_R00 :: AGC_lnaagc_dac_cm [18:16] */
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_lnaagc_dac_cm_MASK       0x00070000
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_lnaagc_dac_cm_SHIFT      16

/* DS_WFE_RF :: WRF_FILTER_R00 :: AGC_testctrl_15 [15:15] */
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_15_MASK         0x00008000
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_15_SHIFT        15

/* DS_WFE_RF :: WRF_FILTER_R00 :: AGC_testctrl_14 [14:14] */
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_14_MASK         0x00004000
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_14_SHIFT        14

/* DS_WFE_RF :: WRF_FILTER_R00 :: AGC_testctrl_13_12 [13:12] */
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_13_12_MASK      0x00003000
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_13_12_SHIFT     12

/* DS_WFE_RF :: WRF_FILTER_R00 :: AGC_testctrl_11 [11:11] */
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_11_MASK         0x00000800
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_11_SHIFT        11

/* DS_WFE_RF :: WRF_FILTER_R00 :: AGC_testctrl_10_6 [10:06] */
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_10_6_MASK       0x000007c0
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_10_6_SHIFT      6

/* DS_WFE_RF :: WRF_FILTER_R00 :: AGC_testctrl_5_4 [05:04] */
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_5_4_MASK        0x00000030
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_5_4_SHIFT       4

/* DS_WFE_RF :: WRF_FILTER_R00 :: AGC_testctrl_3_0 [03:00] */
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_3_0_MASK        0x0000000f
#define BCHP_DS_WFE_RF_WRF_FILTER_R00_AGC_testctrl_3_0_SHIFT       0

/***************************************************************************
 *WRF_MAINPLL_R00 - WRF_MAINPLL_R00
 ***************************************************************************/
/* DS_WFE_RF :: WRF_MAINPLL_R00 :: POWUPLOGIC_disable_OV_protection [31:31] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_POWUPLOGIC_disable_OV_protection_MASK 0x80000000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_POWUPLOGIC_disable_OV_protection_SHIFT 31

/* DS_WFE_RF :: WRF_MAINPLL_R00 :: NC_PLL_R00_30_28 [30:28] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_NC_PLL_R00_30_28_MASK       0x70000000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_NC_PLL_R00_30_28_SHIFT      28

/* DS_WFE_RF :: WRF_MAINPLL_R00 :: MIXERPLL_KVCO_CNTL [27:25] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_KVCO_CNTL_MASK     0x0e000000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_KVCO_CNTL_SHIFT    25

/* DS_WFE_RF :: WRF_MAINPLL_R00 :: MIXERPLL_QPBIASCNT [24:20] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_QPBIASCNT_MASK     0x01f00000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_QPBIASCNT_SHIFT    20

/* DS_WFE_RF :: WRF_MAINPLL_R00 :: MIXERPLL_QPBIASCNT2 [19:15] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_QPBIASCNT2_MASK    0x000f8000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_QPBIASCNT2_SHIFT   15

/* DS_WFE_RF :: WRF_MAINPLL_R00 :: MIXERPLL_QPMAINBIASCNT [14:13] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_QPMAINBIASCNT_MASK 0x00006000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_QPMAINBIASCNT_SHIFT 13

/* DS_WFE_RF :: WRF_MAINPLL_R00 :: MIXERPLL_QPMAINBIASCNT2 [12:11] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_QPMAINBIASCNT2_MASK 0x00001800
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_QPMAINBIASCNT2_SHIFT 11

/* DS_WFE_RF :: WRF_MAINPLL_R00 :: MIXERPLL_REG_B_PFD [10:08] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_REG_B_PFD_MASK     0x00000700
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_REG_B_PFD_SHIFT    8

/* DS_WFE_RF :: WRF_MAINPLL_R00 :: MIXERPLL_WBEN_LF [07:07] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_WBEN_LF_MASK       0x00000080
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_WBEN_LF_SHIFT      7

/* DS_WFE_RF :: WRF_MAINPLL_R00 :: MIXERPLL_NBR_LF [06:05] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_NBR_LF_MASK        0x00000060
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_NBR_LF_SHIFT       5

/* DS_WFE_RF :: WRF_MAINPLL_R00 :: MIXERPLL_WBR_LF [04:03] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_WBR_LF_MASK        0x00000018
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_MIXERPLL_WBR_LF_SHIFT       3

/* DS_WFE_RF :: WRF_MAINPLL_R00 :: NC_PLL_R00_2_0 [02:00] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_NC_PLL_R00_2_0_MASK         0x00000007
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R00_NC_PLL_R00_2_0_SHIFT        0

/***************************************************************************
 *WRF_MAINPLL_R01 - WRF_MAINPLL_R01
 ***************************************************************************/
/* DS_WFE_RF :: WRF_MAINPLL_R01 :: NC_PLL_R01_31_25 [31:25] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_NC_PLL_R01_31_25_MASK       0xfe000000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_NC_PLL_R01_31_25_SHIFT      25

/* DS_WFE_RF :: WRF_MAINPLL_R01 :: MIXERPLL_DIV23_SEL [24:24] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_MIXERPLL_DIV23_SEL_MASK     0x01000000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_MIXERPLL_DIV23_SEL_SHIFT    24

/* DS_WFE_RF :: WRF_MAINPLL_R01 :: NC_PLL_R01_23_22 [23:22] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_NC_PLL_R01_23_22_MASK       0x00c00000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_NC_PLL_R01_23_22_SHIFT      22

/* DS_WFE_RF :: WRF_MAINPLL_R01 :: MIXERPLL_DIVREG1P0_CNTL [21:19] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_MIXERPLL_DIVREG1P0_CNTL_MASK 0x00380000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_MIXERPLL_DIVREG1P0_CNTL_SHIFT 19

/* DS_WFE_RF :: WRF_MAINPLL_R01 :: MIXERPLL_I_CNTL [18:12] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_MIXERPLL_I_CNTL_MASK        0x0007f000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_MIXERPLL_I_CNTL_SHIFT       12

/* DS_WFE_RF :: WRF_MAINPLL_R01 :: MIXERPLL_CUR_CNTL [11:09] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_MIXERPLL_CUR_CNTL_MASK      0x00000e00
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_MIXERPLL_CUR_CNTL_SHIFT     9

/* DS_WFE_RF :: WRF_MAINPLL_R01 :: MIXERPLL_CAP_CNTL [08:00] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_MIXERPLL_CAP_CNTL_MASK      0x000001ff
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R01_MIXERPLL_CAP_CNTL_SHIFT     0

/***************************************************************************
 *WRF_MAINPLL_R02 - WRF_MAINPLL_R02
 ***************************************************************************/
/* DS_WFE_RF :: WRF_MAINPLL_R02 :: DPLL_SEL [31:31] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_DPLL_SEL_MASK               0x80000000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_DPLL_SEL_SHIFT              31

/* DS_WFE_RF :: WRF_MAINPLL_R02 :: MIXERPLL_TESTEN [30:30] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_TESTEN_MASK        0x40000000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_TESTEN_SHIFT       30

/* DS_WFE_RF :: WRF_MAINPLL_R02 :: US_DIV [29:22] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_US_DIV_MASK                 0x3fc00000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_US_DIV_SHIFT                22

/* DS_WFE_RF :: WRF_MAINPLL_R02 :: MIXERPLL_VC_PRB_EN [21:21] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_VC_PRB_EN_MASK     0x00200000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_VC_PRB_EN_SHIFT    21

/* DS_WFE_RF :: WRF_MAINPLL_R02 :: MIXERPLL_MAINVBAL [20:20] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_MAINVBAL_MASK      0x00100000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_MAINVBAL_SHIFT     20

/* DS_WFE_RF :: WRF_MAINPLL_R02 :: MIXERPLL_MAINIBAL [19:19] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_MAINIBAL_MASK      0x00080000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_MAINIBAL_SHIFT     19

/* DS_WFE_RF :: WRF_MAINPLL_R02 :: NC_PLL_R02_18 [18:18] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_NC_PLL_R02_18_MASK          0x00040000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_NC_PLL_R02_18_SHIFT         18

/* DS_WFE_RF :: WRF_MAINPLL_R02 :: MIXERPLL_LD_EN [17:17] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_LD_EN_MASK         0x00020000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_LD_EN_SHIFT        17

/* DS_WFE_RF :: WRF_MAINPLL_R02 :: MIXERPLL_VCREF [16:12] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_VCREF_MASK         0x0001f000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_VCREF_SHIFT        12

/* DS_WFE_RF :: WRF_MAINPLL_R02 :: MIXERPLL_LODIVBY4EN [11:11] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_LODIVBY4EN_MASK    0x00000800
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_LODIVBY4EN_SHIFT   11

/* DS_WFE_RF :: WRF_MAINPLL_R02 :: MIXERPLL_FBLVLFDOFF [10:10] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_FBLVLFDOFF_MASK    0x00000400
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_FBLVLFDOFF_SHIFT   10

/* DS_WFE_RF :: WRF_MAINPLL_R02 :: MIXERPLL_FBCMLBIASCNT [09:08] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_FBCMLBIASCNT_MASK  0x00000300
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_FBCMLBIASCNT_SHIFT 8

/* DS_WFE_RF :: WRF_MAINPLL_R02 :: MIXERPLL_FBDIVN [07:00] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_FBDIVN_MASK        0x000000ff
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R02_MIXERPLL_FBDIVN_SHIFT       0

/***************************************************************************
 *WRF_MAINPLL_R03 - WRF_MAINPLL_R03
 ***************************************************************************/
/* DS_WFE_RF :: WRF_MAINPLL_R03 :: NC_PLL_R03_31_28 [31:28] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_NC_PLL_R03_31_28_MASK       0xf0000000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_NC_PLL_R03_31_28_SHIFT      28

/* DS_WFE_RF :: WRF_MAINPLL_R03 :: PLL_OUTPUT_REG_CNTL [27:26] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_PLL_OUTPUT_REG_CNTL_MASK    0x0c000000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_PLL_OUTPUT_REG_CNTL_SHIFT   26

/* DS_WFE_RF :: WRF_MAINPLL_R03 :: NC_PLL_R03_25 [25:25] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_NC_PLL_R03_25_MASK          0x02000000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_NC_PLL_R03_25_SHIFT         25

/* DS_WFE_RF :: WRF_MAINPLL_R03 :: MIXERPLL_SM_TUNE [24:24] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_MIXERPLL_SM_TUNE_MASK       0x01000000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_MIXERPLL_SM_TUNE_SHIFT      24

/* DS_WFE_RF :: WRF_MAINPLL_R03 :: MIXERPLL_SM_PARM_SEL [23:23] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_MIXERPLL_SM_PARM_SEL_MASK   0x00800000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_MIXERPLL_SM_PARM_SEL_SHIFT  23

/* DS_WFE_RF :: WRF_MAINPLL_R03 :: MIXERPLL_SM_TIMER [22:18] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_MIXERPLL_SM_TIMER_MASK      0x007c0000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_MIXERPLL_SM_TIMER_SHIFT     18

/* DS_WFE_RF :: WRF_MAINPLL_R03 :: MIXERPLL_SM_ISRANGE [17:15] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_MIXERPLL_SM_ISRANGE_MASK    0x00038000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_MIXERPLL_SM_ISRANGE_SHIFT   15

/* DS_WFE_RF :: WRF_MAINPLL_R03 :: MIXERPLL_SM_WB [14:14] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_MIXERPLL_SM_WB_MASK         0x00004000
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_MIXERPLL_SM_WB_SHIFT        14

/* DS_WFE_RF :: WRF_MAINPLL_R03 :: MIXERPLL_SM_VCREF_VTH [13:10] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_MIXERPLL_SM_VCREF_VTH_MASK  0x00003c00
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_MIXERPLL_SM_VCREF_VTH_SHIFT 10

/* DS_WFE_RF :: WRF_MAINPLL_R03 :: NC_PLL_R03_9_8 [09:08] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_NC_PLL_R03_9_8_MASK         0x00000300
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_NC_PLL_R03_9_8_SHIFT        8

/* DS_WFE_RF :: WRF_MAINPLL_R03 :: DS_DIV [07:00] */
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_DS_DIV_MASK                 0x000000ff
#define BCHP_DS_WFE_RF_WRF_MAINPLL_R03_DS_DIV_SHIFT                0

/***************************************************************************
 *WRF_POWERUP_R00 - WRF_POWERUP_R00
 ***************************************************************************/
/* DS_WFE_RF :: WRF_POWERUP_R00 :: NC_POWERUP_CG2 [31:29] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_NC_POWERUP_CG2_MASK         0xe0000000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_NC_POWERUP_CG2_SHIFT        29

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_CLK_DIV_WFEDS [28:28] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_CLK_DIV_WFEDS_MASK  0x10000000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_CLK_DIV_WFEDS_SHIFT 28

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_CLK_DIV_US [27:27] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_CLK_DIV_US_MASK     0x08000000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_CLK_DIV_US_SHIFT    27

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_CLK_BUFFER_WBADC [26:26] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_CLK_BUFFER_WBADC_MASK 0x04000000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_CLK_BUFFER_WBADC_SHIFT 26

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_APLL [25:25] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_APLL_MASK           0x02000000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_APLL_SHIFT          25

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_LCDPLL [24:24] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_LCDPLL_MASK         0x01000000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_LCDPLL_SHIFT        24

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_LCDPLL_LDO [23:23] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_LCDPLL_LDO_MASK     0x00800000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_LCDPLL_LDO_SHIFT    23

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_MIXERPLL_WD [22:22] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_WD_MASK    0x00400000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_WD_SHIFT   22

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_MIXERPLL_DIV23 [21:21] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_DIV23_MASK 0x00200000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_DIV23_SHIFT 21

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_MIXERPLL_VCO [20:20] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_VCO_MASK   0x00100000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_VCO_SHIFT  20

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_MIXERPLL_QP [19:19] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_QP_MASK    0x00080000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_QP_SHIFT   19

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_MIXERPLL_FBDIV [18:18] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_FBDIV_MASK 0x00040000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_FBDIV_SHIFT 18

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_MIXERPLL_LP [17:17] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_LP_MASK    0x00020000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_LP_SHIFT   17

/* DS_WFE_RF :: WRF_POWERUP_R00 :: NC_POWERUP_CG1 [16:16] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_NC_POWERUP_CG1_MASK         0x00010000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_NC_POWERUP_CG1_SHIFT        16

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_DPM [15:15] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_DPM_MASK            0x00008000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_DPM_SHIFT           15

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_DPM_LDO [14:14] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_DPM_LDO_MASK        0x00004000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_DPM_LDO_SHIFT       14

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_AGC_vgaagc_daclpf [13:13] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_AGC_vgaagc_daclpf_MASK 0x00002000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_AGC_vgaagc_daclpf_SHIFT 13

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_AGC_lnaagc_daclpf [12:12] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_AGC_lnaagc_daclpf_MASK 0x00001000
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_AGC_lnaagc_daclpf_SHIFT 12

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_LNA [11:11] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_LNA_MASK            0x00000800
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_LNA_SHIFT           11

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_OOB_INPUT [10:10] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_OOB_INPUT_MASK      0x00000400
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_OOB_INPUT_SHIFT     10

/* DS_WFE_RF :: WRF_POWERUP_R00 :: NC_POWERUP_SP [09:09] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_NC_POWERUP_SP_MASK          0x00000200
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_NC_POWERUP_SP_SHIFT         9

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_DAISY [08:08] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_DAISY_MASK          0x00000100
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_DAISY_SHIFT         8

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_MoCATRAP [07:07] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MoCATRAP_MASK       0x00000080
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MoCATRAP_SHIFT      7

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_RFVGA [06:06] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_RFVGA_MASK          0x00000040
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_RFVGA_SHIFT         6

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_BUFFER_RFIN1 [05:05] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_BUFFER_RFIN1_MASK   0x00000020
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_BUFFER_RFIN1_SHIFT  5

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_LCDPLL_MASTER [04:04] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_LCDPLL_MASTER_MASK  0x00000010
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_LCDPLL_MASTER_SHIFT 4

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_MIXERPLL_MASTER [03:03] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_MASTER_MASK 0x00000008
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MIXERPLL_MASTER_SHIFT 3

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_CLOCKGEN [02:02] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_CLOCKGEN_MASK       0x00000004
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_CLOCKGEN_SHIFT      2

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_SIG_PATH [01:01] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_SIG_PATH_MASK       0x00000002
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_SIG_PATH_SHIFT      1

/* DS_WFE_RF :: WRF_POWERUP_R00 :: POWERUP_MASTER [00:00] */
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MASTER_MASK         0x00000001
#define BCHP_DS_WFE_RF_WRF_POWERUP_R00_POWERUP_MASTER_SHIFT        0

/***************************************************************************
 *WRF_RESET_R00 - WRF_RESET_R00
 ***************************************************************************/
/* DS_WFE_RF :: WRF_RESET_R00 :: NC_RES_R00_31_27 [31:27] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_NC_RES_R00_31_27_MASK         0xf8000000
#define BCHP_DS_WFE_RF_WRF_RESET_R00_NC_RES_R00_31_27_SHIFT        27

/* DS_WFE_RF :: WRF_RESET_R00 :: RESET_AGC_vga_dsm_srst [26:26] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_AGC_vga_dsm_srst_MASK   0x04000000
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_AGC_vga_dsm_srst_SHIFT  26

/* DS_WFE_RF :: WRF_RESET_R00 :: RESET_AGC_lna_dsm_srst [25:25] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_AGC_lna_dsm_srst_MASK   0x02000000
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_AGC_lna_dsm_srst_SHIFT  25

/* DS_WFE_RF :: WRF_RESET_R00 :: RESET_AGC_lna_agc_srst [24:24] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_AGC_lna_agc_srst_MASK   0x01000000
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_AGC_lna_agc_srst_SHIFT  24

/* DS_WFE_RF :: WRF_RESET_R00 :: NC_RES_R00_23_21 [23:21] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_NC_RES_R00_23_21_MASK         0x00e00000
#define BCHP_DS_WFE_RF_WRF_RESET_R00_NC_RES_R00_23_21_SHIFT        21

/* DS_WFE_RF :: WRF_RESET_R00 :: RESET_DPMPLL_dreset [20:20] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_DPMPLL_dreset_MASK      0x00100000
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_DPMPLL_dreset_SHIFT     20

/* DS_WFE_RF :: WRF_RESET_R00 :: RESET_DPMPLL_areset [19:19] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_DPMPLL_areset_MASK      0x00080000
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_DPMPLL_areset_SHIFT     19

/* DS_WFE_RF :: WRF_RESET_R00 :: RESET_MIXERPLL_LD [18:18] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_MIXERPLL_LD_MASK        0x00040000
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_MIXERPLL_LD_SHIFT       18

/* DS_WFE_RF :: WRF_RESET_R00 :: RESET_MIXERPLL_div23 [17:17] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_MIXERPLL_div23_MASK     0x00020000
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_MIXERPLL_div23_SHIFT    17

/* DS_WFE_RF :: WRF_RESET_R00 :: RESET_MIXERPLL_fbdiv [16:16] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_MIXERPLL_fbdiv_MASK     0x00010000
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESET_MIXERPLL_fbdiv_SHIFT    16

/* DS_WFE_RF :: WRF_RESET_R00 :: NC_RES_R00_15_9 [15:09] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_NC_RES_R00_15_9_MASK          0x0000fe00
#define BCHP_DS_WFE_RF_WRF_RESET_R00_NC_RES_R00_15_9_SHIFT         9

/* DS_WFE_RF :: WRF_RESET_R00 :: RESETB_AGC_rst_n [08:08] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESETB_AGC_rst_n_MASK         0x00000100
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESETB_AGC_rst_n_SHIFT        8

/* DS_WFE_RF :: WRF_RESET_R00 :: NC_RES_R00_7_4 [07:04] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_NC_RES_R00_7_4_MASK           0x000000f0
#define BCHP_DS_WFE_RF_WRF_RESET_R00_NC_RES_R00_7_4_SHIFT          4

/* DS_WFE_RF :: WRF_RESET_R00 :: RESETB_DIV_DSWFE [03:03] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESETB_DIV_DSWFE_MASK         0x00000008
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESETB_DIV_DSWFE_SHIFT        3

/* DS_WFE_RF :: WRF_RESET_R00 :: RESETB_DIV_US [02:02] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESETB_DIV_US_MASK            0x00000004
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESETB_DIV_US_SHIFT           2

/* DS_WFE_RF :: WRF_RESET_R00 :: RESETB_DPLL [01:01] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESETB_DPLL_MASK              0x00000002
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESETB_DPLL_SHIFT             1

/* DS_WFE_RF :: WRF_RESET_R00 :: RESETB_MIXERPLL_SM [00:00] */
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESETB_MIXERPLL_SM_MASK       0x00000001
#define BCHP_DS_WFE_RF_WRF_RESET_R00_RESETB_MIXERPLL_SM_SHIFT      0

/***************************************************************************
 *WRF_SPARE_R00 - WRF_SPARE_R00
 ***************************************************************************/
/* DS_WFE_RF :: WRF_SPARE_R00 :: NC_SPA_R00_31_0 [31:00] */
#define BCHP_DS_WFE_RF_WRF_SPARE_R00_NC_SPA_R00_31_0_MASK          0xffffffff
#define BCHP_DS_WFE_RF_WRF_SPARE_R00_NC_SPA_R00_31_0_SHIFT         0

/***************************************************************************
 *WRF_SPARE_R01 - WRF_SPARE_R01
 ***************************************************************************/
/* DS_WFE_RF :: WRF_SPARE_R01 :: NC_SPA_R01_31_0 [31:00] */
#define BCHP_DS_WFE_RF_WRF_SPARE_R01_NC_SPA_R01_31_0_MASK          0xffffffff
#define BCHP_DS_WFE_RF_WRF_SPARE_R01_NC_SPA_R01_31_0_SHIFT         0

/***************************************************************************
 *WRF_READ_R00 - WRF_READ_R00
 ***************************************************************************/
/* DS_WFE_RF :: WRF_READ_R00 :: NC_READ_R00_31_23 [31:23] */
#define BCHP_DS_WFE_RF_WRF_READ_R00_NC_READ_R00_31_23_MASK         0xff800000
#define BCHP_DS_WFE_RF_WRF_READ_R00_NC_READ_R00_31_23_SHIFT        23

/* DS_WFE_RF :: WRF_READ_R00 :: DPLL_stat_out [22:11] */
#define BCHP_DS_WFE_RF_WRF_READ_R00_DPLL_stat_out_MASK             0x007ff800
#define BCHP_DS_WFE_RF_WRF_READ_R00_DPLL_stat_out_SHIFT            11

/* DS_WFE_RF :: WRF_READ_R00 :: DPLL_lock [10:10] */
#define BCHP_DS_WFE_RF_WRF_READ_R00_DPLL_lock_MASK                 0x00000400
#define BCHP_DS_WFE_RF_WRF_READ_R00_DPLL_lock_SHIFT                10

/* DS_WFE_RF :: WRF_READ_R00 :: DPMPLL_lock [09:09] */
#define BCHP_DS_WFE_RF_WRF_READ_R00_DPMPLL_lock_MASK               0x00000200
#define BCHP_DS_WFE_RF_WRF_READ_R00_DPMPLL_lock_SHIFT              9

/* DS_WFE_RF :: WRF_READ_R00 :: MIXERPLL_tunepll_sm [08:04] */
#define BCHP_DS_WFE_RF_WRF_READ_R00_MIXERPLL_tunepll_sm_MASK       0x000001f0
#define BCHP_DS_WFE_RF_WRF_READ_R00_MIXERPLL_tunepll_sm_SHIFT      4

/* DS_WFE_RF :: WRF_READ_R00 :: MIXERPLL_tunepll_freqlock [03:03] */
#define BCHP_DS_WFE_RF_WRF_READ_R00_MIXERPLL_tunepll_freqlock_MASK 0x00000008
#define BCHP_DS_WFE_RF_WRF_READ_R00_MIXERPLL_tunepll_freqlock_SHIFT 3

/* DS_WFE_RF :: WRF_READ_R00 :: MIXERPLL_tunepll_tunedone [02:02] */
#define BCHP_DS_WFE_RF_WRF_READ_R00_MIXERPLL_tunepll_tunedone_MASK 0x00000004
#define BCHP_DS_WFE_RF_WRF_READ_R00_MIXERPLL_tunepll_tunedone_SHIFT 2

/* DS_WFE_RF :: WRF_READ_R00 :: MIXERPLL_freqlock [01:01] */
#define BCHP_DS_WFE_RF_WRF_READ_R00_MIXERPLL_freqlock_MASK         0x00000002
#define BCHP_DS_WFE_RF_WRF_READ_R00_MIXERPLL_freqlock_SHIFT        1

/* DS_WFE_RF :: WRF_READ_R00 :: MIXERPLL_popcap [00:00] */
#define BCHP_DS_WFE_RF_WRF_READ_R00_MIXERPLL_popcap_MASK           0x00000001
#define BCHP_DS_WFE_RF_WRF_READ_R00_MIXERPLL_popcap_SHIFT          0

/***************************************************************************
 *WRF_READ_R01 - WRF_READ_R01
 ***************************************************************************/
/* DS_WFE_RF :: WRF_READ_R01 :: AGC_lnaagc_readbus0 [31:00] */
#define BCHP_DS_WFE_RF_WRF_READ_R01_AGC_lnaagc_readbus0_MASK       0xffffffff
#define BCHP_DS_WFE_RF_WRF_READ_R01_AGC_lnaagc_readbus0_SHIFT      0

/***************************************************************************
 *WRF_READ_R02 - WRF_READ_R02
 ***************************************************************************/
/* DS_WFE_RF :: WRF_READ_R02 :: AGC_lnaagc_readbus1 [31:00] */
#define BCHP_DS_WFE_RF_WRF_READ_R02_AGC_lnaagc_readbus1_MASK       0xffffffff
#define BCHP_DS_WFE_RF_WRF_READ_R02_AGC_lnaagc_readbus1_SHIFT      0

#endif /* #ifndef BCHP_DS_WFE_RF_H__ */

/* End of File */
