
*** Running vivado
    with args -log p2s.vds -m64 -mode batch -messageDb vivado.pb -notrace -source p2s.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source p2s.tcl -notrace
Command: synth_design -top p2s -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 268.328 ; gain = 81.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'p2s' [E:/ECEC302/Projects/para2serial/para2serial.srcs/sources_1/new/p2s.vhd:15]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [E:/ECEC302/Projects/para2serial/para2serial.srcs/sources_1/new/p2s.vhd:19]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [E:/ECEC302/Projects/para2serial/para2serial.srcs/sources_1/new/p2s.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'p2s' (1#1) [E:/ECEC302/Projects/para2serial/para2serial.srcs/sources_1/new/p2s.vhd:15]
WARNING: [Synth 8-3331] design p2s has unconnected port btn0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 302.617 ; gain = 115.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 302.617 ; gain = 115.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ECEC302/Basys3_Master.xdc]
Finished Parsing XDC File [E:/ECEC302/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 588.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design p2s has unconnected port btn0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 588.598 ; gain = 401.520

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (z_reg)
WARNING: [Synth 8-3332] Sequential element (\db_ns_reg[1] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\db_ns_reg[0] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (en_reg) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[31] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[30] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[29] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[28] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[27] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[26] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[25] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[24] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[23] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[22] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[21] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[20] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[19] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[18] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[17] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[16] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[15] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[14] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[13] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[12] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[11] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[10] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[9] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[8] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[7] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[6] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[5] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[4] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[3] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[2] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[1] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[0] ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[31]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[30]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[29]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[28]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[27]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[26]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[25]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[24]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[23]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[22]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[21]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[20]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[19]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[18]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[17]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[16]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[15]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[14]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[13]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[12]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[11]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[10]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[9]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[8]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[7]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[6]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[5]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[4]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[3]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[2]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[1]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (\count_reg[0]__0 ) is unused and will be removed from module p2s.
WARNING: [Synth 8-3332] Sequential element (z_reg) is unused and will be removed from module p2s.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 588.598 ; gain = 401.520

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     4|
|2     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     9|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 588.598 ; gain = 401.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 69 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 588.598 ; gain = 82.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 588.598 ; gain = 401.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 588.598 ; gain = 374.219
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 588.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 16:08:25 2015...
