/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [25:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [27:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [49:0] celloutsig_0_33z;
  wire [12:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [21:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_3z ? celloutsig_0_3z : in_data[80];
  assign celloutsig_0_14z = celloutsig_0_1z ? celloutsig_0_12z : celloutsig_0_10z;
  assign celloutsig_0_23z = celloutsig_0_16z[8] ? celloutsig_0_4z : celloutsig_0_10z;
  assign celloutsig_0_38z = ~((celloutsig_0_36z | celloutsig_0_8z[3]) & celloutsig_0_14z);
  assign celloutsig_0_22z = ~((celloutsig_0_15z[11] | celloutsig_0_21z[23]) & celloutsig_0_15z[6]);
  assign celloutsig_0_32z = ~((celloutsig_0_10z | celloutsig_0_12z) & (celloutsig_0_28z | celloutsig_0_8z[2]));
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_3z));
  assign celloutsig_0_53z = ~((celloutsig_0_13z | _00_) & (celloutsig_0_27z | celloutsig_0_30z));
  assign celloutsig_0_3z = in_data[58] | ~(celloutsig_0_0z[20]);
  assign celloutsig_1_2z = celloutsig_1_1z[8] | ~(celloutsig_1_1z[5]);
  assign celloutsig_1_7z = celloutsig_1_0z | ~(celloutsig_1_1z[9]);
  assign celloutsig_1_13z = celloutsig_1_12z[8] | ~(celloutsig_1_5z);
  assign celloutsig_0_29z = celloutsig_0_21z[18] | ~(celloutsig_0_7z[1]);
  assign celloutsig_0_31z = celloutsig_0_18z | celloutsig_0_11z;
  assign celloutsig_1_11z = celloutsig_1_1z[3] | celloutsig_1_9z;
  reg [2:0] _17_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 3'h0;
    else _17_ <= { in_data[52], celloutsig_0_4z, celloutsig_0_13z };
  assign { _00_, _01_[1:0] } = _17_;
  assign celloutsig_0_34z = { in_data[13:6], celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_4z } & { in_data[54:49], celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_1_4z = celloutsig_1_1z[6:1] & in_data[106:101];
  assign celloutsig_0_7z = celloutsig_0_0z[13:7] & { celloutsig_0_0z[22:21], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_0z[15:5] & { celloutsig_0_0z[24:15], celloutsig_0_3z };
  assign celloutsig_0_21z = { in_data[77:56], celloutsig_0_11z, celloutsig_0_12z, _00_, _01_[1:0], celloutsig_0_6z } & { celloutsig_0_0z[25:1], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_1_8z = { celloutsig_1_1z[5:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z } / { 1'h1, celloutsig_1_1z[8:1] };
  assign celloutsig_0_15z = celloutsig_0_0z[24:8] / { 1'h1, celloutsig_0_0z[15:1], celloutsig_0_2z };
  assign celloutsig_1_14z = celloutsig_1_12z[5:3] == { celloutsig_1_4z[5:4], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_17z[6:4], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_5z } == { celloutsig_1_1z[11:8], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_19z = celloutsig_1_4z[5:3] == celloutsig_1_1z[3:1];
  assign celloutsig_0_27z = { celloutsig_0_21z[27:24], celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_2z } == { celloutsig_0_15z[8:3], celloutsig_0_12z };
  assign celloutsig_0_28z = { celloutsig_0_0z[13:10], celloutsig_0_1z } == { celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_26z };
  assign celloutsig_0_36z = { celloutsig_0_33z[46:39], celloutsig_0_28z, celloutsig_0_8z } === { celloutsig_0_35z[5:2], celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_1_15z = { celloutsig_1_4z[4:2], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_0z } === celloutsig_1_12z;
  assign celloutsig_0_48z = { celloutsig_0_21z[27:18], celloutsig_0_36z } > { celloutsig_0_44z[11:3], celloutsig_0_31z, celloutsig_0_38z };
  assign celloutsig_0_18z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z } > { celloutsig_0_16z[9:6], celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_6z = { celloutsig_0_0z[17:15], celloutsig_0_3z, celloutsig_0_5z } && celloutsig_0_0z[20:16];
  assign celloutsig_1_0z = in_data[126:121] || in_data[132:127];
  assign celloutsig_1_9z = { in_data[187:162], celloutsig_1_2z } || { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_12z = { celloutsig_0_0z[19], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } < in_data[13:9];
  assign celloutsig_0_30z = { _00_, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_12z } < { celloutsig_0_0z[22], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_3z = celloutsig_1_0z & ~(celloutsig_1_1z[8]);
  assign celloutsig_0_2z = celloutsig_0_0z[23] & ~(in_data[8]);
  assign celloutsig_0_0z = in_data[63:38] * in_data[79:54];
  assign celloutsig_0_35z = { celloutsig_0_34z[6:3], celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_5z } * in_data[21:15];
  assign celloutsig_1_12z = { celloutsig_1_1z[11:2], celloutsig_1_9z } * in_data[140:130];
  assign celloutsig_0_24z = celloutsig_0_21z[14:11] * celloutsig_0_16z[10:7];
  assign celloutsig_1_6z = { celloutsig_1_1z[11:6], celloutsig_1_5z } != celloutsig_1_1z[8:2];
  assign celloutsig_0_1z = celloutsig_0_0z[18:16] != in_data[76:74];
  assign celloutsig_0_20z = { celloutsig_0_9z[0], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_14z } != celloutsig_0_16z[9:1];
  assign celloutsig_0_11z = celloutsig_0_0z[8:3] !== { celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_13z = { in_data[15:2], celloutsig_0_9z } !== { in_data[60:51], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_26z = { celloutsig_0_8z[1], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_3z } !== { celloutsig_0_21z[25:21], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_23z };
  assign celloutsig_0_8z = ~ { celloutsig_0_0z[15:13], celloutsig_0_1z };
  assign celloutsig_1_10z = | { celloutsig_1_8z[7:5], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_10z = | { in_data[27:25], celloutsig_0_3z };
  assign celloutsig_0_17z = in_data[26] & celloutsig_0_15z[14];
  assign celloutsig_1_5z = ^ celloutsig_1_4z[4:0];
  assign celloutsig_0_44z = { celloutsig_0_21z[13:6], celloutsig_0_18z, _00_, _01_[1:0] } >> { celloutsig_0_16z[4:1], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_52z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_36z, celloutsig_0_48z } - { celloutsig_0_33z[26:24], celloutsig_0_14z };
  assign celloutsig_1_1z = in_data[108:97] - { in_data[119:110], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_1z[11:1], celloutsig_1_12z } - { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z } - celloutsig_0_0z[24:20];
  assign celloutsig_0_33z = { in_data[76:33], celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_32z } ~^ { in_data[31:1], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_16z };
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
