// Seed: 2176741405
module module_0;
  logic id_1 = -1;
  assign module_2.id_8 = 0;
endmodule
module module_1 (
    inout logic id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply0 id_9
);
  always begin : LABEL_0
    id_0 = -1;
  end
  wire [-1 : -1] id_11;
  always #($realtime) #1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1,
    output wand id_2,
    output tri0 id_3,
    input wand id_4,
    output wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    output uwire id_8,
    output tri id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input wire id_13,
    inout wor id_14,
    output wor id_15,
    output supply1 id_16
);
  integer id_18;
  ;
  module_0 modCall_1 ();
endmodule
