INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.ip_user_files/ipstatic/hdl/vhdl/inverse_clarke_cos_lut_ROM_AUTO_1R.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverse_clarke_cos_lut_ROM_AUTO_1R'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.ip_user_files/ipstatic/hdl/vhdl/inverse_clarke_mul_32s_32s_63_5_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverse_clarke_mul_32s_32s_63_5_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.ip_user_files/ipstatic/hdl/vhdl/inverse_clarke_regslice_both.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverse_clarke_regslice_both'
INFO: [VRFC 10-3107] analyzing entity 'inverse_clarke_regslice_both_w1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.ip_user_files/ipstatic/hdl/vhdl/inverse_clarke_sin_lut_ROM_AUTO_1R.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverse_clarke_sin_lut_ROM_AUTO_1R'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.ip_user_files/ipstatic/hdl/vhdl/inverse_clarke.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverse_clarke'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.gen/sources_1/ip/inverse_clarke_0/sim/inverse_clarke_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inverse_clarke_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/clarke_hls_test/clarke_hls_test.srcs/sim_1/new/tb_inverse_clarke.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_inverse_clarke_0'
