#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001279100 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v00000000012d37f0_0 .var "clk_tb", 0 0;
v00000000012d4970_0 .net "display1", 6 0, v0000000001267530_0;  1 drivers
v00000000012d4bf0_0 .net "display2", 6 0, v0000000001266d10_0;  1 drivers
v00000000012d5230_0 .net "display3", 6 0, v0000000001266f90_0;  1 drivers
v00000000012d39d0_0 .net "display4", 6 0, v0000000001267d50_0;  1 drivers
v00000000012d4150_0 .net "display5", 6 0, v0000000001266db0_0;  1 drivers
v00000000012d4ab0_0 .var "rst_tb", 0 0;
S_000000000112f9e0 .scope module, "main" "main" 2 8, 3 11 0, S_0000000001279100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 7 "display1";
    .port_info 3 /OUTPUT 7 "display2";
    .port_info 4 /OUTPUT 7 "display3";
    .port_info 5 /OUTPUT 7 "display4";
    .port_info 6 /OUTPUT 7 "display5";
P_0000000001198050 .param/l "AUX1" 0 3 76, C4<0101>;
P_0000000001198088 .param/l "AUX2" 0 3 77, C4<1111>;
P_00000000011980c0 .param/l "AUX3" 0 3 80, C4<0110>;
P_00000000011980f8 .param/l "AUX4" 0 3 81, C4<0111>;
P_0000000001198130 .param/l "AUX5" 0 3 82, C4<1100>;
P_0000000001198168 .param/l "EX" 0 3 75, C4<0010>;
P_00000000011981a0 .param/l "FIM" 0 3 84, C4<1001>;
P_00000000011981d8 .param/l "ID" 0 3 74, C4<0001>;
P_0000000001198210 .param/l "IF" 0 3 73, C4<0000>;
P_0000000001198248 .param/l "MEM" 0 3 78, C4<0011>;
P_0000000001198280 .param/l "SUMPC" 0 3 83, C4<1000>;
P_00000000011982b8 .param/l "WB" 0 3 79, C4<0100>;
v00000000012d0d10_0 .net "alucontrol", 3 0, v00000000012cf3e0_0;  1 drivers
v00000000012cfe10_0 .net "aluresult1", 0 0, v0000000001267b70_0;  1 drivers
v00000000012d0090_0 .net "aluresult2", 31 0, v00000000012672b0_0;  1 drivers
v00000000012cf9b0_0 .net "alusrc", 0 0, v00000000012cd7c0_0;  1 drivers
v00000000012d0770_0 .net "branch", 0 0, v00000000012cdfe0_0;  1 drivers
v00000000012d1030_0 .net "clk", 0 0, v00000000012d37f0_0;  1 drivers
v00000000012d0ef0_0 .net "dezenapc", 3 0, L_00000000012d4d30;  1 drivers
v00000000012cfff0_0 .net "dezenareg", 3 0, L_00000000012d36b0;  1 drivers
v00000000012d0270_0 .net "display1", 6 0, v0000000001267530_0;  alias, 1 drivers
v00000000012cfa50_0 .net "display2", 6 0, v0000000001266d10_0;  alias, 1 drivers
v00000000012d0db0_0 .net "display3", 6 0, v0000000001266f90_0;  alias, 1 drivers
v00000000012d0e50_0 .net "display4", 6 0, v0000000001267d50_0;  alias, 1 drivers
v00000000012cfaf0_0 .net "display5", 6 0, v0000000001266db0_0;  alias, 1 drivers
v00000000012d0f90_0 .var "estado", 3 0;
v00000000012d13f0_0 .var "final", 3 0;
v00000000012cf5f0_0 .net "funct3", 2 0, v00000000012682f0_0;  1 drivers
v00000000012d0590_0 .net "funct7", 6 0, v0000000001267f30_0;  1 drivers
v00000000012d10d0_0 .net "immediate", 11 0, v00000000012686b0_0;  1 drivers
v00000000012cf550_0 .net "instrucao", 31 0, v0000000001228de0_0;  1 drivers
v00000000012cfc30_0 .net "mem0", 31 0, v00000000012cc250_0;  1 drivers
v00000000012cfeb0_0 .net "mem1", 31 0, v00000000012cbcb0_0;  1 drivers
v00000000012cf690_0 .net "mem10", 31 0, v00000000012cbb70_0;  1 drivers
v00000000012d0810_0 .net "mem11", 31 0, v00000000012cd3d0_0;  1 drivers
v00000000012d0130_0 .net "mem12", 31 0, v00000000012cc430_0;  1 drivers
v00000000012cff50_0 .net "mem13", 31 0, v00000000012cbad0_0;  1 drivers
v00000000012cf730_0 .net "mem14", 31 0, v00000000012cbd50_0;  1 drivers
v00000000012d0310_0 .net "mem15", 31 0, v00000000012cc070_0;  1 drivers
v00000000012cf7d0_0 .net "mem16", 31 0, v00000000012ccd90_0;  1 drivers
v00000000012cf870_0 .net "mem17", 31 0, v00000000012cc570_0;  1 drivers
v00000000012d0950_0 .net "mem18", 31 0, v00000000012cd150_0;  1 drivers
v00000000012d03b0_0 .net "mem19", 31 0, v00000000012ccbb0_0;  1 drivers
v00000000012d0450_0 .net "mem2", 31 0, v00000000012cd010_0;  1 drivers
v00000000012d04f0_0 .net "mem20", 31 0, v00000000012cd330_0;  1 drivers
v00000000012d0630_0 .net "mem21", 31 0, v00000000012cc9d0_0;  1 drivers
v00000000012d06d0_0 .net "mem22", 31 0, v00000000012cc110_0;  1 drivers
v00000000012d08b0_0 .net "mem23", 31 0, v00000000012cb670_0;  1 drivers
v00000000012d1560_0 .net "mem24", 31 0, v00000000012cccf0_0;  1 drivers
v00000000012d2fa0_0 .net "mem25", 31 0, v00000000012cca70_0;  1 drivers
v00000000012d17e0_0 .net "mem26", 31 0, v00000000012cb850_0;  1 drivers
v00000000012d2140_0 .net "mem27", 31 0, v00000000012cb8f0_0;  1 drivers
v00000000012d1920_0 .net "mem28", 31 0, v00000000012cce30_0;  1 drivers
v00000000012d1880_0 .net "mem29", 31 0, v00000000012cc890_0;  1 drivers
v00000000012d19c0_0 .net "mem3", 31 0, v00000000012cc1b0_0;  1 drivers
v00000000012d2d20_0 .net "mem30", 31 0, v00000000012cb530_0;  1 drivers
v00000000012d32c0_0 .net "mem31", 31 0, v00000000012cd290_0;  1 drivers
v00000000012d1740_0 .net "mem4", 31 0, v00000000012cbfd0_0;  1 drivers
v00000000012d1ce0_0 .net "mem5", 31 0, v00000000012cc2f0_0;  1 drivers
v00000000012d3040_0 .net "mem6", 31 0, v00000000012cb710_0;  1 drivers
v00000000012d2280_0 .net "mem7", 31 0, v00000000012cced0_0;  1 drivers
v00000000012d2780_0 .net "mem8", 31 0, v00000000012cba30_0;  1 drivers
v00000000012d2b40_0 .net "mem9", 31 0, v00000000012cbdf0_0;  1 drivers
v00000000012d1e20_0 .net "memread", 0 0, v00000000012d1170_0;  1 drivers
v00000000012d1a60_0 .net "memtoreg", 0 0, v00000000012d0b30_0;  1 drivers
v00000000012d2be0_0 .net "memwrite", 0 0, v00000000012d09f0_0;  1 drivers
v00000000012d30e0_0 .net "negativo", 0 0, v0000000001267850_0;  1 drivers
v00000000012d3180_0 .net "opcode", 6 0, v0000000001266bd0_0;  1 drivers
v00000000012d2640_0 .net "pc", 31 0, v00000000012d0bd0_0;  1 drivers
v00000000012d1b00_0 .net "pcsrc", 0 0, L_00000000011991a0;  1 drivers
v00000000012d28c0_0 .net "rd", 4 0, v0000000001266c70_0;  1 drivers
v00000000012d1ba0_0 .net "readdata1R", 31 0, L_0000000001198f70;  1 drivers
v00000000012d2dc0_0 .net "readdata2R", 31 0, L_00000000011989c0;  1 drivers
v00000000012d2460_0 .net "reddataM", 31 0, v00000000012cc6b0_0;  1 drivers
v00000000012d1c40_0 .net "reg0", 31 0, v00000000012cd9a0_0;  1 drivers
v00000000012d2e60_0 .net "reg1", 31 0, v00000000012ce760_0;  1 drivers
v00000000012d1d80_0 .net "reg10", 31 0, v00000000012cf020_0;  1 drivers
v00000000012d2500_0 .net "reg11", 31 0, v00000000012ce940_0;  1 drivers
v00000000012d25a0_0 .net "reg12", 31 0, v00000000012ce260_0;  1 drivers
v00000000012d1600_0 .net "reg13", 31 0, v00000000012cf160_0;  1 drivers
v00000000012d2f00_0 .net "reg14", 31 0, v00000000012cec60_0;  1 drivers
v00000000012d1ec0_0 .net "reg15", 31 0, v00000000012cd680_0;  1 drivers
v00000000012d1f60_0 .net "reg16", 31 0, v00000000012ce9e0_0;  1 drivers
v00000000012d3220_0 .net "reg17", 31 0, v00000000012ce1c0_0;  1 drivers
v00000000012d2000_0 .net "reg18", 31 0, v00000000012ce440_0;  1 drivers
v00000000012d20a0_0 .net "reg19", 31 0, v00000000012cd860_0;  1 drivers
v00000000012d2c80_0 .net "reg2", 31 0, v00000000012cd5e0_0;  1 drivers
v00000000012d2a00_0 .net "reg20", 31 0, v00000000012cd540_0;  1 drivers
v00000000012d2320_0 .net "reg21", 31 0, v00000000012ce3a0_0;  1 drivers
v00000000012d16a0_0 .net "reg22", 31 0, v00000000012cf340_0;  1 drivers
v00000000012d21e0_0 .net "reg23", 31 0, v00000000012cea80_0;  1 drivers
v00000000012d3360_0 .net "reg24", 31 0, v00000000012cda40_0;  1 drivers
v00000000012d3400_0 .net "reg25", 31 0, v00000000012ceb20_0;  1 drivers
v00000000012d26e0_0 .net "reg26", 31 0, v00000000012cd900_0;  1 drivers
v00000000012d23c0_0 .net "reg27", 31 0, v00000000012ce580_0;  1 drivers
v00000000012d2820_0 .net "reg28", 31 0, v00000000012cee40_0;  1 drivers
v00000000012d2960_0 .net "reg29", 31 0, v00000000012cf0c0_0;  1 drivers
v00000000012d2aa0_0 .net "reg3", 31 0, v00000000012ce800_0;  1 drivers
v00000000012d48d0_0 .net "reg30", 31 0, v00000000012cdea0_0;  1 drivers
v00000000012d4510_0 .net "reg31", 31 0, v00000000012ceee0_0;  1 drivers
v00000000012d3750_0 .net "reg4", 31 0, v00000000012cdae0_0;  1 drivers
v00000000012d4c90_0 .net "reg5", 31 0, v00000000012ce6c0_0;  1 drivers
v00000000012d3cf0_0 .net "reg6", 31 0, v00000000012cdb80_0;  1 drivers
v00000000012d50f0_0 .net "reg7", 31 0, v00000000012cf200_0;  1 drivers
v00000000012d5370_0 .net "reg8", 31 0, v00000000012cdc20_0;  1 drivers
v00000000012d52d0_0 .net "reg9", 31 0, v00000000012ce8a0_0;  1 drivers
v00000000012d3e30_0 .net "regiwrite", 0 0, v00000000012cf910_0;  1 drivers
v00000000012d3890_0 .net "rs1", 4 0, v00000000012670d0_0;  1 drivers
v00000000012d4470_0 .net "rs2", 4 0, v00000000012673f0_0;  1 drivers
v00000000012d3d90_0 .net "rst", 0 0, v00000000012d4ab0_0;  1 drivers
v00000000012d4830_0 .net "tipo", 2 0, v00000000012677b0_0;  1 drivers
v00000000012d45b0_0 .net "unidadepc", 3 0, L_00000000012d4290;  1 drivers
v00000000012d3610_0 .net "unidadereg", 3 0, L_00000000012d5190;  1 drivers
v00000000012d3930_0 .net "writedataR", 31 0, v00000000012cc7f0_0;  1 drivers
S_0000000001198300 .scope module, "alu" "alu" 3 113, 4 1 0, S_000000000112f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata1R";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /INPUT 1 "alusrc";
    .port_info 4 /INPUT 4 "alucontrol";
    .port_info 5 /INPUT 12 "immediate";
    .port_info 6 /OUTPUT 1 "aluresult1";
    .port_info 7 /OUTPUT 32 "aluresult2";
    .port_info 8 /OUTPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "branch";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /INPUT 1 "negativo";
L_00000000011991a0 .functor AND 1, v0000000001267b70_0, v00000000012cdfe0_0, C4<1>, C4<1>;
v0000000001267ad0_0 .net "alucontrol", 3 0, v00000000012cf3e0_0;  alias, 1 drivers
v0000000001267b70_0 .var "aluresult1", 0 0;
v00000000012672b0_0 .var "aluresult2", 31 0;
v0000000001268890_0 .net "alusrc", 0 0, v00000000012cd7c0_0;  alias, 1 drivers
v0000000001268390_0 .net "branch", 0 0, v00000000012cdfe0_0;  alias, 1 drivers
v0000000001267cb0_0 .net "clk", 0 0, v00000000012d37f0_0;  alias, 1 drivers
v0000000001266ef0_0 .net "estado", 3 0, v00000000012d0f90_0;  1 drivers
v0000000001267fd0_0 .net "immediate", 11 0, v00000000012686b0_0;  alias, 1 drivers
v0000000001267710_0 .net "negativo", 0 0, v0000000001267850_0;  alias, 1 drivers
v0000000001266a90_0 .net "pcsrc", 0 0, L_00000000011991a0;  alias, 1 drivers
v0000000001266e50_0 .net "readdata1R", 31 0, L_0000000001198f70;  alias, 1 drivers
v0000000001267210_0 .net "readdata2R", 31 0, L_00000000011989c0;  alias, 1 drivers
E_000000000126b940 .event posedge, v0000000001267cb0_0;
S_0000000001124170 .scope module, "conversaodisplay" "conversaodisplay" 3 125, 5 1 0, S_000000000112f9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "dezenapc";
    .port_info 1 /OUTPUT 4 "unidadepc";
    .port_info 2 /OUTPUT 4 "dezenareg";
    .port_info 3 /OUTPUT 4 "unidadereg";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "register";
L_00000000012d55c8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000000001267e90_0 .net/2u *"_ivl_0", 31 0, L_00000000012d55c8;  1 drivers
L_00000000012d5658 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000000001268610_0 .net/2u *"_ivl_12", 31 0, L_00000000012d5658;  1 drivers
v0000000001268750_0 .net *"_ivl_14", 31 0, L_00000000012d4fb0;  1 drivers
L_00000000012d56a0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v00000000012684d0_0 .net/2u *"_ivl_18", 31 0, L_00000000012d56a0;  1 drivers
v0000000001268430_0 .net *"_ivl_2", 31 0, L_00000000012d41f0;  1 drivers
v0000000001268110_0 .net *"_ivl_20", 31 0, L_00000000012d5050;  1 drivers
L_00000000012d5610 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000000001267df0_0 .net/2u *"_ivl_6", 31 0, L_00000000012d5610;  1 drivers
v00000000012669f0_0 .net *"_ivl_8", 31 0, L_00000000012d4e70;  1 drivers
v0000000001268070_0 .net "dezenapc", 3 0, L_00000000012d4d30;  alias, 1 drivers
v00000000012681b0_0 .net "dezenareg", 3 0, L_00000000012d36b0;  alias, 1 drivers
v00000000012687f0_0 .net "pc", 31 0, v00000000012d0bd0_0;  alias, 1 drivers
v0000000001268250_0 .net "register", 31 0, v00000000012ce6c0_0;  alias, 1 drivers
v0000000001267c10_0 .net "unidadepc", 3 0, L_00000000012d4290;  alias, 1 drivers
v0000000001266b30_0 .net "unidadereg", 3 0, L_00000000012d5190;  alias, 1 drivers
L_00000000012d41f0 .arith/div 32, v00000000012d0bd0_0, L_00000000012d55c8;
L_00000000012d4d30 .part L_00000000012d41f0, 0, 4;
L_00000000012d4e70 .arith/mod 32, v00000000012d0bd0_0, L_00000000012d5610;
L_00000000012d4290 .part L_00000000012d4e70, 0, 4;
L_00000000012d4fb0 .arith/div 32, v00000000012ce6c0_0, L_00000000012d5658;
L_00000000012d36b0 .part L_00000000012d4fb0, 0, 4;
L_00000000012d5050 .arith/mod 32, v00000000012ce6c0_0, L_00000000012d56a0;
L_00000000012d5190 .part L_00000000012d5050, 0, 4;
S_0000000001124300 .scope module, "decodificacao" "decodificacao" 3 97, 6 1 0, S_000000000112f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instrucao";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 12 "immediate";
    .port_info 8 /OUTPUT 3 "tipo";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /OUTPUT 1 "negativo";
v0000000001268570_0 .net "clk", 0 0, v00000000012d37f0_0;  alias, 1 drivers
v0000000001267350_0 .net "estado", 3 0, v00000000012d0f90_0;  alias, 1 drivers
v00000000012682f0_0 .var "funct3", 2 0;
v0000000001267f30_0 .var "funct7", 6 0;
v00000000012686b0_0 .var "immediate", 11 0;
v0000000001267670_0 .net "instrucao", 31 0, v0000000001228de0_0;  alias, 1 drivers
v0000000001267850_0 .var "negativo", 0 0;
v0000000001266bd0_0 .var "opcode", 6 0;
v0000000001266c70_0 .var "rd", 4 0;
v00000000012670d0_0 .var "rs1", 4 0;
v00000000012673f0_0 .var "rs2", 4 0;
v00000000012677b0_0 .var "tipo", 2 0;
S_00000000011082d0 .scope module, "display" "display" 3 128, 7 1 0, S_000000000112f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "pc1";
    .port_info 1 /INPUT 4 "pc2";
    .port_info 2 /INPUT 4 "x5part1";
    .port_info 3 /INPUT 4 "x5part2";
    .port_info 4 /INPUT 4 "final";
    .port_info 5 /OUTPUT 7 "display1";
    .port_info 6 /OUTPUT 7 "display2";
    .port_info 7 /OUTPUT 7 "display3";
    .port_info 8 /OUTPUT 7 "display4";
    .port_info 9 /OUTPUT 7 "display5";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "estado";
v0000000001267490_0 .net "clk", 0 0, v00000000012d37f0_0;  alias, 1 drivers
v0000000001267530_0 .var "display1", 6 0;
v0000000001266d10_0 .var "display2", 6 0;
v0000000001266f90_0 .var "display3", 6 0;
v0000000001267d50_0 .var "display4", 6 0;
v0000000001266db0_0 .var "display5", 6 0;
v00000000012678f0_0 .net "estado", 3 0, v00000000012d0f90_0;  alias, 1 drivers
v0000000001267030_0 .net "final", 3 0, v00000000012d13f0_0;  1 drivers
v0000000001267170_0 .net "pc1", 3 0, L_00000000012d4290;  alias, 1 drivers
v00000000012675d0_0 .net "pc2", 3 0, L_00000000012d4d30;  alias, 1 drivers
v0000000001267990_0 .net "x5part1", 3 0, L_00000000012d5190;  alias, 1 drivers
v0000000001228520_0 .net "x5part2", 3 0, L_00000000012d36b0;  alias, 1 drivers
S_0000000001108530 .scope module, "lerinstrucao" "lerinstrucao" 3 95, 8 1 0, S_000000000112f9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instrucao";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "estado";
    .port_info 4 /INPUT 1 "rst";
v00000000012287a0_0 .net "clk", 0 0, v00000000012d37f0_0;  alias, 1 drivers
v0000000001228840_0 .net "estado", 3 0, v00000000012d0f90_0;  alias, 1 drivers
v0000000001228de0_0 .var "instrucao", 31 0;
v00000000012288e0 .array "instrucoes", 10 0, 31 0;
v0000000001228a20_0 .net "pc", 31 0, v00000000012d0bd0_0;  alias, 1 drivers
v00000000012ccc50_0 .net "rst", 0 0, v00000000012d4ab0_0;  alias, 1 drivers
S_000000000112b610 .scope module, "memoria" "memoria" 3 117, 9 1 0, S_000000000112f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "aluresult2";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /OUTPUT 32 "reddataM";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 1 "memread";
    .port_info 6 /INPUT 12 "immediate";
    .port_info 7 /OUTPUT 32 "mem0";
    .port_info 8 /OUTPUT 32 "mem1";
    .port_info 9 /OUTPUT 32 "mem2";
    .port_info 10 /OUTPUT 32 "mem3";
    .port_info 11 /OUTPUT 32 "mem4";
    .port_info 12 /OUTPUT 32 "mem5";
    .port_info 13 /OUTPUT 32 "mem6";
    .port_info 14 /OUTPUT 32 "mem7";
    .port_info 15 /OUTPUT 32 "mem8";
    .port_info 16 /OUTPUT 32 "mem9";
    .port_info 17 /OUTPUT 32 "mem10";
    .port_info 18 /OUTPUT 32 "mem11";
    .port_info 19 /OUTPUT 32 "mem12";
    .port_info 20 /OUTPUT 32 "mem13";
    .port_info 21 /OUTPUT 32 "mem14";
    .port_info 22 /OUTPUT 32 "mem15";
    .port_info 23 /OUTPUT 32 "mem16";
    .port_info 24 /OUTPUT 32 "mem17";
    .port_info 25 /OUTPUT 32 "mem18";
    .port_info 26 /OUTPUT 32 "mem19";
    .port_info 27 /OUTPUT 32 "mem20";
    .port_info 28 /OUTPUT 32 "mem21";
    .port_info 29 /OUTPUT 32 "mem22";
    .port_info 30 /OUTPUT 32 "mem23";
    .port_info 31 /OUTPUT 32 "mem24";
    .port_info 32 /OUTPUT 32 "mem25";
    .port_info 33 /OUTPUT 32 "mem26";
    .port_info 34 /OUTPUT 32 "mem27";
    .port_info 35 /OUTPUT 32 "mem28";
    .port_info 36 /OUTPUT 32 "mem29";
    .port_info 37 /OUTPUT 32 "mem30";
    .port_info 38 /OUTPUT 32 "mem31";
    .port_info 39 /INPUT 4 "estado";
    .port_info 40 /OUTPUT 32 "writedataR";
    .port_info 41 /INPUT 1 "rst";
v00000000012cbc10_0 .net "aluresult2", 31 0, v00000000012672b0_0;  alias, 1 drivers
v00000000012cd1f0_0 .net "clk", 0 0, v00000000012d37f0_0;  alias, 1 drivers
v00000000012cbf30_0 .net "estado", 3 0, v00000000012d0f90_0;  alias, 1 drivers
v00000000012ccb10_0 .net "immediate", 11 0, v00000000012686b0_0;  alias, 1 drivers
v00000000012cc250_0 .var "mem0", 31 0;
v00000000012cbcb0_0 .var "mem1", 31 0;
v00000000012cbb70_0 .var "mem10", 31 0;
v00000000012cd3d0_0 .var "mem11", 31 0;
v00000000012cc430_0 .var "mem12", 31 0;
v00000000012cbad0_0 .var "mem13", 31 0;
v00000000012cbd50_0 .var "mem14", 31 0;
v00000000012cc070_0 .var "mem15", 31 0;
v00000000012ccd90_0 .var "mem16", 31 0;
v00000000012cc570_0 .var "mem17", 31 0;
v00000000012cd150_0 .var "mem18", 31 0;
v00000000012ccbb0_0 .var "mem19", 31 0;
v00000000012cd010_0 .var "mem2", 31 0;
v00000000012cd330_0 .var "mem20", 31 0;
v00000000012cc9d0_0 .var "mem21", 31 0;
v00000000012cc110_0 .var "mem22", 31 0;
v00000000012cb670_0 .var "mem23", 31 0;
v00000000012cccf0_0 .var "mem24", 31 0;
v00000000012cca70_0 .var "mem25", 31 0;
v00000000012cb850_0 .var "mem26", 31 0;
v00000000012cb8f0_0 .var "mem27", 31 0;
v00000000012cce30_0 .var "mem28", 31 0;
v00000000012cc890_0 .var "mem29", 31 0;
v00000000012cc1b0_0 .var "mem3", 31 0;
v00000000012cb530_0 .var "mem30", 31 0;
v00000000012cd290_0 .var "mem31", 31 0;
v00000000012cbfd0_0 .var "mem4", 31 0;
v00000000012cc2f0_0 .var "mem5", 31 0;
v00000000012cb710_0 .var "mem6", 31 0;
v00000000012cced0_0 .var "mem7", 31 0;
v00000000012cba30_0 .var "mem8", 31 0;
v00000000012cbdf0_0 .var "mem9", 31 0;
v00000000012cc390 .array "memoria", 31 0, 31 0;
v00000000012cc4d0_0 .net "memread", 0 0, v00000000012d1170_0;  alias, 1 drivers
v00000000012cbe90_0 .net "memwrite", 0 0, v00000000012d09f0_0;  alias, 1 drivers
v00000000012cc610_0 .net "readdata2R", 31 0, L_00000000011989c0;  alias, 1 drivers
v00000000012cc6b0_0 .var "reddataM", 31 0;
v00000000012cc750_0 .net "rst", 0 0, v00000000012d4ab0_0;  alias, 1 drivers
v00000000012cc7f0_0 .var "writedataR", 31 0;
S_0000000001177af0 .scope module, "registradores" "registradores" 3 105, 10 1 0, S_000000000112f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /OUTPUT 32 "readdata1R";
    .port_info 5 /OUTPUT 32 "readdata2R";
    .port_info 6 /INPUT 1 "regiwrite";
    .port_info 7 /INPUT 1 "memtoreg";
    .port_info 8 /INPUT 32 "writedataR";
    .port_info 9 /INPUT 32 "reddataM";
    .port_info 10 /OUTPUT 32 "reg0";
    .port_info 11 /OUTPUT 32 "reg1";
    .port_info 12 /OUTPUT 32 "reg2";
    .port_info 13 /OUTPUT 32 "reg3";
    .port_info 14 /OUTPUT 32 "reg4";
    .port_info 15 /OUTPUT 32 "reg5";
    .port_info 16 /OUTPUT 32 "reg6";
    .port_info 17 /OUTPUT 32 "reg7";
    .port_info 18 /OUTPUT 32 "reg8";
    .port_info 19 /OUTPUT 32 "reg9";
    .port_info 20 /OUTPUT 32 "reg10";
    .port_info 21 /OUTPUT 32 "reg11";
    .port_info 22 /OUTPUT 32 "reg12";
    .port_info 23 /OUTPUT 32 "reg13";
    .port_info 24 /OUTPUT 32 "reg14";
    .port_info 25 /OUTPUT 32 "reg15";
    .port_info 26 /OUTPUT 32 "reg16";
    .port_info 27 /OUTPUT 32 "reg17";
    .port_info 28 /OUTPUT 32 "reg18";
    .port_info 29 /OUTPUT 32 "reg19";
    .port_info 30 /OUTPUT 32 "reg20";
    .port_info 31 /OUTPUT 32 "reg21";
    .port_info 32 /OUTPUT 32 "reg22";
    .port_info 33 /OUTPUT 32 "reg23";
    .port_info 34 /OUTPUT 32 "reg24";
    .port_info 35 /OUTPUT 32 "reg25";
    .port_info 36 /OUTPUT 32 "reg26";
    .port_info 37 /OUTPUT 32 "reg27";
    .port_info 38 /OUTPUT 32 "reg28";
    .port_info 39 /OUTPUT 32 "reg29";
    .port_info 40 /OUTPUT 32 "reg30";
    .port_info 41 /OUTPUT 32 "reg31";
    .port_info 42 /INPUT 4 "estado";
    .port_info 43 /INPUT 1 "rst";
L_0000000001198f70 .functor BUFZ 32, L_00000000012d4f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000011989c0 .functor BUFZ 32, L_00000000012d40b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000012ccf70_0 .net *"_ivl_0", 31 0, L_00000000012d4f10;  1 drivers
v00000000012cd0b0_0 .net *"_ivl_10", 6 0, L_00000000012d3c50;  1 drivers
L_00000000012d5580 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000012cb5d0_0 .net *"_ivl_13", 1 0, L_00000000012d5580;  1 drivers
v00000000012cc930_0 .net *"_ivl_2", 6 0, L_00000000012d4dd0;  1 drivers
L_00000000012d5538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000012cb7b0_0 .net *"_ivl_5", 1 0, L_00000000012d5538;  1 drivers
v00000000012cb990_0 .net *"_ivl_8", 31 0, L_00000000012d40b0;  1 drivers
v00000000012ceda0 .array "bancoregistradores", 31 0, 31 0;
v00000000012ce620_0 .net "clk", 0 0, v00000000012d37f0_0;  alias, 1 drivers
v00000000012cef80_0 .net "estado", 3 0, v00000000012d0f90_0;  alias, 1 drivers
v00000000012cebc0_0 .net "memtoreg", 0 0, v00000000012d0b30_0;  alias, 1 drivers
v00000000012ced00_0 .net "rd", 4 0, v0000000001266c70_0;  alias, 1 drivers
v00000000012ce080_0 .net "readdata1R", 31 0, L_0000000001198f70;  alias, 1 drivers
v00000000012cdcc0_0 .net "readdata2R", 31 0, L_00000000011989c0;  alias, 1 drivers
v00000000012ce120_0 .net "reddataM", 31 0, v00000000012cc6b0_0;  alias, 1 drivers
v00000000012cd9a0_0 .var "reg0", 31 0;
v00000000012ce760_0 .var "reg1", 31 0;
v00000000012cf020_0 .var "reg10", 31 0;
v00000000012ce940_0 .var "reg11", 31 0;
v00000000012ce260_0 .var "reg12", 31 0;
v00000000012cf160_0 .var "reg13", 31 0;
v00000000012cec60_0 .var "reg14", 31 0;
v00000000012cd680_0 .var "reg15", 31 0;
v00000000012ce9e0_0 .var "reg16", 31 0;
v00000000012ce1c0_0 .var "reg17", 31 0;
v00000000012ce440_0 .var "reg18", 31 0;
v00000000012cd860_0 .var "reg19", 31 0;
v00000000012cd5e0_0 .var "reg2", 31 0;
v00000000012cd540_0 .var "reg20", 31 0;
v00000000012ce3a0_0 .var "reg21", 31 0;
v00000000012cf340_0 .var "reg22", 31 0;
v00000000012cea80_0 .var "reg23", 31 0;
v00000000012cda40_0 .var "reg24", 31 0;
v00000000012ceb20_0 .var "reg25", 31 0;
v00000000012cd900_0 .var "reg26", 31 0;
v00000000012ce580_0 .var "reg27", 31 0;
v00000000012cee40_0 .var "reg28", 31 0;
v00000000012cf0c0_0 .var "reg29", 31 0;
v00000000012ce800_0 .var "reg3", 31 0;
v00000000012cdea0_0 .var "reg30", 31 0;
v00000000012ceee0_0 .var "reg31", 31 0;
v00000000012cdae0_0 .var "reg4", 31 0;
v00000000012ce6c0_0 .var "reg5", 31 0;
v00000000012cdb80_0 .var "reg6", 31 0;
v00000000012cf200_0 .var "reg7", 31 0;
v00000000012cdc20_0 .var "reg8", 31 0;
v00000000012ce8a0_0 .var "reg9", 31 0;
v00000000012cf2a0_0 .net "regiwrite", 0 0, v00000000012cf910_0;  alias, 1 drivers
v00000000012cd720_0 .net "rs1", 4 0, v00000000012670d0_0;  alias, 1 drivers
v00000000012cdf40_0 .net "rs2", 4 0, v00000000012673f0_0;  alias, 1 drivers
v00000000012cdd60_0 .net "rst", 0 0, v00000000012d4ab0_0;  alias, 1 drivers
v00000000012cde00_0 .net "writedataR", 31 0, v00000000012cc7f0_0;  alias, 1 drivers
L_00000000012d4f10 .array/port v00000000012ceda0, L_00000000012d4dd0;
L_00000000012d4dd0 .concat [ 5 2 0 0], v00000000012670d0_0, L_00000000012d5538;
L_00000000012d40b0 .array/port v00000000012ceda0, L_00000000012d3c50;
L_00000000012d3c50 .concat [ 5 2 0 0], v00000000012673f0_0, L_00000000012d5580;
S_0000000001167090 .scope module, "sinaisdecontrole" "sinaisdecontrole" 3 101, 11 1 0, S_000000000112f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "tipo";
    .port_info 1 /OUTPUT 1 "regiwrite";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 4 "alucontrol";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 4 "estado";
v00000000012cf3e0_0 .var "alucontrol", 3 0;
v00000000012cd7c0_0 .var "alusrc", 0 0;
v00000000012cdfe0_0 .var "branch", 0 0;
v00000000012ce300_0 .net "clk", 0 0, v00000000012d37f0_0;  alias, 1 drivers
v00000000012ce4e0_0 .net "estado", 3 0, v00000000012d0f90_0;  alias, 1 drivers
v00000000012cfb90_0 .net "funct3", 2 0, v00000000012682f0_0;  alias, 1 drivers
v00000000012d1350_0 .net "funct7", 6 0, v0000000001267f30_0;  alias, 1 drivers
v00000000012d1170_0 .var "memread", 0 0;
v00000000012d0b30_0 .var "memtoreg", 0 0;
v00000000012d09f0_0 .var "memwrite", 0 0;
v00000000012cf910_0 .var "regiwrite", 0 0;
v00000000012d01d0_0 .net "tipo", 2 0, v00000000012677b0_0;  alias, 1 drivers
S_00000000010f7fc0 .scope module, "somapc" "somapc" 3 92, 12 1 0, S_000000000112f9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pc";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 12 "immediate";
    .port_info 4 /INPUT 4 "estado";
    .port_info 5 /INPUT 1 "negativo";
    .port_info 6 /INPUT 1 "rst";
v00000000012d1210_0 .net "clk", 0 0, v00000000012d37f0_0;  alias, 1 drivers
v00000000012d0a90_0 .net "estado", 3 0, v00000000012d0f90_0;  alias, 1 drivers
v00000000012d12b0_0 .net "immediate", 11 0, v00000000012686b0_0;  alias, 1 drivers
v00000000012d0c70_0 .net "negativo", 0 0, v0000000001267850_0;  alias, 1 drivers
v00000000012d0bd0_0 .var "pc", 31 0;
v00000000012cfd70_0 .net "pcsrc", 0 0, L_00000000011991a0;  alias, 1 drivers
v00000000012cfcd0_0 .net "rst", 0 0, v00000000012d4ab0_0;  alias, 1 drivers
    .scope S_00000000010f7fc0;
T_0 ;
    %wait E_000000000126b940;
    %load/vec4 v00000000012cfcd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012d0bd0_0, 0;
T_0.0 ;
    %load/vec4 v00000000012d0a90_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000000012cfd70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v00000000012d0bd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000012d0bd0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v00000000012d0c70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.7, 4;
    %load/vec4 v00000000012d0bd0_0;
    %load/vec4 v00000000012d12b0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v00000000012d0bd0_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v00000000012d0bd0_0;
    %load/vec4 v00000000012d12b0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v00000000012d0bd0_0, 0;
T_0.8 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001108530;
T_1 ;
    %wait E_000000000126b940;
    %load/vec4 v00000000012ccc50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 40963, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012288e0, 0, 4;
    %pushi/vec4 2204195, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012288e0, 0, 4;
    %pushi/vec4 1079149235, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012288e0, 0, 4;
    %pushi/vec4 6505267, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012288e0, 0, 4;
    %pushi/vec4 10650259, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012288e0, 0, 4;
    %pushi/vec4 5526579, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012288e0, 0, 4;
    %pushi/vec4 1123, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012288e0, 0, 4;
    %pushi/vec4 5407411, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012288e0, 0, 4;
    %pushi/vec4 40010387, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012288e0, 0, 4;
    %pushi/vec4 2261651, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012288e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012288e0, 0, 4;
T_1.0 ;
    %load/vec4 v0000000001228840_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %ix/getv 4, v0000000001228a20_0;
    %load/vec4a v00000000012288e0, 4;
    %assign/vec4 v0000000001228de0_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001124300;
T_2 ;
    %wait E_000000000126b940;
    %load/vec4 v0000000001267350_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000000001267670_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0000000001267670_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000000001266c70_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012670d0_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000012682f0_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v00000000012686b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267850_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000012677b0_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0000000001267670_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000000001266c70_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012670d0_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000012682f0_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0000000001267670_0;
    %parti/s 12, 20, 6;
    %inv;
    %addi 1, 0, 12;
    %assign/vec4 v00000000012686b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001267850_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000000001267670_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v00000000012686b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267850_0, 0;
T_2.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000012677b0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0000000001267670_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000000001267670_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012686b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267850_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012670d0_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000012673f0_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000012682f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000012677b0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0000000001267670_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v0000000001267f30_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000012673f0_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012670d0_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000000001266c70_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000012682f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000012677b0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000000001267670_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0000000001267670_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000001267670_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001267670_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001267670_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %addi 1, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000012686b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001267850_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000000001267670_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000001267670_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001267670_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001267670_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000012686b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267850_0, 0;
T_2.11 ;
    %load/vec4 v0000000001267670_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012670d0_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000012673f0_0, 0;
    %load/vec4 v0000000001267670_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000012682f0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000000012677b0_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001167090;
T_3 ;
    %wait E_000000000126b940;
    %load/vec4 v00000000012ce4e0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000000012d01d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v00000000012cfb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.8 ;
    %load/vec4 v00000000012d1350_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.0 ;
    %load/vec4 v00000000012ce4e0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v00000000012d01d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.24;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.24;
T_3.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v00000000012cfb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.25 ;
    %load/vec4 v00000000012d1350_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %jmp T_3.33;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.33;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.33;
T_3.33 ;
    %pop/vec4 1;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v00000000012cfb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %jmp T_3.36;
T_3.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012cf910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d09f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d1170_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000012cf3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012d0b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012cd7c0_0, 0;
    %jmp T_3.36;
T_3.36 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.17 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001177af0;
T_4 ;
    %wait E_000000000126b940;
    %load/vec4 v00000000012cdd60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
T_4.0 ;
    %load/vec4 v00000000012cef80_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000012cef80_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000000012cf2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000000012cebc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v00000000012ced00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %load/vec4 v00000000012ce120_0;
    %load/vec4 v00000000012ced00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
T_4.9 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v00000000012ced00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %load/vec4 v00000000012cde00_0;
    %load/vec4 v00000000012ced00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ceda0, 0, 4;
T_4.11 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cd9a0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ce760_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cd5e0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ce800_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cdae0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ce6c0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cdb80_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cf200_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cdc20_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ce8a0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cf020_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ce940_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ce260_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cf160_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cec60_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cd680_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ce9e0_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ce1c0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ce440_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cd860_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cd540_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ce3a0_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cf340_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cea80_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cda40_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ceb20_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cd900_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ce580_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cee40_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cf0c0_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012cdea0_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ceda0, 4;
    %assign/vec4 v00000000012ceee0_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001198300;
T_5 ;
    %wait E_000000000126b940;
    %load/vec4 v0000000001266ef0_0;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000000001266ef0_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000000001268890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000000001267ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v0000000001266e50_0;
    %load/vec4 v0000000001267210_0;
    %and;
    %assign/vec4 v00000000012672b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267b70_0, 0;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v0000000001266e50_0;
    %load/vec4 v0000000001267210_0;
    %or;
    %assign/vec4 v00000000012672b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267b70_0, 0;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v0000000001266e50_0;
    %load/vec4 v0000000001267210_0;
    %add;
    %assign/vec4 v00000000012672b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267b70_0, 0;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v0000000001266e50_0;
    %load/vec4 v0000000001267210_0;
    %sub;
    %assign/vec4 v00000000012672b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267b70_0, 0;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v0000000001266e50_0;
    %load/vec4 v0000000001267210_0;
    %xor;
    %assign/vec4 v00000000012672b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267b70_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0000000001266e50_0;
    %ix/getv 4, v0000000001267210_0;
    %shiftr 4;
    %assign/vec4 v00000000012672b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267b70_0, 0;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0000000001267ad0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v0000000001267710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v0000000001266e50_0;
    %load/vec4 v0000000001267fd0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v00000000012672b0_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0000000001266e50_0;
    %load/vec4 v0000000001267fd0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v00000000012672b0_0, 0;
T_5.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267b70_0, 0;
    %jmp T_5.16;
T_5.13 ;
    %load/vec4 v0000000001267710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.19, 4;
    %load/vec4 v0000000001266e50_0;
    %load/vec4 v0000000001267fd0_0;
    %pad/u 32;
    %sub;
    %assign/vec4 v00000000012672b0_0, 0;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v0000000001266e50_0;
    %load/vec4 v0000000001267fd0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v00000000012672b0_0, 0;
T_5.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267b70_0, 0;
    %jmp T_5.16;
T_5.14 ;
    %load/vec4 v0000000001266e50_0;
    %load/vec4 v0000000001267210_0;
    %sub;
    %assign/vec4 v00000000012672b0_0, 0;
    %load/vec4 v00000000012672b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001267b70_0, 0;
T_5.21 ;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0000000001266e50_0;
    %load/vec4 v0000000001267210_0;
    %cmp/ne;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001267b70_0, 0;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001267b70_0, 0;
T_5.24 ;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000112b610;
T_6 ;
    %wait E_000000000126b940;
    %load/vec4 v00000000012cc750_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
T_6.0 ;
    %load/vec4 v00000000012cbf30_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000012cbf30_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000012cbf30_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v00000000012cbe90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v00000000012cc610_0;
    %ix/getv 3, v00000000012cbc10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012cc390, 0, 4;
T_6.4 ;
    %load/vec4 v00000000012cc4d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.6, 4;
    %ix/getv 4, v00000000012cbc10_0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cc6b0_0, 0;
T_6.6 ;
    %load/vec4 v00000000012cbc10_0;
    %assign/vec4 v00000000012cc7f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cc250_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cbcb0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cd010_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cc1b0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cbfd0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cc2f0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cb710_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cced0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cba30_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cbdf0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cbb70_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cd3d0_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cc430_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cbad0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cbd50_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cc070_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012ccd90_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cc570_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cd150_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012ccbb0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cd330_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cc9d0_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cc110_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cb670_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cccf0_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cca70_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cb850_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cb8f0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cce30_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cc890_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cb530_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012cc390, 4;
    %assign/vec4 v00000000012cd290_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000011082d0;
T_7 ;
    %wait E_000000000126b940;
    %load/vec4 v00000000012678f0_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000000001267170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0000000001267530_0, 0;
    %jmp T_7.13;
T_7.2 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v0000000001267530_0, 0;
    %jmp T_7.13;
T_7.3 ;
    %pushi/vec4 121, 0, 7;
    %assign/vec4 v0000000001267530_0, 0;
    %jmp T_7.13;
T_7.4 ;
    %pushi/vec4 36, 0, 7;
    %assign/vec4 v0000000001267530_0, 0;
    %jmp T_7.13;
T_7.5 ;
    %pushi/vec4 48, 0, 7;
    %assign/vec4 v0000000001267530_0, 0;
    %jmp T_7.13;
T_7.6 ;
    %pushi/vec4 25, 0, 7;
    %assign/vec4 v0000000001267530_0, 0;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0000000001267530_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0000000001267530_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 120, 0, 7;
    %assign/vec4 v0000000001267530_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000001267530_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0000000001267530_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %load/vec4 v00000000012675d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0000000001266d10_0, 0;
    %jmp T_7.25;
T_7.14 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v0000000001266d10_0, 0;
    %jmp T_7.25;
T_7.15 ;
    %pushi/vec4 121, 0, 7;
    %assign/vec4 v0000000001266d10_0, 0;
    %jmp T_7.25;
T_7.16 ;
    %pushi/vec4 36, 0, 7;
    %assign/vec4 v0000000001266d10_0, 0;
    %jmp T_7.25;
T_7.17 ;
    %pushi/vec4 48, 0, 7;
    %assign/vec4 v0000000001266d10_0, 0;
    %jmp T_7.25;
T_7.18 ;
    %pushi/vec4 25, 0, 7;
    %assign/vec4 v0000000001266d10_0, 0;
    %jmp T_7.25;
T_7.19 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0000000001266d10_0, 0;
    %jmp T_7.25;
T_7.20 ;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0000000001266d10_0, 0;
    %jmp T_7.25;
T_7.21 ;
    %pushi/vec4 120, 0, 7;
    %assign/vec4 v0000000001266d10_0, 0;
    %jmp T_7.25;
T_7.22 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000001266d10_0, 0;
    %jmp T_7.25;
T_7.23 ;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0000000001266d10_0, 0;
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
    %load/vec4 v0000000001267990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0000000001266f90_0, 0;
    %jmp T_7.37;
T_7.26 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v0000000001266f90_0, 0;
    %jmp T_7.37;
T_7.27 ;
    %pushi/vec4 121, 0, 7;
    %assign/vec4 v0000000001266f90_0, 0;
    %jmp T_7.37;
T_7.28 ;
    %pushi/vec4 36, 0, 7;
    %assign/vec4 v0000000001266f90_0, 0;
    %jmp T_7.37;
T_7.29 ;
    %pushi/vec4 48, 0, 7;
    %assign/vec4 v0000000001266f90_0, 0;
    %jmp T_7.37;
T_7.30 ;
    %pushi/vec4 25, 0, 7;
    %assign/vec4 v0000000001266f90_0, 0;
    %jmp T_7.37;
T_7.31 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0000000001266f90_0, 0;
    %jmp T_7.37;
T_7.32 ;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0000000001266f90_0, 0;
    %jmp T_7.37;
T_7.33 ;
    %pushi/vec4 120, 0, 7;
    %assign/vec4 v0000000001266f90_0, 0;
    %jmp T_7.37;
T_7.34 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000001266f90_0, 0;
    %jmp T_7.37;
T_7.35 ;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0000000001266f90_0, 0;
    %jmp T_7.37;
T_7.37 ;
    %pop/vec4 1;
    %load/vec4 v0000000001228520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.43, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.44, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.45, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.46, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.47, 6;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0000000001267d50_0, 0;
    %jmp T_7.49;
T_7.38 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v0000000001267d50_0, 0;
    %jmp T_7.49;
T_7.39 ;
    %pushi/vec4 121, 0, 7;
    %assign/vec4 v0000000001267d50_0, 0;
    %jmp T_7.49;
T_7.40 ;
    %pushi/vec4 36, 0, 7;
    %assign/vec4 v0000000001267d50_0, 0;
    %jmp T_7.49;
T_7.41 ;
    %pushi/vec4 48, 0, 7;
    %assign/vec4 v0000000001267d50_0, 0;
    %jmp T_7.49;
T_7.42 ;
    %pushi/vec4 25, 0, 7;
    %assign/vec4 v0000000001267d50_0, 0;
    %jmp T_7.49;
T_7.43 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0000000001267d50_0, 0;
    %jmp T_7.49;
T_7.44 ;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0000000001267d50_0, 0;
    %jmp T_7.49;
T_7.45 ;
    %pushi/vec4 120, 0, 7;
    %assign/vec4 v0000000001267d50_0, 0;
    %jmp T_7.49;
T_7.46 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000001267d50_0, 0;
    %jmp T_7.49;
T_7.47 ;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0000000001267d50_0, 0;
    %jmp T_7.49;
T_7.49 ;
    %pop/vec4 1;
    %load/vec4 v0000000001267030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.52, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.53, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.54, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.55, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.56, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.57, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.58, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.59, 6;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0000000001266db0_0, 0;
    %jmp T_7.61;
T_7.50 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v0000000001266db0_0, 0;
    %jmp T_7.61;
T_7.51 ;
    %pushi/vec4 121, 0, 7;
    %assign/vec4 v0000000001266db0_0, 0;
    %jmp T_7.61;
T_7.52 ;
    %pushi/vec4 36, 0, 7;
    %assign/vec4 v0000000001266db0_0, 0;
    %jmp T_7.61;
T_7.53 ;
    %pushi/vec4 48, 0, 7;
    %assign/vec4 v0000000001266db0_0, 0;
    %jmp T_7.61;
T_7.54 ;
    %pushi/vec4 25, 0, 7;
    %assign/vec4 v0000000001266db0_0, 0;
    %jmp T_7.61;
T_7.55 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0000000001266db0_0, 0;
    %jmp T_7.61;
T_7.56 ;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0000000001266db0_0, 0;
    %jmp T_7.61;
T_7.57 ;
    %pushi/vec4 120, 0, 7;
    %assign/vec4 v0000000001266db0_0, 0;
    %jmp T_7.61;
T_7.58 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000001266db0_0, 0;
    %jmp T_7.61;
T_7.59 ;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0000000001266db0_0, 0;
    %jmp T_7.61;
T_7.61 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000112f9e0;
T_8 ;
    %wait E_000000000126b940;
    %load/vec4 v00000000012d3d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012d13f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
T_8.0 ;
    %load/vec4 v00000000012d0f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %jmp T_8.14;
T_8.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
    %jmp T_8.14;
T_8.3 ;
    %load/vec4 v00000000012cf550_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.15, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
T_8.16 ;
    %jmp T_8.14;
T_8.4 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
    %jmp T_8.14;
T_8.5 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
    %jmp T_8.14;
T_8.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
    %jmp T_8.14;
T_8.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
    %jmp T_8.14;
T_8.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
    %jmp T_8.14;
T_8.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
    %jmp T_8.14;
T_8.10 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
    %jmp T_8.14;
T_8.11 ;
    %load/vec4 v00000000012cf550_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.17, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
T_8.18 ;
    %jmp T_8.14;
T_8.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012d0f90_0, 0;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000012d13f0_0, 0;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001279100;
T_9 ;
    %vpi_call 2 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001279100 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000012d4ab0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012d4ab0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000001279100;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012d37f0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000000001279100;
T_11 ;
    %delay 1, 0;
    %load/vec4 v00000000012d37f0_0;
    %inv;
    %store/vec4 v00000000012d37f0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./main.v";
    "./alu.v";
    "./conversaodisplay.v";
    "./decodificacao.v";
    "./display.v";
    "./lerinstrucao.v";
    "./memoria.v";
    "./registradores.v";
    "./sinaisdecontrole.v";
    "./somapc.v";
