==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.672 ; gain = 46.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.672 ; gain = 46.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.297 ; gain = 68.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 135.914 ; gain = 79.688
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 2 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a block factor 16.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[8].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[9].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[10].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[11].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[12].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[13].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[14].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[15].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[8].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[9].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[10].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[10].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[11].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[11].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[12].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[12].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[13].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[13].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[14].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[14].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[15].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[15].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 178.582 ; gain = 122.355
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'activ' (../src/mlp.cpp:125) in function 'sigmoid_activation_L.1'.
INFO: [XFORM 203-531] Rewinding loop 'activ' (../src/mlp.cpp:157) in function 'sigmoid_activation_L'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [XFORM 203-531] Rewinding loop 'argmax' (../src/mlp.cpp:36) in function 'classify'.
INFO: [XFORM 203-531] Rewinding loop 'fill' (../src/mlp.cpp:66) in function 'add_bias_pre_L2'.
INFO: [XFORM 203-531] Rewinding loop 'fill' (../src/mlp.cpp:55) in function 'add_bias_pre_L1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 284.582 ; gain = 228.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/mlp.cpp:56) of variable 'tmp_4' on array 'result_0_V' and 'store' operation (../src/mlp.cpp:53) of constant 65536 on array 'result_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.605 seconds; current allocated memory: 234.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 234.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 26, Final II = 26, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.349 seconds; current allocated memory: 250.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.002 seconds; current allocated memory: 267.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.846 seconds; current allocated memory: 268.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 268.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/mlp.cpp:67) of variable 'input_V_load', ../src/mlp.cpp:67 on array 'result_V' and 'store' operation (../src/mlp.cpp:64) of constant 65536 on array 'result_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 268.366 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 268.469 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 13, Final II = 13, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 269.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 270.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 271.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 271.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'argmax'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 271.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 271.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 271.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 271.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 271.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 271.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 271.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.465 seconds; current allocated memory: 273.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_urem_9ns_6ns_9_13_1' to 'mlp_urem_9ns_6ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_9ns_11ns_20_3_1' to 'mlp_mul_mul_9ns_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_9ns_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_1632_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_urem_9ns_6ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 1.327 seconds; current allocated memory: 274.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_36_2_1' to 'mlp_mul_18s_18s_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3dEe': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 2.182 seconds; current allocated memory: 295.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 15.824 seconds; current allocated memory: 300.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 300.653 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_35_2_1' to 'mlp_mul_18s_18s_3fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3fYi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 302.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.795 seconds; current allocated memory: 303.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 303.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 303.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 303.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 1.313 seconds; current allocated memory: 307.827 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_urem_9ns_6ns_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3fYi_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_0_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_15_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:01:53 . Memory (MB): peak = 446.516 ; gain = 390.289
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 112.953 seconds; peak allocated memory: 307.827 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.598 ; gain = 46.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.598 ; gain = 46.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.371 ; gain = 68.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 136.172 ; gain = 80.172
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a block factor 20.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 2 with a block factor 20.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a block factor 20.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[8].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[9].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[10].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[11].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[12].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[13].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[14].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[15].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[16].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[17].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[18].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[19].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[8].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[9].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[10].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[10].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[11].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[11].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[12].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[12].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[13].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[13].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[14].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[14].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[15].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[15].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[16].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[16].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[17].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[17].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[18].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[18].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[19].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[19].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 178.816 ; gain = 122.816
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'activ' (../src/mlp.cpp:125) in function 'sigmoid_activation_L.1'.
INFO: [XFORM 203-531] Rewinding loop 'activ' (../src/mlp.cpp:157) in function 'sigmoid_activation_L'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [XFORM 203-531] Rewinding loop 'argmax' (../src/mlp.cpp:36) in function 'classify'.
INFO: [XFORM 203-531] Rewinding loop 'fill' (../src/mlp.cpp:66) in function 'add_bias_pre_L2'.
INFO: [XFORM 203-531] Rewinding loop 'fill' (../src/mlp.cpp:55) in function 'add_bias_pre_L1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 285.359 ; gain = 229.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/mlp.cpp:56) of variable 'tmp_4' on array 'result_0_V' and 'store' operation (../src/mlp.cpp:53) of constant 65536 on array 'result_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.33 seconds; current allocated memory: 234.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 235.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('p_Val2_16_399', ../src/mlp.cpp:83) due to limited resources (II = 20).
INFO: [SCHED 204-61] Pipelining result : Target II = 20, Final II = 21, Depth = 206.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.784 seconds; current allocated memory: 251.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.47943ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('input_19_V_load', ../src/mlp.cpp:83) on array 'input_19_V' (1.15 ns)
	'mul' operation ('p_Val2_16_398', ../src/mlp.cpp:83) (3.33 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.153 seconds; current allocated memory: 267.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.939 seconds; current allocated memory: 268.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 268.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/mlp.cpp:67) of variable 'input_V_load', ../src/mlp.cpp:67 on array 'result_V' and 'store' operation (../src/mlp.cpp:64) of constant 65536 on array 'result_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 268.837 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 268.940 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('matrix_V_load_20', ../src/mlp.cpp:105) on array 'matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 10, Final II = 13, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 270.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 271.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 271.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 271.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'argmax'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 272.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 272.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 272.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 272.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 272.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 272.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 272.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.479 seconds; current allocated memory: 274.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_urem_9ns_6ns_9_13_1' to 'mlp_urem_9ns_6ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_9ns_11ns_20_3_1' to 'mlp_mul_mul_9ns_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_9ns_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_2032_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_urem_9ns_6ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 1.342 seconds; current allocated memory: 275.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_36_2_1' to 'mlp_mul_18s_18s_3dEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mvprod_layer_1' is 5940 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3dEe': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 2.485 seconds; current allocated memory: 296.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 16.487 seconds; current allocated memory: 301.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 302.129 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_35_2_1' to 'mlp_mul_18s_18s_3fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3fYi': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 304.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.806 seconds; current allocated memory: 304.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 305.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 305.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 305.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 1.515 seconds; current allocated memory: 310.113 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_urem_9ns_6ns_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3fYi_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_0_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_19_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:19 ; elapsed = 00:01:57 . Memory (MB): peak = 454.219 ; gain = 398.219
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 117.522 seconds; peak allocated memory: 310.113 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.965 ; gain = 46.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.965 ; gain = 46.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.203 ; gain = 67.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 136.352 ; gain = 79.660
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
WARNING: [XFORM 203-105] Cannot partition array 'input.V' (../src/mlp.cpp:4): indivisible factor 32 on dimension 1, which has 400 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 32 on dimension 2, which has 401 elements.
WARNING: [XFORM 203-105] Cannot partition array 'bias_added.V' (../src/mlp.cpp:6): indivisible factor 32 on dimension 1, which has 401 elements.
WARNING: [XFORM 203-105] Cannot partition array 'input.V' (../src/mlp.cpp:4): indivisible factor 32 on dimension 1, which has 400 elements.
WARNING: [XFORM 203-105] Cannot partition array 'weights_L1.V' (../src/mlp.cpp:4): indivisible factor 32 on dimension 2, which has 401 elements.
WARNING: [XFORM 203-105] Cannot partition array 'bias_added.V' (../src/mlp.cpp:6): indivisible factor 32 on dimension 1, which has 401 elements.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1.V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 175.762 ; gain = 119.070
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'activ' (../src/mlp.cpp:125) in function 'sigmoid_activation_L.1'.
INFO: [XFORM 203-531] Rewinding loop 'activ' (../src/mlp.cpp:157) in function 'sigmoid_activation_L'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [XFORM 203-531] Rewinding loop 'argmax' (../src/mlp.cpp:36) in function 'classify'.
INFO: [XFORM 203-531] Rewinding loop 'fill' (../src/mlp.cpp:66) in function 'add_bias_pre_L2'.
INFO: [XFORM 203-531] Rewinding loop 'fill' (../src/mlp.cpp:55) in function 'add_bias_pre_L1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 287.254 ; gain = 230.563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/mlp.cpp:56) of variable 'input_V_load', ../src/mlp.cpp:56 on array 'result_V' and 'store' operation (../src/mlp.cpp:53) of constant 65536 on array 'result_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.761 seconds; current allocated memory: 236.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 236.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_40', ../src/mlp.cpp:83) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 20, Final II = 201, Depth = 206.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.034 seconds; current allocated memory: 254.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.068 seconds; current allocated memory: 275.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.095 seconds; current allocated memory: 276.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 276.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/mlp.cpp:67) of variable 'input_V_load', ../src/mlp.cpp:67 on array 'result_V' and 'store' operation (../src/mlp.cpp:64) of constant 65536 on array 'result_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 276.950 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 277.053 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('matrix_V_load_20', ../src/mlp.cpp:105) on array 'matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matrix_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 10, Final II = 13, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 278.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 279.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 280.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 280.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'argmax'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 280.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 280.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 280.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 280.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 280.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 280.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 280.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.382 seconds; current allocated memory: 283.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 1.684 seconds; current allocated memory: 284.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_36_2_1' to 'mlp_mul_18s_18s_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3bkb': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 3.062 seconds; current allocated memory: 313.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 20.529 seconds; current allocated memory: 320.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 320.552 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_35_2_1' to 'mlp_mul_18s_18s_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3dEe': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.844 seconds; current allocated memory: 322.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.921 seconds; current allocated memory: 323.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 323.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 323.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 323.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 324.986 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3dEe_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:40 ; elapsed = 00:02:19 . Memory (MB): peak = 467.844 ; gain = 411.152
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 139.32 seconds; peak allocated memory: 324.986 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.625 ; gain = 46.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.625 ; gain = 46.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.324 ; gain = 67.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 136.953 ; gain = 80.512
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a block factor 8.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[0].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[1].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[2].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[3].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[4].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[5].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[6].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'bias_added[7].V' should be updated in process function 'add_bias_pre_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 176.879 ; gain = 120.438
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'activ' (../src/mlp.cpp:125) in function 'sigmoid_activation_L.1'.
INFO: [XFORM 203-531] Rewinding loop 'activ' (../src/mlp.cpp:157) in function 'sigmoid_activation_L'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [XFORM 203-531] Rewinding loop 'argmax' (../src/mlp.cpp:36) in function 'classify'.
INFO: [XFORM 203-531] Rewinding loop 'fill' (../src/mlp.cpp:66) in function 'add_bias_pre_L2'.
INFO: [XFORM 203-531] Rewinding loop 'fill' (../src/mlp.cpp:55) in function 'add_bias_pre_L1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 284.121 ; gain = 227.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/mlp.cpp:56) of variable 'tmp_4' on array 'result_0_V' and 'store' operation (../src/mlp.cpp:53) of constant 65536 on array 'result_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.947 seconds; current allocated memory: 233.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 234.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 51, Final II = 51, Depth = 206.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.523 seconds; current allocated memory: 250.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.261 seconds; current allocated memory: 266.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.89 seconds; current allocated memory: 267.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 267.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/mlp.cpp:67) of variable 'input_V_load', ../src/mlp.cpp:67 on array 'result_V' and 'store' operation (../src/mlp.cpp:64) of constant 65536 on array 'result_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 268.003 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 268.106 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 26, Final II = 18, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 269.334 MB.
WARNING: [HLS 200-433] Loop - outer has an initiation interval that is equal to the pipeline depth (18) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 270.523 MB.
WARNING: [HLS 200-433] Loop - outer has an initiation interval that is equal to the pipeline depth (18) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 270.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 270.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'argmax'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 271.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 271.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 271.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 271.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 271.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 271.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 271.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.582 seconds; current allocated memory: 273.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_urem_9ns_7ns_9_13_1' to 'mlp_urem_9ns_7ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_9ns_11ns_20_3_1' to 'mlp_mul_mul_9ns_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_9ns_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_832_18_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_urem_9ns_7ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 1.328 seconds; current allocated memory: 274.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_36_2_1' to 'mlp_mul_18s_18s_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3dEe': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 2.069 seconds; current allocated memory: 294.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 15.581 seconds; current allocated memory: 299.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 300.090 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_35_2_1' to 'mlp_mul_18s_18s_3fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3fYi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 301.764 MB.
WARNING: [HLS 200-433] Loop - outer has an initiation interval that is equal to the pipeline depth (18) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - outer has an initiation interval that is equal to the pipeline depth (18) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 1.743 seconds; current allocated memory: 302.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 302.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 302.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 302.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.962 seconds; current allocated memory: 305.332 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'mlp_mux_832_18_2_1'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_urem_9ns_7ns_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3fYi_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_0_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_added_7_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:13 ; elapsed = 00:01:49 . Memory (MB): peak = 439.637 ; gain = 383.195
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 109.637 seconds; peak allocated memory: 305.332 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.949 ; gain = 47.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.949 ; gain = 47.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.223 ; gain = 68.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.238 ; gain = 80.426
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_bias_pre_L1' (../src/mlp.cpp:49).
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-501] Unrolling loop 'fill' (../src/mlp.cpp:55) in function 'add_bias_pre_L1' completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a block factor 8.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.0' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.1' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.2' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.3' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.4' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.5' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.6' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.7' (../src/mlp.cpp:6) automatically.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] All the elements of global array 'L1_activ.V' should be updated in process function 'sigmoid_activation_L1', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
WARNING: [XFORM 203-713] All the elements of global array 'L2_out_activ.V' should be updated in process function 'sigmoid_activation_L2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader311_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:157:3) to (../src/mlp.cpp:172:6) in function 'sigmoid_activation_L2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:125:3) to (../src/mlp.cpp:140:6) in function 'sigmoid_activation_L1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:36:3) to (../src/mlp.cpp:35:26) in function 'classify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 185.168 ; gain = 129.355
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:156:27)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:124:27)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader311_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'activ' (../src/mlp.cpp:125) in function 'sigmoid_activation_L.1'.
INFO: [XFORM 203-531] Rewinding loop 'activ' (../src/mlp.cpp:157) in function 'sigmoid_activation_L'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [XFORM 203-531] Rewinding loop 'argmax' (../src/mlp.cpp:36) in function 'classify'.
INFO: [XFORM 203-531] Rewinding loop 'fill' (../src/mlp.cpp:66) in function 'add_bias_pre_L2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 372.402 ; gain = 316.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_bias_pre_L1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result[0][3].V', ../src/mlp.cpp:56) on array 'input_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.907 seconds; current allocated memory: 303.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.729 seconds; current allocated memory: 307.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 51, Final II = 51, Depth = 206.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.13 seconds; current allocated memory: 326.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.379 seconds; current allocated memory: 347.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.823 seconds; current allocated memory: 348.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 348.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/mlp.cpp:67) of variable 'input_V_load', ../src/mlp.cpp:67 on array 'result_V' and 'store' operation (../src/mlp.cpp:64) of constant 65536 on array 'result_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 349.178 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 349.281 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 26, Final II = 18, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 350.494 MB.
WARNING: [HLS 200-433] Loop - outer has an initiation interval that is equal to the pipeline depth (18) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 351.682 MB.
WARNING: [HLS 200-433] Loop - outer has an initiation interval that is equal to the pipeline depth (18) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.704 seconds; current allocated memory: 351.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 352.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'argmax'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 352.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 352.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 352.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 352.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 352.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 352.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 353.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.375 seconds; current allocated memory: 356.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'add_bias_pre_L1' is 14402 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 20.154 seconds; current allocated memory: 703.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_36_2_1' to 'mlp_mul_18s_18s_3bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mvprod_layer_1' is 7362 from HDL expression: ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3bkb': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 12.944 seconds; current allocated memory: 731.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_31_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 17.334 seconds; current allocated memory: 738.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 1.221 seconds; current allocated memory: 738.467 MB.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - fill has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_35_2_1' to 'mlp_mul_18s_18s_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3dEe': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 1.196 seconds; current allocated memory: 740.140 MB.
WARNING: [HLS 200-433] Loop - outer has an initiation interval that is equal to the pipeline depth (18) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - outer has an initiation interval that is equal to the pipeline depth (18) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_33_3_1' to 'mlp_mul_mul_18s_1eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 740.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 1.236 seconds; current allocated memory: 741.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 741.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 741.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 8.989 seconds; current allocated memory: 766.116 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3dEe_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_bias_added_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_26_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_27_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_28_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_29_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_30_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_31_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_32_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_33_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_34_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_35_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_36_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_37_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_38_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_39_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_40_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_41_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_42_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_43_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_44_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_45_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_46_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_47_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_48_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_49_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_50_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_26_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_27_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_28_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_29_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_30_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_31_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_32_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_33_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_34_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_35_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_36_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_37_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_38_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_39_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_40_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_41_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_42_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_43_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_44_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_45_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_46_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_47_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_48_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_49_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_50_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_26_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_27_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_28_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_29_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_30_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_31_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_32_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_33_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_34_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_35_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_36_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_37_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_38_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_39_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_40_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_41_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_42_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_43_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_44_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_45_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_46_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_47_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_48_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_49_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_50_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_26_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_27_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_28_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_29_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_30_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_31_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_32_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_33_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_34_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_35_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_36_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_37_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_38_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_39_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_40_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_41_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_42_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_43_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_44_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_45_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_46_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_47_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_48_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_49_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_50_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_26_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_27_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_28_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_29_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_30_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_31_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_32_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_33_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_34_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_35_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_36_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_37_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_38_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_39_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_40_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_41_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_42_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_43_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_44_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_45_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_46_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_47_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_48_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_49_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_50_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_26_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_27_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_28_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_29_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_30_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_31_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_32_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_33_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_34_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_35_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_36_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_37_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_38_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_39_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_40_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_41_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_42_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_43_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_44_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_45_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_46_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_47_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_48_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_49_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_50_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_26_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_27_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_28_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_29_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_30_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_31_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_32_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_33_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_34_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_35_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_36_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_37_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_38_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_39_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_40_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_41_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_42_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_43_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_44_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_45_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_46_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_47_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_48_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_49_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_50_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_26_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_27_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_28_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_29_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_30_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_31_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_32_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_33_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_34_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_35_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_36_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_37_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_38_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_39_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_40_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_41_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_42_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_43_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:40 ; elapsed = 00:03:34 . Memory (MB): peak = 1092.977 ; gain = 1037.164
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 214.218 seconds; peak allocated memory: 766.116 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.465 ; gain = 46.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.465 ; gain = 46.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L1' (../src/mlp.cpp:137).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<18, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<36, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sigmoid_activation_L2' (../src/mlp.cpp:169).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 124.387 ; gain = 68.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 136.078 ; gain = 80.078
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'classify' (../src/mlp.cpp:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sigmoid_activation_L2' (../src/mlp.cpp:148).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_bias_pre_L2' (../src/mlp.cpp:60).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sigmoid_activation_L1' (../src/mlp.cpp:116).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_bias_pre_L1' (../src/mlp.cpp:49).
INFO: [XFORM 203-501] Unrolling loop 'argmax' (../src/mlp.cpp:36) in function 'classify' completely.
INFO: [XFORM 203-501] Unrolling loop 'activ' (../src/mlp.cpp:157) in function 'sigmoid_activation_L2' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:101) in function 'mvprod_layer_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'fill' (../src/mlp.cpp:66) in function 'add_bias_pre_L2' completely.
INFO: [XFORM 203-501] Unrolling loop 'activ' (../src/mlp.cpp:125) in function 'sigmoid_activation_L1' completely.
INFO: [XFORM 203-501] Unrolling loop 'inner' (../src/mlp.cpp:79) in function 'mvprod_layer_1' completely.
INFO: [XFORM 203-501] Unrolling loop 'fill' (../src/mlp.cpp:55) in function 'add_bias_pre_L1' completely.
INFO: [XFORM 203-102] Partitioning array 'L1_activ.V' (../src/mlp.cpp:8) automatically.
INFO: [XFORM 203-102] Partitioning array 'L2_bias_added.V' (../src/mlp.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'L2_out_activ.V' (../src/mlp.cpp:11) automatically.
INFO: [XFORM 203-101] Partitioning array 'input.V' (../src/mlp.cpp:4) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'weights_L1.V' (../src/mlp.cpp:4) in dimension 2 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'bias_added.V' (../src/mlp.cpp:6) in dimension 1 with a block factor 16.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.0' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.1' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.2' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.3' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.4' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.5' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.6' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.7' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.8' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.9' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.10' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.11' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.12' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.13' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.14' (../src/mlp.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'bias_added.V.15' (../src/mlp.cpp:6) automatically.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[0].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[1].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[2].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[3].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[4].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[5].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[6].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[7].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[8].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[9].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[9].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[10].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[10].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[11].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[11].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[12].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[12].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[13].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[13].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[14].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[14].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L1[15].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L1[15].V' has read operations in process function 'mvprod_layer_1'.
WARNING: [XFORM 203-713] Reading dataflow channel 'weights_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'weights_L2.V' has read operations in process function 'mvprod_layer_2'.
INFO: [XFORM 203-712] Applying dataflow to function 'mlp', detected/extracted 9 process function(s): 
	 'add_bias_pre_L1'
	 'mvprod_layer_1'
	 'sigmoid_activation_L1'
	 'add_bias_pre_L2'
	 'mvprod_layer_2'
	 'sigmoid_activation_L2'
	 'classify'
	 'Block_arrayctor.loop2.preheader412_proc'
	 '__../src/mlp.cpp_line24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:148:37) to (../src/mlp.cpp:178:1) in function 'sigmoid_activation_L2'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/mlp.cpp:116:37) to (../src/mlp.cpp:146:1) in function 'sigmoid_activation_L1'... converting 51 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 187.727 ; gain = 131.727
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L2' to 'sigmoid_activation_L' (../src/mlp.cpp:150:1)
WARNING: [XFORM 203-631] Renaming function 'sigmoid_activation_L1' to 'sigmoid_activation_L.1' (../src/mlp.cpp:118:1)
WARNING: [XFORM 203-631] Renaming function '__../src/mlp.cpp_line24_proc' to '__../src/mlp.cpp_lin' 
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop2.preheader412_proc' to 'Block_arrayctor.loop' 
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:99) in function 'mvprod_layer_2'.
INFO: [XFORM 203-531] Rewinding loop 'outer' (../src/mlp.cpp:77) in function 'mvprod_layer_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 378.762 ; gain = 322.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'sigmoid_activation_L.1' to 'sigmoid_activation_L_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-103] Legalizing function name '__../src/mlp.cpp_lin' to 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_bias_pre_L1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result[0][3].V', ../src/mlp.cpp:56) on array 'input_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.577 seconds; current allocated memory: 307.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.732 seconds; current allocated memory: 311.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 26, Final II = 26, Depth = 205.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.172 seconds; current allocated memory: 331.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.134 seconds; current allocated memory: 352.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid_activation_L.1'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'load' operation ('input_V_load', ../src/mlp.cpp:126) on array 'input_V' within the first 0 cycles (II = 1).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', ../src/mlp.cpp:126) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.515 seconds; current allocated memory: 354.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 356.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_bias_pre_L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.942 seconds; current allocated memory: 356.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 356.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 13, Final II = 13, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 358.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 359.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid_activation_L'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'load' operation ('input_V_load', ../src/mlp.cpp:158) on array 'input_V' within the first 0 cycles (II = 1).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', ../src/mlp.cpp:158) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 360.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 361.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'classify'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 361.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 361.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 361.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 361.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 361.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 361.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 363.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.907 seconds; current allocated memory: 367.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'add_bias_pre_L1' is 14402 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L1'.
INFO: [HLS 200-111]  Elapsed time: 20.725 seconds; current allocated memory: 713.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_36_2_1' to 'mlp_mul_18s_18s_3bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mvprod_layer_1' is 7506 from HDL expression: ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3bkb': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_1'.
INFO: [HLS 200-111]  Elapsed time: 13.017 seconds; current allocated memory: 741.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_18s_18s_36_3_1' to 'mlp_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L_1'.
INFO: [HLS 200-111]  Elapsed time: 17.756 seconds; current allocated memory: 752.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_pre_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_pre_L2'.
INFO: [HLS 200-111]  Elapsed time: 3.168 seconds; current allocated memory: 754.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mvprod_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_18s_18s_35_2_1' to 'mlp_mul_18s_18s_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_18s_18s_3dEe': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mvprod_layer_2'.
INFO: [HLS 200-111]  Elapsed time: 1.343 seconds; current allocated memory: 757.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_activation_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_18s_1cud': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_activation_L'.
INFO: [HLS 200-111]  Elapsed time: 2.419 seconds; current allocated memory: 759.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'classify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'classify'.
INFO: [HLS 200-111]  Elapsed time: 2.031 seconds; current allocated memory: 759.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 1.379 seconds; current allocated memory: 760.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_src_mlp_cpp_lin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_src_mlp_cpp_lin'.
INFO: [HLS 200-111]  Elapsed time: 1.152 seconds; current allocated memory: 760.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L1_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/weights_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/input_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 12.744 seconds; current allocated memory: 788.536 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'mlp_mul_18s_18s_3dEe_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'mlp_L1_no_activ_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_L2_out_V_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_0_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_1_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_2_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_3_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_4_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_5_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_6_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_7_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_8_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_9_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_10_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_11_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_12_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_13_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_14_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_15_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_15_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_15_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_15_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_15_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_15_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_15_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_15_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_15_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_15_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bias_added_15_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L1_activ_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_10_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_11_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_12_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_13_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_14_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_15_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_16_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_17_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_18_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_19_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_20_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_21_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_22_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_23_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_24_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_bias_added_25_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_out_activ_0_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_out_activ_1_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_out_activ_2_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_out_activ_3_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_out_activ_4_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_out_activ_5_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_out_activ_6_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_out_activ_7_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_out_activ_8_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'L2_out_activ_9_V_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'digit_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:01 ; elapsed = 00:04:00 . Memory (MB): peak = 1149.117 ; gain = 1093.117
INFO: [SYSC 207-301] Generating SystemC RTL for mlp.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 240.385 seconds; peak allocated memory: 788.536 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
