ISim log file
Running: E:\projects\VHDL_XIlinx\async_sequence_detector\testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/projects/VHDL_XIlinx/async_sequence_detector/testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 100ms
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 1000ms
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /testbench/stim_leds[3] 1 -radix bin -cancel 1 ms
# isim force add /testbench/stim_leds[3] 1 -radix bin -cancel 1 ms
# restart
# isim force add /testbench/stim_leds[3] 1 -radix bin -time 0 fs -cancel 1 ms
# isim force add /testbench/stim_leds[3] 1 -radix bin -time 0 fs -cancel 1 ms
# run 1000ms
Simulator is doing circuit initialization process.
Finished circuit initialization process.
