

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10'
================================================================
* Date:           Thu Jan  5 05:21:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.180 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1907|     1907|  19.070 us|  19.070 us|  1907|  1907|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_9_VITIS_LOOP_70_10  |     1905|     1905|         6|          1|          1|  1900|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   1225|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|     698|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     698|   1452|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_3ns_8ns_7ns_11_4_1_U42  |mac_muladd_3ns_8ns_7ns_11_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln68_1_fu_159_p2     |         +|   0|  0|   12|          11|           1|
    |add_ln68_fu_168_p2       |         +|   0|  0|   11|           3|           1|
    |add_ln70_fu_214_p2       |         +|   0|  0|   14|           9|           1|
    |dot_product_5_fu_340_p2  |         +|   0|  0|   39|          32|          32|
    |dot_product_6_fu_345_p2  |         -|   0|  0|   39|          32|          32|
    |icmp_ln68_fu_153_p2      |      icmp|   0|  0|   11|          11|           9|
    |icmp_ln70_fu_174_p2      |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln74_fu_334_p2      |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln77_fu_275_p2      |      icmp|   0|  0|   18|          32|          32|
    |lshr_ln74_fu_325_p2      |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln75_fu_257_p2      |      lshr|   0|  0|  423|         128|         128|
    |dot_product_7_fu_350_p3  |    select|   0|  0|   32|           1|          32|
    |label_3_fu_284_p3        |    select|   0|  0|   32|           1|          32|
    |maxSim_3_fu_293_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln68_1_fu_301_p3  |    select|   0|  0|   32|           1|           1|
    |select_ln68_2_fu_188_p3  |    select|   0|  0|    3|           1|           3|
    |select_ln68_3_fu_308_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln68_4_fu_315_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln68_fu_180_p3    |    select|   0|  0|    9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1225|         436|         541|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_1                    |   9|          2|    3|          6|
    |ap_sig_allocacmp_i_load                 |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   11|         22|
    |c_fu_76                                 |   9|          2|    3|          6|
    |dot_product_fu_60                       |   9|          2|   32|         64|
    |i_fu_64                                 |   9|          2|    9|         18|
    |indvar_flatten13_fu_80                  |   9|          2|   11|         22|
    |label_fu_72                             |   9|          2|   32|         64|
    |maxSim_fu_68                            |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|  144|        288|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |AM_load_reg_481                   |  128|   0|  128|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |c_1_reg_424                       |    3|   0|    3|          0|
    |c_fu_76                           |    3|   0|    3|          0|
    |dot_product_fu_60                 |   32|   0|   32|          0|
    |i_fu_64                           |    9|   0|    9|          0|
    |icmp_ln68_reg_429                 |    1|   0|    1|          0|
    |icmp_ln70_reg_433                 |    1|   0|    1|          0|
    |indvar_flatten13_fu_80            |   11|   0|   11|          0|
    |label_fu_72                       |   32|   0|   32|          0|
    |lshr_ln2_reg_450                  |    7|   0|    7|          0|
    |lshr_ln2_reg_450_pp0_iter1_reg    |    7|   0|    7|          0|
    |maxSim_fu_68                      |   32|   0|   32|          0|
    |ngram_load_reg_471                |  128|   0|  128|          0|
    |shl_ln3_reg_476                   |    2|   0|    7|          5|
    |trunc_ln74_reg_445                |    2|   0|    2|          0|
    |trunc_ln75_reg_486                |   32|   0|   32|          0|
    |c_1_reg_424                       |   64|  32|    3|          0|
    |icmp_ln68_reg_429                 |   64|  32|    1|          0|
    |icmp_ln70_reg_433                 |   64|  32|    1|          0|
    |trunc_ln74_reg_445                |   64|  32|    2|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  698| 128|  454|          5|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10|  return value|
|AM_address0         |  out|   11|   ap_memory|                                                  AM|         array|
|AM_ce0              |  out|    1|   ap_memory|                                                  AM|         array|
|AM_q0               |   in|  128|   ap_memory|                                                  AM|         array|
|ngram_address0      |  out|    7|   ap_memory|                                               ngram|         array|
|ngram_ce0           |  out|    1|   ap_memory|                                               ngram|         array|
|ngram_q0            |   in|  128|   ap_memory|                                               ngram|         array|
|label_1_out         |  out|   32|      ap_vld|                                         label_1_out|       pointer|
|label_1_out_ap_vld  |  out|    1|      ap_vld|                                         label_1_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------------------+--------------+

