# RTL-to-GDSII-Design-Flow-of-a-6-Tap-FIR-Filter-Using-Verilog-and-Cadence-EDA-Tools
This project focuses on the complete ASIC design and implementation of an 8-bit, 6-tap Finite Impulse Response (FIR) filter using Verilog HDL and industry-standard Cadence EDA tools. 
