Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date              : Tue Dec  1 22:17:09 2015
| Host              : eecs-digital-24 running 64-bit Ubuntu 12.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design            : labkit
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 66 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)

 There are 307 register/latch pins with no clock driven by root clock pin: clockgen/clock_25mhz_reg/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[1]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[2]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[3]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[4]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[5]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[6]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[7]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[8]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[9]/C (HIGH)

 There are 31 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2082 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.860        0.000                      0                   36        0.157        0.000                      0                   36        3.000        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
pixelclk/inst/clk_100mhz  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_0     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pixelclk/inst/clk_100mhz                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_0           9.638        0.000                      0                   34        0.157        0.000                      0                   34        7.192        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                       48.408        0.000                       0                     3  
sys_clk_pin                     8.860        0.000                      0                    2        0.266        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pixelclk/inst/clk_100mhz
  To Clock:  pixelclk/inst/clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelclk/inst/clk_100mhz
Waveform:           { 0 5 }
Period:             10.000
Sources:            { pixelclk/inst/clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                 
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_0
  To Clock:  clk_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.638ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.408ns (25.311%)  route 4.155ns (74.689%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 16.585 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.318     1.322    vga2/CLK
    SLICE_X7Y94                                                       r  vga2/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga2/hcount_reg[2]/Q
                         net (fo=27, routed)          1.981     3.644    vga2/hcount[2]
    SLICE_X5Y97          LUT4 (Prop_lut4_I0_O)        0.097     3.741 r  vga2/enabled_pixel[7]_i_71/O
                         net (fo=1, routed)           0.000     3.741    o/S[1]
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.153 r  o/enabled_pixel_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.153    o/n_2_enabled_pixel_reg[7]_i_50
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.242 r  o/enabled_pixel_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.242    o/n_2_enabled_pixel_reg[7]_i_25
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.331 r  o/enabled_pixel_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.332    o/n_2_enabled_pixel_reg[7]_i_10
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.421 r  o/enabled_pixel_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.730     5.150    o/n_2_enabled_pixel_reg[7]_i_5
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.097     5.247 r  o/enabled_pixel[7]_i_4/O
                         net (fo=2, routed)           0.606     5.854    o/n_2_enabled_pixel[7]_i_4
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.097     5.951 r  o/enabled_pixel[7]_i_3/O
                         net (fo=2, routed)           0.837     6.787    o/n_2_enabled_pixel[7]_i_3
    SLICE_X6Y101         LUT6 (Prop_lut6_I4_O)        0.097     6.884 r  o/enabled_pixel[3]_i_1/O
                         net (fo=1, routed)           0.000     6.884    o/n_2_enabled_pixel[3]_i_1
    SLICE_X6Y101         FDRE                                         r  o/enabled_pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.198    16.585    o/CLK
    SLICE_X6Y101                                                      r  o/enabled_pixel_reg[3]/C
                         clock pessimism              0.001    16.586    
                         clock uncertainty           -0.132    16.454    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.069    16.523    o/enabled_pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         16.523    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.787ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.275ns (23.280%)  route 4.202ns (76.720%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 16.585 - 15.385 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.258     1.262    vga2/CLK
    SLICE_X8Y97                                                       r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.393     1.655 r  vga2/hcount_reg[9]/Q
                         net (fo=31, routed)          2.152     3.806    o/I7[9]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.097     3.903 r  o/enabled_pixel[11]_i_78/O
                         net (fo=1, routed)           0.000     3.903    o/n_2_enabled_pixel[11]_i_78
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342     4.245 r  o/enabled_pixel_reg[11]_i_38/CO[1]
                         net (fo=1, routed)           0.820     5.065    o/pixel50_in
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.249     5.314 r  o/enabled_pixel[11]_i_16/O
                         net (fo=2, routed)           0.655     5.969    o/n_2_enabled_pixel[11]_i_16
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.066 r  o/enabled_pixel[11]_i_6/O
                         net (fo=2, routed)           0.575     6.641    o/n_2_enabled_pixel[11]_i_6
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.097     6.738 r  o/enabled_pixel[11]_i_1/O
                         net (fo=1, routed)           0.000     6.738    o/n_2_enabled_pixel[11]_i_1
    SLICE_X6Y101         FDRE                                         r  o/enabled_pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.198    16.585    o/CLK
    SLICE_X6Y101                                                      r  o/enabled_pixel_reg[11]/C
                         clock pessimism              0.001    16.586    
                         clock uncertainty           -0.132    16.454    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.072    16.526    o/enabled_pixel_reg[11]
  -------------------------------------------------------------------
                         required time                         16.526    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  9.787    

Slack (MET) :             9.974ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 1.408ns (26.462%)  route 3.913ns (73.538%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 16.602 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.318     1.322    vga2/CLK
    SLICE_X7Y94                                                       r  vga2/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga2/hcount_reg[2]/Q
                         net (fo=27, routed)          1.981     3.644    vga2/hcount[2]
    SLICE_X5Y97          LUT4 (Prop_lut4_I0_O)        0.097     3.741 r  vga2/enabled_pixel[7]_i_71/O
                         net (fo=1, routed)           0.000     3.741    o/S[1]
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.153 r  o/enabled_pixel_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.153    o/n_2_enabled_pixel_reg[7]_i_50
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.242 r  o/enabled_pixel_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.242    o/n_2_enabled_pixel_reg[7]_i_25
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.331 r  o/enabled_pixel_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.332    o/n_2_enabled_pixel_reg[7]_i_10
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.421 r  o/enabled_pixel_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.730     5.150    o/n_2_enabled_pixel_reg[7]_i_5
    SLICE_X7Y98          LUT6 (Prop_lut6_I0_O)        0.097     5.247 r  o/enabled_pixel[7]_i_4/O
                         net (fo=2, routed)           0.606     5.854    o/n_2_enabled_pixel[7]_i_4
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.097     5.951 r  o/enabled_pixel[7]_i_3/O
                         net (fo=2, routed)           0.595     6.545    o/n_2_enabled_pixel[7]_i_3
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.097     6.642 r  o/enabled_pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     6.642    o/n_2_enabled_pixel[7]_i_1
    SLICE_X6Y99          FDRE                                         r  o/enabled_pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.215    16.602    o/CLK
    SLICE_X6Y99                                                       r  o/enabled_pixel_reg[7]/C
                         clock pessimism              0.078    16.680    
                         clock uncertainty           -0.132    16.548    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.069    16.617    o/enabled_pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         16.617    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  9.974    

Slack (MET) :             11.442ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.632ns (17.695%)  route 2.940ns (82.305%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 16.585 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.318     1.322    vga2/CLK
    SLICE_X7Y94                                                       r  vga2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga2/hcount_reg[1]/Q
                         net (fo=28, routed)          0.893     2.555    vga2/hcount[1]
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.097     2.652 f  vga2/hcount[9]_i_2__0/O
                         net (fo=6, routed)           0.726     3.378    vga2/n_2_hcount[9]_i_2__0
    SLICE_X8Y98          LUT6 (Prop_lut6_I5_O)        0.097     3.475 r  vga2/vcount[9]_i_3__0/O
                         net (fo=1, routed)           0.587     4.062    vga2/n_2_vcount[9]_i_3__0
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.097     4.159 r  vga2/vcount[9]_i_1/O
                         net (fo=10, routed)          0.734     4.893    vga2/n_2_vcount[9]_i_1
    SLICE_X6Y102         FDRE                                         r  vga2/vcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.198    16.585    vga2/CLK
    SLICE_X6Y102                                                      r  vga2/vcount_reg[2]/C
                         clock pessimism              0.001    16.586    
                         clock uncertainty           -0.132    16.454    
    SLICE_X6Y102         FDRE (Setup_fdre_C_CE)      -0.119    16.335    vga2/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         16.335    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 11.442    

Slack (MET) :             11.672ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.632ns (19.260%)  route 2.649ns (80.740%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 16.525 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.318     1.322    vga2/CLK
    SLICE_X7Y94                                                       r  vga2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga2/hcount_reg[1]/Q
                         net (fo=28, routed)          0.893     2.555    vga2/hcount[1]
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.097     2.652 f  vga2/hcount[9]_i_2__0/O
                         net (fo=6, routed)           0.726     3.378    vga2/n_2_hcount[9]_i_2__0
    SLICE_X8Y98          LUT6 (Prop_lut6_I5_O)        0.097     3.475 r  vga2/vcount[9]_i_3__0/O
                         net (fo=1, routed)           0.587     4.062    vga2/n_2_vcount[9]_i_3__0
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.097     4.159 r  vga2/vcount[9]_i_1/O
                         net (fo=10, routed)          0.444     4.603    vga2/n_2_vcount[9]_i_1
    SLICE_X8Y100         FDRE                                         r  vga2/vcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.138    16.525    vga2/CLK
    SLICE_X8Y100                                                      r  vga2/vcount_reg[8]/C
                         clock pessimism              0.001    16.526    
                         clock uncertainty           -0.132    16.394    
    SLICE_X8Y100         FDRE (Setup_fdre_C_CE)      -0.119    16.275    vga2/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         16.275    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                 11.672    

Slack (MET) :             11.672ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.632ns (19.260%)  route 2.649ns (80.740%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 16.525 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.318     1.322    vga2/CLK
    SLICE_X7Y94                                                       r  vga2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga2/hcount_reg[1]/Q
                         net (fo=28, routed)          0.893     2.555    vga2/hcount[1]
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.097     2.652 f  vga2/hcount[9]_i_2__0/O
                         net (fo=6, routed)           0.726     3.378    vga2/n_2_hcount[9]_i_2__0
    SLICE_X8Y98          LUT6 (Prop_lut6_I5_O)        0.097     3.475 r  vga2/vcount[9]_i_3__0/O
                         net (fo=1, routed)           0.587     4.062    vga2/n_2_vcount[9]_i_3__0
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.097     4.159 r  vga2/vcount[9]_i_1/O
                         net (fo=10, routed)          0.444     4.603    vga2/n_2_vcount[9]_i_1
    SLICE_X8Y100         FDRE                                         r  vga2/vcount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.138    16.525    vga2/CLK
    SLICE_X8Y100                                                      r  vga2/vcount_reg[9]/C
                         clock pessimism              0.001    16.526    
                         clock uncertainty           -0.132    16.394    
    SLICE_X8Y100         FDRE (Setup_fdre_C_CE)      -0.119    16.275    vga2/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         16.275    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                 11.672    

Slack (MET) :             11.712ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.632ns (19.324%)  route 2.639ns (80.676%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 16.585 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.318     1.322    vga2/CLK
    SLICE_X7Y94                                                       r  vga2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga2/hcount_reg[1]/Q
                         net (fo=28, routed)          0.893     2.555    vga2/hcount[1]
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.097     2.652 f  vga2/hcount[9]_i_2__0/O
                         net (fo=6, routed)           0.726     3.378    vga2/n_2_hcount[9]_i_2__0
    SLICE_X8Y98          LUT6 (Prop_lut6_I5_O)        0.097     3.475 r  vga2/vcount[9]_i_3__0/O
                         net (fo=1, routed)           0.587     4.062    vga2/n_2_vcount[9]_i_3__0
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.097     4.159 r  vga2/vcount[9]_i_1/O
                         net (fo=10, routed)          0.433     4.592    vga2/n_2_vcount[9]_i_1
    SLICE_X7Y101         FDRE                                         r  vga2/vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.198    16.585    vga2/CLK
    SLICE_X7Y101                                                      r  vga2/vcount_reg[0]/C
                         clock pessimism              0.001    16.586    
                         clock uncertainty           -0.132    16.454    
    SLICE_X7Y101         FDRE (Setup_fdre_C_CE)      -0.150    16.304    vga2/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                 11.712    

Slack (MET) :             11.712ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.632ns (19.324%)  route 2.639ns (80.676%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 16.585 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.318     1.322    vga2/CLK
    SLICE_X7Y94                                                       r  vga2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga2/hcount_reg[1]/Q
                         net (fo=28, routed)          0.893     2.555    vga2/hcount[1]
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.097     2.652 f  vga2/hcount[9]_i_2__0/O
                         net (fo=6, routed)           0.726     3.378    vga2/n_2_hcount[9]_i_2__0
    SLICE_X8Y98          LUT6 (Prop_lut6_I5_O)        0.097     3.475 r  vga2/vcount[9]_i_3__0/O
                         net (fo=1, routed)           0.587     4.062    vga2/n_2_vcount[9]_i_3__0
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.097     4.159 r  vga2/vcount[9]_i_1/O
                         net (fo=10, routed)          0.433     4.592    vga2/n_2_vcount[9]_i_1
    SLICE_X7Y101         FDRE                                         r  vga2/vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.198    16.585    vga2/CLK
    SLICE_X7Y101                                                      r  vga2/vcount_reg[1]/C
                         clock pessimism              0.001    16.586    
                         clock uncertainty           -0.132    16.454    
    SLICE_X7Y101         FDRE (Setup_fdre_C_CE)      -0.150    16.304    vga2/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                 11.712    

Slack (MET) :             11.712ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.632ns (19.324%)  route 2.639ns (80.676%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 16.585 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.318     1.322    vga2/CLK
    SLICE_X7Y94                                                       r  vga2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga2/hcount_reg[1]/Q
                         net (fo=28, routed)          0.893     2.555    vga2/hcount[1]
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.097     2.652 f  vga2/hcount[9]_i_2__0/O
                         net (fo=6, routed)           0.726     3.378    vga2/n_2_hcount[9]_i_2__0
    SLICE_X8Y98          LUT6 (Prop_lut6_I5_O)        0.097     3.475 r  vga2/vcount[9]_i_3__0/O
                         net (fo=1, routed)           0.587     4.062    vga2/n_2_vcount[9]_i_3__0
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.097     4.159 r  vga2/vcount[9]_i_1/O
                         net (fo=10, routed)          0.433     4.592    vga2/n_2_vcount[9]_i_1
    SLICE_X7Y101         FDRE                                         r  vga2/vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.198    16.585    vga2/CLK
    SLICE_X7Y101                                                      r  vga2/vcount_reg[3]/C
                         clock pessimism              0.001    16.586    
                         clock uncertainty           -0.132    16.454    
    SLICE_X7Y101         FDRE (Setup_fdre_C_CE)      -0.150    16.304    vga2/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                 11.712    

Slack (MET) :             11.712ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.632ns (19.324%)  route 2.639ns (80.676%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 16.585 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.318     1.322    vga2/CLK
    SLICE_X7Y94                                                       r  vga2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga2/hcount_reg[1]/Q
                         net (fo=28, routed)          0.893     2.555    vga2/hcount[1]
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.097     2.652 f  vga2/hcount[9]_i_2__0/O
                         net (fo=6, routed)           0.726     3.378    vga2/n_2_hcount[9]_i_2__0
    SLICE_X8Y98          LUT6 (Prop_lut6_I5_O)        0.097     3.475 r  vga2/vcount[9]_i_3__0/O
                         net (fo=1, routed)           0.587     4.062    vga2/n_2_vcount[9]_i_3__0
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.097     4.159 r  vga2/vcount[9]_i_1/O
                         net (fo=10, routed)          0.433     4.592    vga2/n_2_vcount[9]_i_1
    SLICE_X7Y101         FDRE                                         r  vga2/vcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.198    16.585    vga2/CLK
    SLICE_X7Y101                                                      r  vga2/vcount_reg[4]/C
                         clock pessimism              0.001    16.586    
                         clock uncertainty           -0.132    16.454    
    SLICE_X7Y101         FDRE (Setup_fdre_C_CE)      -0.150    16.304    vga2/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                 11.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga2/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.269%)  route 0.316ns (57.731%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602     0.604    vga2/CLK
    SLICE_X7Y99                                                       r  vga2/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     0.745 r  vga2/vcount_reg[5]/Q
                         net (fo=11, routed)          0.121     0.866    vga2/vcount[5]
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.911 f  vga2/enabled_pixel[11]_i_3/O
                         net (fo=4, routed)           0.194     1.105    o/I11
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.045     1.150 r  o/enabled_pixel[11]_i_1/O
                         net (fo=1, routed)           0.000     1.150    o/n_2_enabled_pixel[11]_i_1
    SLICE_X6Y101         FDRE                                         r  o/enabled_pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871     0.873    o/CLK
    SLICE_X6Y101                                                      r  o/enabled_pixel_reg[11]/C
                         clock pessimism              0.000     0.873    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.121     0.993    o/enabled_pixel_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga2/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.182%)  route 0.344ns (59.818%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602     0.604    vga2/CLK
    SLICE_X7Y99                                                       r  vga2/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     0.745 r  vga2/vcount_reg[5]/Q
                         net (fo=11, routed)          0.121     0.866    vga2/vcount[5]
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.911 f  vga2/enabled_pixel[11]_i_3/O
                         net (fo=4, routed)           0.223     1.133    o/I11
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.045     1.178 r  o/enabled_pixel[3]_i_1/O
                         net (fo=1, routed)           0.000     1.178    o/n_2_enabled_pixel[3]_i_1
    SLICE_X6Y101         FDRE                                         r  o/enabled_pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871     0.873    o/CLK
    SLICE_X6Y101                                                      r  o/enabled_pixel_reg[3]/C
                         clock pessimism              0.000     0.873    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.120     0.993    o/enabled_pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga2/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.225ns (37.450%)  route 0.376ns (62.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600     0.602    vga2/CLK
    SLICE_X7Y101                                                      r  vga2/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128     0.730 r  vga2/vcount_reg[4]/Q
                         net (fo=11, routed)          0.376     1.106    vga2/vcount[4]
    SLICE_X7Y99          LUT4 (Prop_lut4_I1_O)        0.097     1.203 r  vga2/vcount[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.203    vga2/n_2_vcount[6]_i_1__0
    SLICE_X7Y99          FDRE                                         r  vga2/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873     0.875    vga2/CLK
    SLICE_X7Y99                                                       r  vga2/vcount_reg[6]/C
                         clock pessimism              0.000     0.875    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.107     0.982    vga2/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.188%)  route 0.195ns (50.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.601     0.603    vga2/CLK
    SLICE_X7Y94                                                       r  vga2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  vga2/hcount_reg[1]/Q
                         net (fo=28, routed)          0.195     0.939    vga2/hcount[1]
    SLICE_X6Y95          LUT5 (Prop_lut5_I3_O)        0.048     0.987 r  vga2/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.987    vga2/hcount_0[4]
    SLICE_X6Y95          FDRE                                         r  vga2/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872     0.874    vga2/CLK
    SLICE_X6Y95                                                       r  vga2/hcount_reg[4]/C
                         clock pessimism             -0.255     0.619    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.131     0.750    vga2/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga2/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.226ns (37.554%)  route 0.376ns (62.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600     0.602    vga2/CLK
    SLICE_X7Y101                                                      r  vga2/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.128     0.730 r  vga2/vcount_reg[4]/Q
                         net (fo=11, routed)          0.376     1.106    vga2/vcount[4]
    SLICE_X7Y99          LUT4 (Prop_lut4_I1_O)        0.098     1.204 r  vga2/vcount[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.204    vga2/n_2_vcount[5]_i_1__0
    SLICE_X7Y99          FDRE                                         r  vga2/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873     0.875    vga2/CLK
    SLICE_X7Y99                                                       r  vga2/vcount_reg[5]/C
                         clock pessimism              0.000     0.875    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.091     0.966    vga2/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.789%)  route 0.195ns (51.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.601     0.603    vga2/CLK
    SLICE_X7Y94                                                       r  vga2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  vga2/hcount_reg[1]/Q
                         net (fo=28, routed)          0.195     0.939    vga2/hcount[1]
    SLICE_X6Y95          LUT4 (Prop_lut4_I2_O)        0.045     0.984 r  vga2/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.984    vga2/hcount_0[3]
    SLICE_X6Y95          FDRE                                         r  vga2/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872     0.874    vga2/CLK
    SLICE_X6Y95                                                       r  vga2/hcount_reg[3]/C
                         clock pessimism             -0.255     0.619    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120     0.739    vga2/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga2/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.208ns (55.052%)  route 0.170ns (44.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     0.574    vga2/CLK
    SLICE_X8Y100                                                      r  vga2/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     0.738 r  vga2/vcount_reg[8]/Q
                         net (fo=11, routed)          0.170     0.908    vga2/vcount[8]
    SLICE_X8Y100         LUT4 (Prop_lut4_I1_O)        0.044     0.952 r  vga2/vcount[9]_i_2__0/O
                         net (fo=1, routed)           0.000     0.952    vga2/n_2_vcount[9]_i_2__0
    SLICE_X8Y100         FDRE                                         r  vga2/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.843     0.845    vga2/CLK
    SLICE_X8Y100                                                      r  vga2/vcount_reg[9]/C
                         clock pessimism             -0.271     0.574    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.131     0.705    vga2/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga2/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.490%)  route 0.155ns (45.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.601     0.603    vga2/CLK
    SLICE_X7Y95                                                       r  vga2/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  vga2/hcount_reg[5]/Q
                         net (fo=27, routed)          0.155     0.899    vga2/hcount[5]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.944 r  vga2/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.944    vga2/hcount_0[5]
    SLICE_X7Y95          FDRE                                         r  vga2/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872     0.874    vga2/CLK
    SLICE_X7Y95                                                       r  vga2/hcount_reg[5]/C
                         clock pessimism             -0.271     0.603    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.091     0.694    vga2/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574     0.576    vga2/CLK
    SLICE_X8Y97                                                       r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164     0.740 r  vga2/hcount_reg[9]/Q
                         net (fo=31, routed)          0.183     0.923    vga2/hcount[9]
    SLICE_X8Y97          LUT5 (Prop_lut5_I0_O)        0.043     0.966 r  vga2/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.966    vga2/hcount_0[9]
    SLICE_X8Y97          FDRE                                         r  vga2/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845     0.847    vga2/CLK
    SLICE_X8Y97                                                       r  vga2/hcount_reg[9]/C
                         clock pessimism             -0.271     0.576    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.133     0.709    vga2/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga2/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.170%)  route 0.170ns (44.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.572     0.574    vga2/CLK
    SLICE_X8Y100                                                      r  vga2/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     0.738 r  vga2/vcount_reg[8]/Q
                         net (fo=11, routed)          0.170     0.908    vga2/vcount[8]
    SLICE_X8Y100         LUT3 (Prop_lut3_I2_O)        0.045     0.953 r  vga2/vcount[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.953    vga2/n_2_vcount[8]_i_1__0
    SLICE_X8Y100         FDRE                                         r  vga2/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.843     0.845    vga2/CLK
    SLICE_X8Y100                                                      r  vga2/vcount_reg[8]/C
                         clock pessimism             -0.271     0.574    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.121     0.695    vga2/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_0
Waveform:           { 0 7.69231 }
Period:             15.385
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                  
Min Period        n/a     BUFG/I              n/a            1.592     15.385  13.792   BUFGCTRL_X0Y2    pixelclk/inst/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     15.385  14.136   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X6Y101     o/enabled_pixel_reg[11]/C            
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X6Y101     o/enabled_pixel_reg[3]/C             
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X6Y99      o/enabled_pixel_reg[7]/C             
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X6Y95      vga2/hcount_reg[0]/C                 
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X7Y95      vga2/hcount_reg[10]/C                
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X7Y94      vga2/hcount_reg[1]/C                 
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X7Y94      vga2/hcount_reg[2]/C                 
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X6Y95      vga2/hcount_reg[3]/C                 
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   15.385  197.975  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y100     vga2/vcount_reg[8]/C                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y100     vga2/vcount_reg[9]/C                 
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y101     o/enabled_pixel_reg[11]/C            
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y101     o/enabled_pixel_reg[11]/C            
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y101     o/enabled_pixel_reg[3]/C             
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y101     o/enabled_pixel_reg[3]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y99      o/enabled_pixel_reg[7]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y95      vga2/hcount_reg[0]/C                 
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X7Y95      vga2/hcount_reg[10]/C                
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X7Y94      vga2/hcount_reg[1]/C                 
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y101     o/enabled_pixel_reg[11]/C            
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y101     o/enabled_pixel_reg[11]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y101     o/enabled_pixel_reg[3]/C             
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y101     o/enabled_pixel_reg[3]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y99      o/enabled_pixel_reg[7]/C             
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y99      o/enabled_pixel_reg[7]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y95      vga2/hcount_reg[0]/C                 
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X6Y95      vga2/hcount_reg[0]/C                 
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X7Y95      vga2/hcount_reg[10]/C                
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X7Y95      vga2/hcount_reg[10]/C                



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                   
Min Period  n/a     BUFG/I               n/a            1.592     50.000  48.408   BUFGCTRL_X0Y3    pixelclk/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   50.000  50.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   50.000  163.360  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.242     3.978    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.313     4.291 r  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.897    clockgen/counter
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.215     5.112 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     5.112    clockgen/n_2_clock_25mhz_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.138    13.728    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/clock_25mhz_reg/C
                         clock pessimism              0.250    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.030    13.972    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.894ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.242     3.978    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.313     4.291 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.897    clockgen/counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.215     5.112 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     5.112    clockgen/n_2_counter_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.138    13.728    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
                         clock pessimism              0.250    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.064    14.006    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  8.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clockgen/clock_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.564     1.397    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/clock_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  clockgen/clock_25mhz_reg/Q
                         net (fo=2, routed)           0.171     1.710    clockgen/JB_IBUF[6]
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.755 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     1.755    clockgen/n_2_clock_25mhz_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.834     1.903    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/clock_25mhz_reg/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.488    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.226ns (44.980%)  route 0.276ns (55.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.564     1.397    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.525 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.276     1.802    clockgen/counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.900 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     1.900    clockgen/n_2_counter_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.834     1.903    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.504    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                         
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y17  CLK100MHZ_BUFG_inst/I       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X52Y96    clockgen/clock_25mhz_reg/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X52Y96    clockgen/counter_reg/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/clock_25mhz_reg/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/counter_reg/C      
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/clock_25mhz_reg/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/counter_reg/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/clock_25mhz_reg/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/counter_reg/C      
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/clock_25mhz_reg/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/counter_reg/C      



