$date
	Mon Apr 08 11:44:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module quesfour_tb $end
$var wire 1 ! D0 $end
$var wire 1 " D1 $end
$var wire 1 # D2 $end
$var wire 1 $ D3 $end
$var wire 1 % D4 $end
$var wire 1 & D5 $end
$var wire 1 ' D6 $end
$var wire 1 ( D7 $end
$var reg 1 ) A $end
$var reg 1 * B $end
$var reg 1 + C $end
$scope module quesfour $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . C $end
$var reg 1 / D0 $end
$var reg 1 0 D1 $end
$var reg 1 1 D2 $end
$var reg 1 2 D3 $end
$var reg 1 3 D4 $end
$var reg 1 4 D5 $end
$var reg 1 5 D6 $end
$var reg 1 6 D7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
06
05
04
03
02
01
00
1/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
1!
$end
#20
15
1'
0/
0!
1+
1.
#30
05
0'
13
1%
0+
0.
1*
1-
#40
03
0%
12
1$
1+
1.
#50
02
0$
11
1#
0+
0.
0*
0-
1)
1,
#60
01
0#
10
1"
1+
1.
#70
00
0"
1/
1!
0+
0.
1*
1-
#80
0/
0!
1+
1.
#90
