// Seed: 1381445755
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    output wor id_3,
    output supply0 id_4,
    input wor id_5,
    output wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    output supply0 id_9,
    output tri id_10
    , id_17,
    input tri1 id_11,
    output tri1 id_12,
    output supply1 id_13,
    input uwire id_14,
    output tri1 id_15
);
  always #1 begin : LABEL_0
    $clog2(29);
    ;
  end
  logic [-1 : -1] id_18;
  assign id_17[-1] = id_18;
  assign module_1.id_1 = 0;
  wire id_19;
  ;
  wire id_20;
  ;
endmodule
module module_1 #(
    parameter id_17 = 32'd89
) (
    input tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wire id_3,
    output wor id_4,
    input wor id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wor id_8,
    inout tri id_9,
    input tri id_10,
    output uwire id_11
    , id_14,
    output tri1 id_12
);
  logic id_15 = (id_9 & -1 - -1), id_16;
  parameter id_17 = -1 - 1 - 1;
  wire [(  -1  ) : id_17] id_18, id_19, id_20;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_11,
      id_4,
      id_4,
      id_6,
      id_12,
      id_9,
      id_9,
      id_9,
      id_12,
      id_5,
      id_1,
      id_12,
      id_2,
      id_8
  );
  wire [1 : -1] id_21;
endmodule
