// Seed: 3943352840
module module_0;
  reg id_2, id_3;
  bit id_4;
  task id_5;
    id_2 <= -1'b0;
  endtask
  assign id_3 = id_4;
  assign id_2 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri id_4
);
  wire id_6, id_7, id_8;
  assign id_6 = -1'b0;
  wire id_9;
  module_0 modCall_1 ();
  assign id_6 = 1;
endmodule
module module_2 (
    input tri0 id_0
);
  assign id_2 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.type_6 = 0;
endmodule
