\doxysection{srsran\+::dmrs\+\_\+pdcch\+\_\+processor\+::config\+\_\+t Struct Reference}
\hypertarget{structsrsran_1_1dmrs__pdcch__processor_1_1config__t}{}\label{structsrsran_1_1dmrs__pdcch__processor_1_1config__t}\index{srsran::dmrs\_pdcch\_processor::config\_t@{srsran::dmrs\_pdcch\_processor::config\_t}}


Describes the necessary parameters to generate DMRS for a PDCCH transmission.  




{\ttfamily \#include $<$dmrs\+\_\+pdcch\+\_\+processor.\+h$>$}



Collaboration diagram for srsran\+::dmrs\+\_\+pdcch\+\_\+processor\+::config\+\_\+t\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{da/d9d/structsrsran_1_1dmrs__pdcch__processor_1_1config__t__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_adf1587be611fd7eabd3dc3c69443a5f0}\label{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_adf1587be611fd7eabd3dc3c69443a5f0} 
\mbox{\hyperlink{classsrsran_1_1slot__point}{slot\+\_\+point}} {\bfseries slot}
\begin{DoxyCompactList}\small\item\em Provides the slot timing and numerology. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_a3e01bc5271e55ce460d1c2229026cb6d}\label{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_a3e01bc5271e55ce460d1c2229026cb6d} 
\mbox{\hyperlink{classsrsran_1_1cyclic__prefix}{cyclic\+\_\+prefix}} {\bfseries cp}
\begin{DoxyCompactList}\small\item\em Cyclic prefix. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_a32640a1a02fc7c6a278175fd484f779a}\label{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_a32640a1a02fc7c6a278175fd484f779a} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries reference\+\_\+point\+\_\+k\+\_\+rb}
\begin{DoxyCompactList}\small\item\em Reference point for PDCCH DMRS {\itshape k} in RBs. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_a2bc08b6c924940d148a3c0464a98dbc5}\label{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_a2bc08b6c924940d148a3c0464a98dbc5} 
\mbox{\hyperlink{classsrsran_1_1bounded__bitset}{bounded\+\_\+bitset}}$<$ MAX\+\_\+\+RB $>$ {\bfseries rb\+\_\+mask}
\begin{DoxyCompactList}\small\item\em Indicates the PRB used for the PDCCH transmission. The bit at position zero corresponds to CRB0. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_af9bcb41925d3bd0738210aafeebce259}\label{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_af9bcb41925d3bd0738210aafeebce259} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries start\+\_\+symbol\+\_\+index}
\begin{DoxyCompactList}\small\item\em CORESET start symbol index. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_a6e9934de07f542b27f0c4110e34d2398}\label{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_a6e9934de07f542b27f0c4110e34d2398} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries duration}
\begin{DoxyCompactList}\small\item\em CORESET duration in symbols. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_a7edc1a40d17f25e809ca9d07147aa0ff}\label{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_a7edc1a40d17f25e809ca9d07147aa0ff} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries n\+\_\+id}
\begin{DoxyCompactList}\small\item\em Higher layer parameter PDCCH-\/\+DMRS-\/\+Scrambling\+ID if it is given, otherwise the physical cell identifier. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_ae0b8ca9f0f6630bcf5f65c1623de3271}\label{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_ae0b8ca9f0f6630bcf5f65c1623de3271} 
\mbox{\hyperlink{classfloat}{float}} {\bfseries amplitude}
\begin{DoxyCompactList}\small\item\em Provides the linear signal amplitude to conform with the transmission power. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_a21dfaf5f20b1fea2f273eb935e87b630}\label{structsrsran_1_1dmrs__pdcch__processor_1_1config__t_a21dfaf5f20b1fea2f273eb935e87b630} 
\mbox{\hyperlink{classsrsran_1_1precoding__configuration}{precoding\+\_\+configuration}} {\bfseries precoding}
\begin{DoxyCompactList}\small\item\em Precoding configuration. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Describes the necessary parameters to generate DMRS for a PDCCH transmission. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/signal\+\_\+processors/dmrs\+\_\+pdcch\+\_\+processor.\+h\end{DoxyCompactItemize}
