\hypertarget{classFPGA__device}{}\section{F\+P\+G\+A\+\_\+device Class Reference}
\label{classFPGA__device}\index{F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}}


{\ttfamily \#include $<$F\+P\+G\+A\+\_\+device.\+hpp$>$}



Inheritance diagram for F\+P\+G\+A\+\_\+device\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=157pt]{d5/d11/classFPGA__device__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for F\+P\+G\+A\+\_\+device\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=300pt]{dd/db0/classFPGA__device__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classFPGA__device_a7c2ceb21b31c8936187ba4d44cebd653}{F\+P\+G\+A\+\_\+device} (const \hyperlink{Parameter_8hpp_a37841774a6fcb479b597fdf8955eb4ea}{Parameter\+Const\+Ref} \&\hyperlink{classtarget__device_a2ab6118c487cc65cf7fe3462c96967ec}{Param}, const \hyperlink{technology__manager_8hpp_a4b9ecd440c804109c962654f9227244e}{technology\+\_\+manager\+Ref} \&\hyperlink{classtarget__device_a941853b670a1b34eae7eab6bd21c854a}{TM})
\begin{DoxyCompactList}\small\item\em Constructor. \end{DoxyCompactList}\item 
\hyperlink{classFPGA__device_a3060491c49280b5d364d92ee8ab27934}{$\sim$\+F\+P\+G\+A\+\_\+device} () override
\begin{DoxyCompactList}\small\item\em Destructor. \end{DoxyCompactList}\item 
void \hyperlink{classFPGA__device_a67c74984f6a780600c6e4858687c7298}{initialize} () override
\begin{DoxyCompactList}\small\item\em Initializes the target device based on the given parameters. \end{DoxyCompactList}\item 
void \hyperlink{classFPGA__device_afc6da3ca7ff26af47400272956f6c397}{xwrite} (\hyperlink{classxml__element}{xml\+\_\+element} $\ast$node) override
\begin{DoxyCompactList}\small\item\em Method to write an X\+ML node. \end{DoxyCompactList}\item 
void \hyperlink{classFPGA__device_aabe12325194fdd8b0f03ed674f64419b}{load\+\_\+devices} (const \hyperlink{target__device_8hpp_acedb2b7a617e27e6354a8049fee44eda}{target\+\_\+device\+Ref} device) override
\begin{DoxyCompactList}\small\item\em load all the data for the given F\+P\+GA \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}


Definition at line 48 of file F\+P\+G\+A\+\_\+device.\+hpp.



\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classFPGA__device_a7c2ceb21b31c8936187ba4d44cebd653}\label{classFPGA__device_a7c2ceb21b31c8936187ba4d44cebd653}} 
\index{F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}!F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}}
\index{F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}!F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}}
\subsubsection{\texorpdfstring{F\+P\+G\+A\+\_\+device()}{FPGA\_device()}}
{\footnotesize\ttfamily F\+P\+G\+A\+\_\+device\+::\+F\+P\+G\+A\+\_\+device (\begin{DoxyParamCaption}\item[{const \hyperlink{Parameter_8hpp_a37841774a6fcb479b597fdf8955eb4ea}{Parameter\+Const\+Ref} \&}]{\+\_\+\+Param,  }\item[{const \hyperlink{technology__manager_8hpp_a4b9ecd440c804109c962654f9227244e}{technology\+\_\+manager\+Ref} \&}]{\+\_\+\+TM }\end{DoxyParamCaption})}



Constructor. 

X\+ML includes.


\begin{DoxyParams}{Parameters}
{\em Param} & is the reference to the class that contains all the parameters \\
\hline
{\em TM} & is the reference to the class containing all the technology libraries\\
\hline
\end{DoxyParams}
parameters\textquotesingle{} includes Boost includes creating the datastructure representing the target technology 

Definition at line 64 of file F\+P\+G\+A\+\_\+device.\+cpp.



References target\+\_\+technology\+::create\+\_\+technology(), target\+\_\+device\+::debug\+\_\+level, target\+\_\+technology\+::\+F\+P\+GA, G\+E\+T\+\_\+\+C\+L\+A\+SS, target\+\_\+device\+::\+Param, target\+\_\+device\+::target, and $\sim$\+F\+P\+G\+A\+\_\+device().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{db/dd5/classFPGA__device_a7c2ceb21b31c8936187ba4d44cebd653_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classFPGA__device_a3060491c49280b5d364d92ee8ab27934}\label{classFPGA__device_a3060491c49280b5d364d92ee8ab27934}} 
\index{F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}!````~F\+P\+G\+A\+\_\+device@{$\sim$\+F\+P\+G\+A\+\_\+device}}
\index{````~F\+P\+G\+A\+\_\+device@{$\sim$\+F\+P\+G\+A\+\_\+device}!F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}}
\subsubsection{\texorpdfstring{$\sim$\+F\+P\+G\+A\+\_\+device()}{~FPGA\_device()}}
{\footnotesize\ttfamily F\+P\+G\+A\+\_\+device\+::$\sim$\+F\+P\+G\+A\+\_\+device (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [default]}}



Destructor. 



Referenced by F\+P\+G\+A\+\_\+device().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{db/dd5/classFPGA__device_a3060491c49280b5d364d92ee8ab27934_icgraph}
\end{center}
\end{figure}


\subsection{Member Function Documentation}
\mbox{\Hypertarget{classFPGA__device_a67c74984f6a780600c6e4858687c7298}\label{classFPGA__device_a67c74984f6a780600c6e4858687c7298}} 
\index{F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}!initialize@{initialize}}
\index{initialize@{initialize}!F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}}
\subsubsection{\texorpdfstring{initialize()}{initialize()}}
{\footnotesize\ttfamily void F\+P\+G\+A\+\_\+device\+::initialize (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Initializes the target device based on the given parameters. 



Implements \hyperlink{classtarget__device_a8036fcb32879f6d3acd5b3f71a457a3e}{target\+\_\+device}.



Definition at line 255 of file F\+P\+G\+A\+\_\+device.\+cpp.

\mbox{\Hypertarget{classFPGA__device_aabe12325194fdd8b0f03ed674f64419b}\label{classFPGA__device_aabe12325194fdd8b0f03ed674f64419b}} 
\index{F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}!load\+\_\+devices@{load\+\_\+devices}}
\index{load\+\_\+devices@{load\+\_\+devices}!F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}}
\subsubsection{\texorpdfstring{load\+\_\+devices()}{load\_devices()}}
{\footnotesize\ttfamily void F\+P\+G\+A\+\_\+device\+::load\+\_\+devices (\begin{DoxyParamCaption}\item[{const \hyperlink{target__device_8hpp_acedb2b7a617e27e6354a8049fee44eda}{target\+\_\+device\+Ref}}]{device }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



load all the data for the given F\+P\+GA 

map between the default device string and the corresponding configuration stream

Load default device options 

Implements \hyperlink{classtarget__device_a1823ff5860c8045600b512588415ac6e}{target\+\_\+device}.



Definition at line 73 of file F\+P\+G\+A\+\_\+device.\+cpp.



References target\+\_\+device\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, O\+U\+T\+P\+U\+T\+\_\+\+L\+E\+V\+E\+L\+\_\+\+M\+I\+N\+I\+M\+UM, O\+U\+T\+P\+U\+T\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+B\+O\+SE, target\+\_\+device\+::\+Param, test\+\_\+panda\+::parser, P\+R\+I\+N\+T\+\_\+\+O\+U\+T\+\_\+\+M\+EX, T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR, and target\+\_\+device\+::xload().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{db/dd5/classFPGA__device_aabe12325194fdd8b0f03ed674f64419b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classFPGA__device_afc6da3ca7ff26af47400272956f6c397}\label{classFPGA__device_afc6da3ca7ff26af47400272956f6c397}} 
\index{F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}!xwrite@{xwrite}}
\index{xwrite@{xwrite}!F\+P\+G\+A\+\_\+device@{F\+P\+G\+A\+\_\+device}}
\subsubsection{\texorpdfstring{xwrite()}{xwrite()}}
{\footnotesize\ttfamily void F\+P\+G\+A\+\_\+device\+::xwrite (\begin{DoxyParamCaption}\item[{\hyperlink{classxml__element}{xml\+\_\+element} $\ast$}]{node }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Method to write an X\+ML node. 


\begin{DoxyParams}{Parameters}
{\em node} & is the node for writing the information \\
\hline
\end{DoxyParams}


Implements \hyperlink{classtarget__device_adddcd8f3eed98d93007b4ebc68be2f82}{target\+\_\+device}.



Definition at line 215 of file F\+P\+G\+A\+\_\+device.\+cpp.



References xml\+\_\+child\+::add\+\_\+child\+\_\+element(), target\+\_\+device\+::has\+\_\+parameter(), target\+\_\+device\+::parameters, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and W\+R\+I\+T\+E\+\_\+\+X\+N\+V\+M2.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=331pt]{db/dd5/classFPGA__device_afc6da3ca7ff26af47400272956f6c397_cgraph}
\end{center}
\end{figure}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/osboxes/bambu/\+Pand\+A-\/bambu/src/technology/target\+\_\+device/\+F\+P\+G\+A/\hyperlink{FPGA__device_8hpp}{F\+P\+G\+A\+\_\+device.\+hpp}\item 
/home/osboxes/bambu/\+Pand\+A-\/bambu/src/technology/target\+\_\+device/\+F\+P\+G\+A/\hyperlink{FPGA__device_8cpp}{F\+P\+G\+A\+\_\+device.\+cpp}\end{DoxyCompactItemize}
