
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d18  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c64  08009f08  08009f08  00019f08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab6c  0800ab6c  00020210  2**0
                  CONTENTS
  4 .ARM          00000000  0800ab6c  0800ab6c  00020210  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ab6c  0800ab6c  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab6c  0800ab6c  0001ab6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab70  0800ab70  0001ab70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800ab74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001658  20000210  0800ad84  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001868  0800ad84  00021868  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001877b  00000000  00000000  00020239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040c5  00000000  00000000  000389b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001608  00000000  00000000  0003ca80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001478  00000000  00000000  0003e088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000068ec  00000000  00000000  0003f500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019997  00000000  00000000  00045dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a8daf  00000000  00000000  0005f783  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00108532  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ca8  00000000  00000000  00108584  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000210 	.word	0x20000210
 800020c:	00000000 	.word	0x00000000
 8000210:	08009ef0 	.word	0x08009ef0

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000214 	.word	0x20000214
 800022c:	08009ef0 	.word	0x08009ef0

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <disp_init>:
}

// ============================================
// ============================================

void disp_init(void) {
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
	// __disable_irq();
	LCD_INIT();
 8001154:	f000 f936 	bl	80013c4 <LCD_INIT>
	// __enable_irq();
	//	disp.page_last_update_tick = get_tick();
}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}

0800115c <disp_prints>:

void disp_print_f(DISP_COORDS, float f) { sprintf(disp_get_buf_addr(row, col), "%f", f); }

void disp_print_s(DISP_COORDS, const char* str) { strcpy(disp_get_buf_addr(row, col), str); }

u8 disp_prints(DISP_COORDS, const char* str, ...) {
 800115c:	b40c      	push	{r2, r3}
 800115e:	b580      	push	{r7, lr}
 8001160:	b084      	sub	sp, #16
 8001162:	af00      	add	r7, sp, #0
 8001164:	4603      	mov	r3, r0
 8001166:	460a      	mov	r2, r1
 8001168:	71fb      	strb	r3, [r7, #7]
 800116a:	4613      	mov	r3, r2
 800116c:	71bb      	strb	r3, [r7, #6]
	va_list args;
	va_start(args, str);
 800116e:	f107 031c 	add.w	r3, r7, #28
 8001172:	60bb      	str	r3, [r7, #8]
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	73fb      	strb	r3, [r7, #15]
 8001178:	79bb      	ldrb	r3, [r7, #6]
 800117a:	73bb      	strb	r3, [r7, #14]
__forceinline char* const disp_get_buf_addr(DISP_COORDS) { return &disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED]; }
 800117c:	4b12      	ldr	r3, [pc, #72]	; (80011c8 <disp_prints+0x6c>)
 800117e:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001182:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001186:	b2db      	uxtb	r3, r3
 8001188:	4619      	mov	r1, r3
 800118a:	7bba      	ldrb	r2, [r7, #14]
 800118c:	4613      	mov	r3, r2
 800118e:	011b      	lsls	r3, r3, #4
 8001190:	1a9b      	subs	r3, r3, r2
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	461a      	mov	r2, r3
 8001196:	7bfb      	ldrb	r3, [r7, #15]
 8001198:	4413      	add	r3, r2
 800119a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800119e:	fb01 f202 	mul.w	r2, r1, r2
 80011a2:	4413      	add	r3, r2
 80011a4:	4a08      	ldr	r2, [pc, #32]	; (80011c8 <disp_prints+0x6c>)
 80011a6:	4413      	add	r3, r2
	vsprintf(disp_get_buf_addr(col, row), str, args);
 80011a8:	68ba      	ldr	r2, [r7, #8]
 80011aa:	69b9      	ldr	r1, [r7, #24]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f006 ffb3 	bl	8008118 <vsiprintf>
	va_end(args);
	return ++row;
 80011b2:	79bb      	ldrb	r3, [r7, #6]
 80011b4:	3301      	adds	r3, #1
 80011b6:	71bb      	strb	r3, [r7, #6]
 80011b8:	79bb      	ldrb	r3, [r7, #6]
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011c4:	b002      	add	sp, #8
 80011c6:	4770      	bx	lr
 80011c8:	2000022c 	.word	0x2000022c

080011cc <disp_update>:

void disp_update(void) {
 80011cc:	b5b0      	push	{r4, r5, r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011d2:	b672      	cpsid	i
}
 80011d4:	bf00      	nop
	__disable_irq();

	for (u8 r = 0; r < DISP_MAX_ROW; ++r) {
 80011d6:	2300      	movs	r3, #0
 80011d8:	71fb      	strb	r3, [r7, #7]
 80011da:	e069      	b.n	80012b0 <disp_update+0xe4>
		for (u8 c = 0; c < DISP_MAX_COL; ++c) {
 80011dc:	2300      	movs	r3, #0
 80011de:	71bb      	strb	r3, [r7, #6]
 80011e0:	e060      	b.n	80012a4 <disp_update+0xd8>
 80011e2:	79bb      	ldrb	r3, [r7, #6]
 80011e4:	717b      	strb	r3, [r7, #5]
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	713b      	strb	r3, [r7, #4]
	return disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED] != disp.buf[0x01 ^ disp.cur_screen][DISP_COORDS_FLATTENED];
 80011ea:	4b3e      	ldr	r3, [pc, #248]	; (80012e4 <disp_update+0x118>)
 80011ec:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 80011f0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	4618      	mov	r0, r3
 80011f8:	793a      	ldrb	r2, [r7, #4]
 80011fa:	4613      	mov	r3, r2
 80011fc:	011b      	lsls	r3, r3, #4
 80011fe:	1a9b      	subs	r3, r3, r2
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	461a      	mov	r2, r3
 8001204:	797b      	ldrb	r3, [r7, #5]
 8001206:	4413      	add	r3, r2
 8001208:	4936      	ldr	r1, [pc, #216]	; (80012e4 <disp_update+0x118>)
 800120a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800120e:	fb00 f202 	mul.w	r2, r0, r2
 8001212:	440a      	add	r2, r1
 8001214:	4413      	add	r3, r2
 8001216:	7819      	ldrb	r1, [r3, #0]
 8001218:	4b32      	ldr	r3, [pc, #200]	; (80012e4 <disp_update+0x118>)
 800121a:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 800121e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001222:	b2db      	uxtb	r3, r3
 8001224:	f083 0301 	eor.w	r3, r3, #1
 8001228:	b2db      	uxtb	r3, r3
 800122a:	461c      	mov	r4, r3
 800122c:	793a      	ldrb	r2, [r7, #4]
 800122e:	4613      	mov	r3, r2
 8001230:	011b      	lsls	r3, r3, #4
 8001232:	1a9b      	subs	r3, r3, r2
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	461a      	mov	r2, r3
 8001238:	797b      	ldrb	r3, [r7, #5]
 800123a:	4413      	add	r3, r2
 800123c:	4829      	ldr	r0, [pc, #164]	; (80012e4 <disp_update+0x118>)
 800123e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001242:	fb04 f202 	mul.w	r2, r4, r2
 8001246:	4402      	add	r2, r0
 8001248:	4413      	add	r3, r2
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	4299      	cmp	r1, r3
 800124e:	bf14      	ite	ne
 8001250:	2301      	movne	r3, #1
 8001252:	2300      	moveq	r3, #0
 8001254:	b2db      	uxtb	r3, r3
			if (disp_changed(c, r)) {
 8001256:	2b00      	cmp	r3, #0
 8001258:	d021      	beq.n	800129e <disp_update+0xd2>
				LCD_DrawChar((u16)c * WIDTH_EN_CHAR, (u16)r * HEIGHT_EN_CHAR,
 800125a:	79bb      	ldrb	r3, [r7, #6]
 800125c:	b29b      	uxth	r3, r3
 800125e:	00db      	lsls	r3, r3, #3
 8001260:	b298      	uxth	r0, r3
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	b29b      	uxth	r3, r3
 8001266:	011b      	lsls	r3, r3, #4
 8001268:	b299      	uxth	r1, r3
							 disp.buf[disp.cur_screen][(u16)r * DISP_MAX_COL + c]);
 800126a:	4b1e      	ldr	r3, [pc, #120]	; (80012e4 <disp_update+0x118>)
 800126c:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001270:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001274:	b2db      	uxtb	r3, r3
 8001276:	461d      	mov	r5, r3
 8001278:	79fa      	ldrb	r2, [r7, #7]
 800127a:	4613      	mov	r3, r2
 800127c:	011b      	lsls	r3, r3, #4
 800127e:	1a9b      	subs	r3, r3, r2
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	461a      	mov	r2, r3
 8001284:	79bb      	ldrb	r3, [r7, #6]
 8001286:	4413      	add	r3, r2
				LCD_DrawChar((u16)c * WIDTH_EN_CHAR, (u16)r * HEIGHT_EN_CHAR,
 8001288:	4c16      	ldr	r4, [pc, #88]	; (80012e4 <disp_update+0x118>)
 800128a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800128e:	fb05 f202 	mul.w	r2, r5, r2
 8001292:	4422      	add	r2, r4
 8001294:	4413      	add	r3, r2
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	461a      	mov	r2, r3
 800129a:	f000 fc57 	bl	8001b4c <LCD_DrawChar>
		for (u8 c = 0; c < DISP_MAX_COL; ++c) {
 800129e:	79bb      	ldrb	r3, [r7, #6]
 80012a0:	3301      	adds	r3, #1
 80012a2:	71bb      	strb	r3, [r7, #6]
 80012a4:	79bb      	ldrb	r3, [r7, #6]
 80012a6:	2b1d      	cmp	r3, #29
 80012a8:	d99b      	bls.n	80011e2 <disp_update+0x16>
	for (u8 r = 0; r < DISP_MAX_ROW; ++r) {
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	3301      	adds	r3, #1
 80012ae:	71fb      	strb	r3, [r7, #7]
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	2b13      	cmp	r3, #19
 80012b4:	d992      	bls.n	80011dc <disp_update+0x10>
  __ASM volatile ("cpsie i" : : : "memory");
 80012b6:	b662      	cpsie	i
}
 80012b8:	bf00      	nop
		}
	}

	__enable_irq();

	disp.cur_screen ^= 1; // toggle screen buffer
 80012ba:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <disp_update+0x118>)
 80012bc:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 80012c0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	f083 0301 	eor.w	r3, r3, #1
 80012ca:	b2d9      	uxtb	r1, r3
 80012cc:	4a05      	ldr	r2, [pc, #20]	; (80012e4 <disp_update+0x118>)
 80012ce:	f892 34b8 	ldrb.w	r3, [r2, #1208]	; 0x4b8
 80012d2:	f361 0341 	bfi	r3, r1, #1, #1
 80012d6:	f882 34b8 	strb.w	r3, [r2, #1208]	; 0x4b8
}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bdb0      	pop	{r4, r5, r7, pc}
 80012e2:	bf00      	nop
 80012e4:	2000022c 	.word	0x2000022c

080012e8 <disp_page>:

extern char buf[1];

static void disp_page(u32 tick) {
 80012e8:	b590      	push	{r4, r7, lr}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
	//	if (tick - disp.page_last_update_tick < 20)
	//		return;

	u8 r = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	73fb      	strb	r3, [r7, #15]

	disp_prints(0, r++, "Test: %d", get_tick());
 80012f4:	7bfc      	ldrb	r4, [r7, #15]
 80012f6:	1c63      	adds	r3, r4, #1
 80012f8:	73fb      	strb	r3, [r7, #15]
 80012fa:	f001 fdcd 	bl	8002e98 <HAL_GetTick>
 80012fe:	4603      	mov	r3, r0
 8001300:	4a16      	ldr	r2, [pc, #88]	; (800135c <disp_page+0x74>)
 8001302:	4621      	mov	r1, r4
 8001304:	2000      	movs	r0, #0
 8001306:	f7ff ff29 	bl	800115c <disp_prints>
	disp_prints(0, r++, "Recv: %c", buf[0]);
 800130a:	7bf9      	ldrb	r1, [r7, #15]
 800130c:	1c4b      	adds	r3, r1, #1
 800130e:	73fb      	strb	r3, [r7, #15]
 8001310:	4b13      	ldr	r3, [pc, #76]	; (8001360 <disp_page+0x78>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	4a13      	ldr	r2, [pc, #76]	; (8001364 <disp_page+0x7c>)
 8001316:	2000      	movs	r0, #0
 8001318:	f7ff ff20 	bl	800115c <disp_prints>

	switch (disp.cur_page) {
 800131c:	4b12      	ldr	r3, [pc, #72]	; (8001368 <disp_page+0x80>)
 800131e:	f893 34b0 	ldrb.w	r3, [r3, #1200]	; 0x4b0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d002      	beq.n	800132c <disp_page+0x44>
 8001326:	2b01      	cmp	r3, #1
 8001328:	d007      	beq.n	800133a <disp_page+0x52>
			r = music_display(r);
		} break;
		case RH_PAGE: {
			r = rh_controller_page(r);
		} break;
		default: break;
 800132a:	e00d      	b.n	8001348 <disp_page+0x60>
			r = music_display(r);
 800132c:	7bfb      	ldrb	r3, [r7, #15]
 800132e:	4618      	mov	r0, r3
 8001330:	f000 fc5e 	bl	8001bf0 <music_display>
 8001334:	4603      	mov	r3, r0
 8001336:	73fb      	strb	r3, [r7, #15]
		} break;
 8001338:	e006      	b.n	8001348 <disp_page+0x60>
			r = rh_controller_page(r);
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	4618      	mov	r0, r3
 800133e:	f000 fc79 	bl	8001c34 <rh_controller_page>
 8001342:	4603      	mov	r3, r0
 8001344:	73fb      	strb	r3, [r7, #15]
		} break;
 8001346:	bf00      	nop
	}

	disp_update();
 8001348:	f7ff ff40 	bl	80011cc <disp_update>
	disp.page_last_update_tick = tick;
 800134c:	4a06      	ldr	r2, [pc, #24]	; (8001368 <disp_page+0x80>)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f8c2 34b4 	str.w	r3, [r2, #1204]	; 0x4b4
}
 8001354:	bf00      	nop
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	bd90      	pop	{r4, r7, pc}
 800135c:	08009f10 	.word	0x08009f10
 8001360:	20000ab0 	.word	0x20000ab0
 8001364:	08009f1c 	.word	0x08009f1c
 8001368:	2000022c 	.word	0x2000022c

0800136c <display_task>:
inline void disp_set_page(Display_Page_t page) { disp.cur_page = page; }

void disp_clear(void) { memset(disp.buf, 0, DISP_MAX_ROW * DISP_MAX_COL); }


void display_task(void const* arguments) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
	disp_init();
 8001374:	f7ff feec 	bl	8001150 <disp_init>
	osDelay(100);
 8001378:	2064      	movs	r0, #100	; 0x64
 800137a:	f004 fca1 	bl	8005cc0 <osDelay>

	//	LCD_Rst();
	u32 last_tick = get_tick();
 800137e:	f001 fd8b 	bl	8002e98 <HAL_GetTick>
 8001382:	4603      	mov	r3, r0
 8001384:	60fb      	str	r3, [r7, #12]
	while (1) {
		osDelayUntil(&last_tick, 1);
 8001386:	f107 030c 	add.w	r3, r7, #12
 800138a:	2101      	movs	r1, #1
 800138c:	4618      	mov	r0, r3
 800138e:	f004 fcab 	bl	8005ce8 <osDelayUntil>
		disp_page(last_tick);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff ffa7 	bl	80012e8 <disp_page>
		//		disp_page(get_tick());
		osDelay(100);
 800139a:	2064      	movs	r0, #100	; 0x64
 800139c:	f004 fc90 	bl	8005cc0 <osDelay>
		osDelayUntil(&last_tick, 1);
 80013a0:	e7f1      	b.n	8001386 <display_task+0x1a>

080013a2 <Delay>:
void LCD_REG_Config(void);
void LCD_FillColor(uint32_t ulAmout_Point, uint16_t usColor);
uint16_t LCD_Read_PixelData(void);


void Delay(__IO uint32_t nCount) {
 80013a2:	b480      	push	{r7}
 80013a4:	b083      	sub	sp, #12
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
	for (; nCount != 0; nCount--)
 80013aa:	e002      	b.n	80013b2 <Delay+0x10>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3b01      	subs	r3, #1
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d1f9      	bne.n	80013ac <Delay+0xa>
		;
}
 80013b8:	bf00      	nop
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr

080013c4 <LCD_INIT>:

void LCD_INIT(void) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af02      	add	r7, sp, #8
 80013ca:	2301      	movs	r3, #1
 80013cc:	71fb      	strb	r3, [r7, #7]
	Delay(0xAFFf << 2);
}


__forceinline void LCD_BackLed_Control(FunctionalState enumState) {
	if (enumState)
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d006      	beq.n	80013e2 <LCD_INIT+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_RESET);
 80013d4:	2200      	movs	r2, #0
 80013d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013da:	480e      	ldr	r0, [pc, #56]	; (8001414 <LCD_INIT+0x50>)
 80013dc:	f002 f940 	bl	8003660 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
}
 80013e0:	e005      	b.n	80013ee <LCD_INIT+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
 80013e2:	2201      	movs	r2, #1
 80013e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013e8:	480a      	ldr	r0, [pc, #40]	; (8001414 <LCD_INIT+0x50>)
 80013ea:	f002 f939 	bl	8003660 <HAL_GPIO_WritePin>
}
 80013ee:	bf00      	nop
	LCD_Rst();
 80013f0:	f000 f812 	bl	8001418 <LCD_Rst>
	LCD_REG_Config();
 80013f4:	f000 f828 	bl	8001448 <LCD_REG_Config>
	LCD_Clear(0, 0, 240, 320, BACKGROUND);
 80013f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001402:	22f0      	movs	r2, #240	; 0xf0
 8001404:	2100      	movs	r1, #0
 8001406:	2000      	movs	r0, #0
 8001408:	f000 fb7c 	bl	8001b04 <LCD_Clear>
}
 800140c:	bf00      	nop
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	40011400 	.word	0x40011400

08001418 <LCD_Rst>:
void LCD_Rst(void) {
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	2102      	movs	r1, #2
 8001420:	4807      	ldr	r0, [pc, #28]	; (8001440 <LCD_Rst+0x28>)
 8001422:	f002 f91d 	bl	8003660 <HAL_GPIO_WritePin>
	Delay(0xAFFf << 2);
 8001426:	4807      	ldr	r0, [pc, #28]	; (8001444 <LCD_Rst+0x2c>)
 8001428:	f7ff ffbb 	bl	80013a2 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800142c:	2201      	movs	r2, #1
 800142e:	2102      	movs	r1, #2
 8001430:	4803      	ldr	r0, [pc, #12]	; (8001440 <LCD_Rst+0x28>)
 8001432:	f002 f915 	bl	8003660 <HAL_GPIO_WritePin>
	Delay(0xAFFf << 2);
 8001436:	4803      	ldr	r0, [pc, #12]	; (8001444 <LCD_Rst+0x2c>)
 8001438:	f7ff ffb3 	bl	80013a2 <Delay>
}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40011800 	.word	0x40011800
 8001444:	0002bffc 	.word	0x0002bffc

08001448 <LCD_REG_Config>:


__forceinline uint16_t LCD_Read_Data(void) { return (*(__IO uint16_t*)(FSMC_Addr_LCD_DATA)); }


void LCD_REG_Config(void) {
 8001448:	b580      	push	{r7, lr}
 800144a:	b0ae      	sub	sp, #184	; 0xb8
 800144c:	af00      	add	r7, sp, #0
 800144e:	23cf      	movs	r3, #207	; 0xcf
 8001450:	807b      	strh	r3, [r7, #2]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001452:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001456:	887b      	ldrh	r3, [r7, #2]
 8001458:	8013      	strh	r3, [r2, #0]
 800145a:	bf00      	nop
 800145c:	2300      	movs	r3, #0
 800145e:	80bb      	strh	r3, [r7, #4]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001460:	4ab4      	ldr	r2, [pc, #720]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001462:	88bb      	ldrh	r3, [r7, #4]
 8001464:	8013      	strh	r3, [r2, #0]
 8001466:	bf00      	nop
 8001468:	2381      	movs	r3, #129	; 0x81
 800146a:	80fb      	strh	r3, [r7, #6]
 800146c:	4ab1      	ldr	r2, [pc, #708]	; (8001734 <LCD_REG_Config+0x2ec>)
 800146e:	88fb      	ldrh	r3, [r7, #6]
 8001470:	8013      	strh	r3, [r2, #0]
 8001472:	bf00      	nop
 8001474:	2330      	movs	r3, #48	; 0x30
 8001476:	813b      	strh	r3, [r7, #8]
 8001478:	4aae      	ldr	r2, [pc, #696]	; (8001734 <LCD_REG_Config+0x2ec>)
 800147a:	893b      	ldrh	r3, [r7, #8]
 800147c:	8013      	strh	r3, [r2, #0]
 800147e:	bf00      	nop
 8001480:	23ed      	movs	r3, #237	; 0xed
 8001482:	817b      	strh	r3, [r7, #10]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001484:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001488:	897b      	ldrh	r3, [r7, #10]
 800148a:	8013      	strh	r3, [r2, #0]
 800148c:	bf00      	nop
 800148e:	2364      	movs	r3, #100	; 0x64
 8001490:	81bb      	strh	r3, [r7, #12]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001492:	4aa8      	ldr	r2, [pc, #672]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001494:	89bb      	ldrh	r3, [r7, #12]
 8001496:	8013      	strh	r3, [r2, #0]
 8001498:	bf00      	nop
 800149a:	2303      	movs	r3, #3
 800149c:	81fb      	strh	r3, [r7, #14]
 800149e:	4aa5      	ldr	r2, [pc, #660]	; (8001734 <LCD_REG_Config+0x2ec>)
 80014a0:	89fb      	ldrh	r3, [r7, #14]
 80014a2:	8013      	strh	r3, [r2, #0]
 80014a4:	bf00      	nop
 80014a6:	2312      	movs	r3, #18
 80014a8:	823b      	strh	r3, [r7, #16]
 80014aa:	4aa2      	ldr	r2, [pc, #648]	; (8001734 <LCD_REG_Config+0x2ec>)
 80014ac:	8a3b      	ldrh	r3, [r7, #16]
 80014ae:	8013      	strh	r3, [r2, #0]
 80014b0:	bf00      	nop
 80014b2:	2381      	movs	r3, #129	; 0x81
 80014b4:	827b      	strh	r3, [r7, #18]
 80014b6:	4a9f      	ldr	r2, [pc, #636]	; (8001734 <LCD_REG_Config+0x2ec>)
 80014b8:	8a7b      	ldrh	r3, [r7, #18]
 80014ba:	8013      	strh	r3, [r2, #0]
 80014bc:	bf00      	nop
 80014be:	23e8      	movs	r3, #232	; 0xe8
 80014c0:	82bb      	strh	r3, [r7, #20]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80014c2:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80014c6:	8abb      	ldrh	r3, [r7, #20]
 80014c8:	8013      	strh	r3, [r2, #0]
 80014ca:	bf00      	nop
 80014cc:	2385      	movs	r3, #133	; 0x85
 80014ce:	82fb      	strh	r3, [r7, #22]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80014d0:	4a98      	ldr	r2, [pc, #608]	; (8001734 <LCD_REG_Config+0x2ec>)
 80014d2:	8afb      	ldrh	r3, [r7, #22]
 80014d4:	8013      	strh	r3, [r2, #0]
 80014d6:	bf00      	nop
 80014d8:	2310      	movs	r3, #16
 80014da:	833b      	strh	r3, [r7, #24]
 80014dc:	4a95      	ldr	r2, [pc, #596]	; (8001734 <LCD_REG_Config+0x2ec>)
 80014de:	8b3b      	ldrh	r3, [r7, #24]
 80014e0:	8013      	strh	r3, [r2, #0]
 80014e2:	bf00      	nop
 80014e4:	2378      	movs	r3, #120	; 0x78
 80014e6:	837b      	strh	r3, [r7, #26]
 80014e8:	4a92      	ldr	r2, [pc, #584]	; (8001734 <LCD_REG_Config+0x2ec>)
 80014ea:	8b7b      	ldrh	r3, [r7, #26]
 80014ec:	8013      	strh	r3, [r2, #0]
 80014ee:	bf00      	nop
 80014f0:	23cb      	movs	r3, #203	; 0xcb
 80014f2:	83bb      	strh	r3, [r7, #28]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80014f4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80014f8:	8bbb      	ldrh	r3, [r7, #28]
 80014fa:	8013      	strh	r3, [r2, #0]
 80014fc:	bf00      	nop
 80014fe:	2339      	movs	r3, #57	; 0x39
 8001500:	83fb      	strh	r3, [r7, #30]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001502:	4a8c      	ldr	r2, [pc, #560]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001504:	8bfb      	ldrh	r3, [r7, #30]
 8001506:	8013      	strh	r3, [r2, #0]
 8001508:	bf00      	nop
 800150a:	232c      	movs	r3, #44	; 0x2c
 800150c:	843b      	strh	r3, [r7, #32]
 800150e:	4a89      	ldr	r2, [pc, #548]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001510:	8c3b      	ldrh	r3, [r7, #32]
 8001512:	8013      	strh	r3, [r2, #0]
 8001514:	bf00      	nop
 8001516:	2300      	movs	r3, #0
 8001518:	847b      	strh	r3, [r7, #34]	; 0x22
 800151a:	4a86      	ldr	r2, [pc, #536]	; (8001734 <LCD_REG_Config+0x2ec>)
 800151c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800151e:	8013      	strh	r3, [r2, #0]
 8001520:	bf00      	nop
 8001522:	2334      	movs	r3, #52	; 0x34
 8001524:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001526:	4a83      	ldr	r2, [pc, #524]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001528:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800152a:	8013      	strh	r3, [r2, #0]
 800152c:	bf00      	nop
 800152e:	2302      	movs	r3, #2
 8001530:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001532:	4a80      	ldr	r2, [pc, #512]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001534:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001536:	8013      	strh	r3, [r2, #0]
 8001538:	bf00      	nop
 800153a:	23f7      	movs	r3, #247	; 0xf7
 800153c:	853b      	strh	r3, [r7, #40]	; 0x28
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800153e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001542:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001544:	8013      	strh	r3, [r2, #0]
 8001546:	bf00      	nop
 8001548:	2320      	movs	r3, #32
 800154a:	857b      	strh	r3, [r7, #42]	; 0x2a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800154c:	4a79      	ldr	r2, [pc, #484]	; (8001734 <LCD_REG_Config+0x2ec>)
 800154e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001550:	8013      	strh	r3, [r2, #0]
 8001552:	bf00      	nop
 8001554:	23ea      	movs	r3, #234	; 0xea
 8001556:	85bb      	strh	r3, [r7, #44]	; 0x2c
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001558:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800155c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800155e:	8013      	strh	r3, [r2, #0]
 8001560:	bf00      	nop
 8001562:	2300      	movs	r3, #0
 8001564:	85fb      	strh	r3, [r7, #46]	; 0x2e
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001566:	4a73      	ldr	r2, [pc, #460]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001568:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800156a:	8013      	strh	r3, [r2, #0]
 800156c:	bf00      	nop
 800156e:	2300      	movs	r3, #0
 8001570:	863b      	strh	r3, [r7, #48]	; 0x30
 8001572:	4a70      	ldr	r2, [pc, #448]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001574:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001576:	8013      	strh	r3, [r2, #0]
 8001578:	bf00      	nop
 800157a:	23b1      	movs	r3, #177	; 0xb1
 800157c:	867b      	strh	r3, [r7, #50]	; 0x32
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800157e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001582:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001584:	8013      	strh	r3, [r2, #0]
 8001586:	bf00      	nop
 8001588:	2300      	movs	r3, #0
 800158a:	86bb      	strh	r3, [r7, #52]	; 0x34
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800158c:	4a69      	ldr	r2, [pc, #420]	; (8001734 <LCD_REG_Config+0x2ec>)
 800158e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001590:	8013      	strh	r3, [r2, #0]
 8001592:	bf00      	nop
 8001594:	231b      	movs	r3, #27
 8001596:	86fb      	strh	r3, [r7, #54]	; 0x36
 8001598:	4a66      	ldr	r2, [pc, #408]	; (8001734 <LCD_REG_Config+0x2ec>)
 800159a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800159c:	8013      	strh	r3, [r2, #0]
 800159e:	bf00      	nop
 80015a0:	23b6      	movs	r3, #182	; 0xb6
 80015a2:	873b      	strh	r3, [r7, #56]	; 0x38
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80015a4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80015a8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80015aa:	8013      	strh	r3, [r2, #0]
 80015ac:	bf00      	nop
 80015ae:	230a      	movs	r3, #10
 80015b0:	877b      	strh	r3, [r7, #58]	; 0x3a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80015b2:	4a60      	ldr	r2, [pc, #384]	; (8001734 <LCD_REG_Config+0x2ec>)
 80015b4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80015b6:	8013      	strh	r3, [r2, #0]
 80015b8:	bf00      	nop
 80015ba:	23a2      	movs	r3, #162	; 0xa2
 80015bc:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80015be:	4a5d      	ldr	r2, [pc, #372]	; (8001734 <LCD_REG_Config+0x2ec>)
 80015c0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80015c2:	8013      	strh	r3, [r2, #0]
 80015c4:	bf00      	nop
 80015c6:	23c0      	movs	r3, #192	; 0xc0
 80015c8:	87fb      	strh	r3, [r7, #62]	; 0x3e
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80015ca:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80015ce:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80015d0:	8013      	strh	r3, [r2, #0]
 80015d2:	bf00      	nop
 80015d4:	2335      	movs	r3, #53	; 0x35
 80015d6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80015da:	4a56      	ldr	r2, [pc, #344]	; (8001734 <LCD_REG_Config+0x2ec>)
 80015dc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80015e0:	8013      	strh	r3, [r2, #0]
 80015e2:	bf00      	nop
 80015e4:	23c1      	movs	r3, #193	; 0xc1
 80015e6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80015ea:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80015ee:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80015f2:	8013      	strh	r3, [r2, #0]
 80015f4:	bf00      	nop
 80015f6:	2311      	movs	r3, #17
 80015f8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80015fc:	4a4d      	ldr	r2, [pc, #308]	; (8001734 <LCD_REG_Config+0x2ec>)
 80015fe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001602:	8013      	strh	r3, [r2, #0]
 8001604:	bf00      	nop
 8001606:	23c5      	movs	r3, #197	; 0xc5
 8001608:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800160c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001610:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001614:	8013      	strh	r3, [r2, #0]
 8001616:	bf00      	nop
 8001618:	2345      	movs	r3, #69	; 0x45
 800161a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800161e:	4a45      	ldr	r2, [pc, #276]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001620:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001624:	8013      	strh	r3, [r2, #0]
 8001626:	bf00      	nop
 8001628:	2345      	movs	r3, #69	; 0x45
 800162a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800162e:	4a41      	ldr	r2, [pc, #260]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001630:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001634:	8013      	strh	r3, [r2, #0]
 8001636:	bf00      	nop
 8001638:	23c7      	movs	r3, #199	; 0xc7
 800163a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800163e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001642:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001646:	8013      	strh	r3, [r2, #0]
 8001648:	bf00      	nop
 800164a:	23a2      	movs	r3, #162	; 0xa2
 800164c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001650:	4a38      	ldr	r2, [pc, #224]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001652:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001656:	8013      	strh	r3, [r2, #0]
 8001658:	bf00      	nop
 800165a:	23f2      	movs	r3, #242	; 0xf2
 800165c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001660:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001664:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001668:	8013      	strh	r3, [r2, #0]
 800166a:	bf00      	nop
 800166c:	2300      	movs	r3, #0
 800166e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001672:	4a30      	ldr	r2, [pc, #192]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001674:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8001678:	8013      	strh	r3, [r2, #0]
 800167a:	bf00      	nop
 800167c:	2326      	movs	r3, #38	; 0x26
 800167e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001682:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001686:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800168a:	8013      	strh	r3, [r2, #0]
 800168c:	bf00      	nop
 800168e:	2301      	movs	r3, #1
 8001690:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001694:	4a27      	ldr	r2, [pc, #156]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001696:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800169a:	8013      	strh	r3, [r2, #0]
 800169c:	bf00      	nop
 800169e:	23e0      	movs	r3, #224	; 0xe0
 80016a0:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80016a4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80016a8:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80016ac:	8013      	strh	r3, [r2, #0]
 80016ae:	bf00      	nop
 80016b0:	230f      	movs	r3, #15
 80016b2:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80016b6:	4a1f      	ldr	r2, [pc, #124]	; (8001734 <LCD_REG_Config+0x2ec>)
 80016b8:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80016bc:	8013      	strh	r3, [r2, #0]
 80016be:	bf00      	nop
 80016c0:	2326      	movs	r3, #38	; 0x26
 80016c2:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80016c6:	4a1b      	ldr	r2, [pc, #108]	; (8001734 <LCD_REG_Config+0x2ec>)
 80016c8:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80016cc:	8013      	strh	r3, [r2, #0]
 80016ce:	bf00      	nop
 80016d0:	2324      	movs	r3, #36	; 0x24
 80016d2:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80016d6:	4a17      	ldr	r2, [pc, #92]	; (8001734 <LCD_REG_Config+0x2ec>)
 80016d8:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80016dc:	8013      	strh	r3, [r2, #0]
 80016de:	bf00      	nop
 80016e0:	230b      	movs	r3, #11
 80016e2:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 80016e6:	4a13      	ldr	r2, [pc, #76]	; (8001734 <LCD_REG_Config+0x2ec>)
 80016e8:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80016ec:	8013      	strh	r3, [r2, #0]
 80016ee:	bf00      	nop
 80016f0:	230e      	movs	r3, #14
 80016f2:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 80016f6:	4a0f      	ldr	r2, [pc, #60]	; (8001734 <LCD_REG_Config+0x2ec>)
 80016f8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80016fc:	8013      	strh	r3, [r2, #0]
 80016fe:	bf00      	nop
 8001700:	2309      	movs	r3, #9
 8001702:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8001706:	4a0b      	ldr	r2, [pc, #44]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001708:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800170c:	8013      	strh	r3, [r2, #0]
 800170e:	bf00      	nop
 8001710:	2354      	movs	r3, #84	; 0x54
 8001712:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001716:	4a07      	ldr	r2, [pc, #28]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001718:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800171c:	8013      	strh	r3, [r2, #0]
 800171e:	bf00      	nop
 8001720:	23a8      	movs	r3, #168	; 0xa8
 8001722:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8001726:	4a03      	ldr	r2, [pc, #12]	; (8001734 <LCD_REG_Config+0x2ec>)
 8001728:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800172c:	8013      	strh	r3, [r2, #0]
 800172e:	bf00      	nop
 8001730:	2346      	movs	r3, #70	; 0x46
 8001732:	e001      	b.n	8001738 <LCD_REG_Config+0x2f0>
 8001734:	60020000 	.word	0x60020000
 8001738:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 800173c:	4aa1      	ldr	r2, [pc, #644]	; (80019c4 <LCD_REG_Config+0x57c>)
 800173e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8001742:	8013      	strh	r3, [r2, #0]
 8001744:	bf00      	nop
 8001746:	230c      	movs	r3, #12
 8001748:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 800174c:	4a9d      	ldr	r2, [pc, #628]	; (80019c4 <LCD_REG_Config+0x57c>)
 800174e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8001752:	8013      	strh	r3, [r2, #0]
 8001754:	bf00      	nop
 8001756:	2317      	movs	r3, #23
 8001758:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 800175c:	4a99      	ldr	r2, [pc, #612]	; (80019c4 <LCD_REG_Config+0x57c>)
 800175e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8001762:	8013      	strh	r3, [r2, #0]
 8001764:	bf00      	nop
 8001766:	2309      	movs	r3, #9
 8001768:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 800176c:	4a95      	ldr	r2, [pc, #596]	; (80019c4 <LCD_REG_Config+0x57c>)
 800176e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8001772:	8013      	strh	r3, [r2, #0]
 8001774:	bf00      	nop
 8001776:	230f      	movs	r3, #15
 8001778:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 800177c:	4a91      	ldr	r2, [pc, #580]	; (80019c4 <LCD_REG_Config+0x57c>)
 800177e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8001782:	8013      	strh	r3, [r2, #0]
 8001784:	bf00      	nop
 8001786:	2307      	movs	r3, #7
 8001788:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 800178c:	4a8d      	ldr	r2, [pc, #564]	; (80019c4 <LCD_REG_Config+0x57c>)
 800178e:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8001792:	8013      	strh	r3, [r2, #0]
 8001794:	bf00      	nop
 8001796:	2300      	movs	r3, #0
 8001798:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 800179c:	4a89      	ldr	r2, [pc, #548]	; (80019c4 <LCD_REG_Config+0x57c>)
 800179e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80017a2:	8013      	strh	r3, [r2, #0]
 80017a4:	bf00      	nop
 80017a6:	23e1      	movs	r3, #225	; 0xe1
 80017a8:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80017ac:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80017b0:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80017b4:	8013      	strh	r3, [r2, #0]
 80017b6:	bf00      	nop
 80017b8:	2300      	movs	r3, #0
 80017ba:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80017be:	4a81      	ldr	r2, [pc, #516]	; (80019c4 <LCD_REG_Config+0x57c>)
 80017c0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80017c4:	8013      	strh	r3, [r2, #0]
 80017c6:	bf00      	nop
 80017c8:	2319      	movs	r3, #25
 80017ca:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80017ce:	4a7d      	ldr	r2, [pc, #500]	; (80019c4 <LCD_REG_Config+0x57c>)
 80017d0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80017d4:	8013      	strh	r3, [r2, #0]
 80017d6:	bf00      	nop
 80017d8:	231b      	movs	r3, #27
 80017da:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80017de:	4a79      	ldr	r2, [pc, #484]	; (80019c4 <LCD_REG_Config+0x57c>)
 80017e0:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80017e4:	8013      	strh	r3, [r2, #0]
 80017e6:	bf00      	nop
 80017e8:	2304      	movs	r3, #4
 80017ea:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 80017ee:	4a75      	ldr	r2, [pc, #468]	; (80019c4 <LCD_REG_Config+0x57c>)
 80017f0:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 80017f4:	8013      	strh	r3, [r2, #0]
 80017f6:	bf00      	nop
 80017f8:	2310      	movs	r3, #16
 80017fa:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 80017fe:	4a71      	ldr	r2, [pc, #452]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001800:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8001804:	8013      	strh	r3, [r2, #0]
 8001806:	bf00      	nop
 8001808:	2307      	movs	r3, #7
 800180a:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 800180e:	4a6d      	ldr	r2, [pc, #436]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001810:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8001814:	8013      	strh	r3, [r2, #0]
 8001816:	bf00      	nop
 8001818:	232a      	movs	r3, #42	; 0x2a
 800181a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 800181e:	4a69      	ldr	r2, [pc, #420]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001820:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8001824:	8013      	strh	r3, [r2, #0]
 8001826:	bf00      	nop
 8001828:	2347      	movs	r3, #71	; 0x47
 800182a:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 800182e:	4a65      	ldr	r2, [pc, #404]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001830:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8001834:	8013      	strh	r3, [r2, #0]
 8001836:	bf00      	nop
 8001838:	2339      	movs	r3, #57	; 0x39
 800183a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800183e:	4a61      	ldr	r2, [pc, #388]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001840:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8001844:	8013      	strh	r3, [r2, #0]
 8001846:	bf00      	nop
 8001848:	2303      	movs	r3, #3
 800184a:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
 800184e:	4a5d      	ldr	r2, [pc, #372]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001850:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8001854:	8013      	strh	r3, [r2, #0]
 8001856:	bf00      	nop
 8001858:	2306      	movs	r3, #6
 800185a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800185e:	4a59      	ldr	r2, [pc, #356]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001860:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8001864:	8013      	strh	r3, [r2, #0]
 8001866:	bf00      	nop
 8001868:	2306      	movs	r3, #6
 800186a:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 800186e:	4a55      	ldr	r2, [pc, #340]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001870:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8001874:	8013      	strh	r3, [r2, #0]
 8001876:	bf00      	nop
 8001878:	2330      	movs	r3, #48	; 0x30
 800187a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 800187e:	4a51      	ldr	r2, [pc, #324]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001880:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8001884:	8013      	strh	r3, [r2, #0]
 8001886:	bf00      	nop
 8001888:	2338      	movs	r3, #56	; 0x38
 800188a:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800188e:	4a4d      	ldr	r2, [pc, #308]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001890:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8001894:	8013      	strh	r3, [r2, #0]
 8001896:	bf00      	nop
 8001898:	230f      	movs	r3, #15
 800189a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 800189e:	4a49      	ldr	r2, [pc, #292]	; (80019c4 <LCD_REG_Config+0x57c>)
 80018a0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80018a4:	8013      	strh	r3, [r2, #0]
 80018a6:	bf00      	nop
 80018a8:	2336      	movs	r3, #54	; 0x36
 80018aa:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80018ae:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80018b2:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80018b6:	8013      	strh	r3, [r2, #0]
 80018b8:	bf00      	nop
 80018ba:	23c8      	movs	r3, #200	; 0xc8
 80018bc:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80018c0:	4a40      	ldr	r2, [pc, #256]	; (80019c4 <LCD_REG_Config+0x57c>)
 80018c2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80018c6:	8013      	strh	r3, [r2, #0]
 80018c8:	bf00      	nop
 80018ca:	232a      	movs	r3, #42	; 0x2a
 80018cc:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80018d0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80018d4:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80018d8:	8013      	strh	r3, [r2, #0]
 80018da:	bf00      	nop
 80018dc:	2300      	movs	r3, #0
 80018de:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80018e2:	4a38      	ldr	r2, [pc, #224]	; (80019c4 <LCD_REG_Config+0x57c>)
 80018e4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80018e8:	8013      	strh	r3, [r2, #0]
 80018ea:	bf00      	nop
 80018ec:	2300      	movs	r3, #0
 80018ee:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
 80018f2:	4a34      	ldr	r2, [pc, #208]	; (80019c4 <LCD_REG_Config+0x57c>)
 80018f4:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80018f8:	8013      	strh	r3, [r2, #0]
 80018fa:	bf00      	nop
 80018fc:	2300      	movs	r3, #0
 80018fe:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
 8001902:	4a30      	ldr	r2, [pc, #192]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001904:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8001908:	8013      	strh	r3, [r2, #0]
 800190a:	bf00      	nop
 800190c:	23ef      	movs	r3, #239	; 0xef
 800190e:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 8001912:	4a2c      	ldr	r2, [pc, #176]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001914:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8001918:	8013      	strh	r3, [r2, #0]
 800191a:	bf00      	nop
 800191c:	232b      	movs	r3, #43	; 0x2b
 800191e:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001922:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001926:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800192a:	8013      	strh	r3, [r2, #0]
 800192c:	bf00      	nop
 800192e:	2300      	movs	r3, #0
 8001930:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001934:	4a23      	ldr	r2, [pc, #140]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001936:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800193a:	8013      	strh	r3, [r2, #0]
 800193c:	bf00      	nop
 800193e:	2300      	movs	r3, #0
 8001940:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8001944:	4a1f      	ldr	r2, [pc, #124]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001946:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800194a:	8013      	strh	r3, [r2, #0]
 800194c:	bf00      	nop
 800194e:	2301      	movs	r3, #1
 8001950:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 8001954:	4a1b      	ldr	r2, [pc, #108]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001956:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 800195a:	8013      	strh	r3, [r2, #0]
 800195c:	bf00      	nop
 800195e:	233f      	movs	r3, #63	; 0x3f
 8001960:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
 8001964:	4a17      	ldr	r2, [pc, #92]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001966:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 800196a:	8013      	strh	r3, [r2, #0]
 800196c:	bf00      	nop
 800196e:	233a      	movs	r3, #58	; 0x3a
 8001970:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001974:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001978:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 800197c:	8013      	strh	r3, [r2, #0]
 800197e:	bf00      	nop
 8001980:	2355      	movs	r3, #85	; 0x55
 8001982:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001986:	4a0f      	ldr	r2, [pc, #60]	; (80019c4 <LCD_REG_Config+0x57c>)
 8001988:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 800198c:	8013      	strh	r3, [r2, #0]
 800198e:	bf00      	nop
 8001990:	2311      	movs	r3, #17
 8001992:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001996:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800199a:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800199e:	8013      	strh	r3, [r2, #0]
 80019a0:	bf00      	nop
	LCD_Write_Cmd(0x3a);
	LCD_Write_Data(0x55);

	/* Sleep Out (11h)  */
	LCD_Write_Cmd(0x11);
	Delay(0xAFFf << 2);
 80019a2:	4809      	ldr	r0, [pc, #36]	; (80019c8 <LCD_REG_Config+0x580>)
 80019a4:	f7ff fcfd 	bl	80013a2 <Delay>
 80019a8:	2329      	movs	r3, #41	; 0x29
 80019aa:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80019ae:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80019b2:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80019b6:	8013      	strh	r3, [r2, #0]
 80019b8:	bf00      	nop
	DEBUG_DELAY();

	/* Display ON (29h) */
	LCD_Write_Cmd(0x29);
}
 80019ba:	bf00      	nop
 80019bc:	37b8      	adds	r7, #184	; 0xb8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	60020000 	.word	0x60020000
 80019c8:	0002bffc 	.word	0x0002bffc

080019cc <LCD_OpenWindow>:


void LCD_OpenWindow(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight) {
 80019cc:	b490      	push	{r4, r7}
 80019ce:	b088      	sub	sp, #32
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4604      	mov	r4, r0
 80019d4:	4608      	mov	r0, r1
 80019d6:	4611      	mov	r1, r2
 80019d8:	461a      	mov	r2, r3
 80019da:	4623      	mov	r3, r4
 80019dc:	80fb      	strh	r3, [r7, #6]
 80019de:	4603      	mov	r3, r0
 80019e0:	80bb      	strh	r3, [r7, #4]
 80019e2:	460b      	mov	r3, r1
 80019e4:	807b      	strh	r3, [r7, #2]
 80019e6:	4613      	mov	r3, r2
 80019e8:	803b      	strh	r3, [r7, #0]
 80019ea:	232a      	movs	r3, #42	; 0x2a
 80019ec:	81bb      	strh	r3, [r7, #12]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80019ee:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80019f2:	89bb      	ldrh	r3, [r7, #12]
 80019f4:	8013      	strh	r3, [r2, #0]
 80019f6:	bf00      	nop
	LCD_Write_Cmd(CMD_Set_COLUMN);
	LCD_Write_Data(usCOLUMN >> 8);
 80019f8:	88fb      	ldrh	r3, [r7, #6]
 80019fa:	0a1b      	lsrs	r3, r3, #8
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	81fb      	strh	r3, [r7, #14]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a00:	4a2b      	ldr	r2, [pc, #172]	; (8001ab0 <LCD_OpenWindow+0xe4>)
 8001a02:	89fb      	ldrh	r3, [r7, #14]
 8001a04:	8013      	strh	r3, [r2, #0]
 8001a06:	bf00      	nop
	LCD_Write_Data(usCOLUMN & 0xff);
 8001a08:	88fb      	ldrh	r3, [r7, #6]
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	823b      	strh	r3, [r7, #16]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a10:	4a27      	ldr	r2, [pc, #156]	; (8001ab0 <LCD_OpenWindow+0xe4>)
 8001a12:	8a3b      	ldrh	r3, [r7, #16]
 8001a14:	8013      	strh	r3, [r2, #0]
 8001a16:	bf00      	nop
	LCD_Write_Data((usCOLUMN + usWidth - 1) >> 8);
 8001a18:	88fa      	ldrh	r2, [r7, #6]
 8001a1a:	887b      	ldrh	r3, [r7, #2]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	121b      	asrs	r3, r3, #8
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	827b      	strh	r3, [r7, #18]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a26:	4a22      	ldr	r2, [pc, #136]	; (8001ab0 <LCD_OpenWindow+0xe4>)
 8001a28:	8a7b      	ldrh	r3, [r7, #18]
 8001a2a:	8013      	strh	r3, [r2, #0]
 8001a2c:	bf00      	nop
	LCD_Write_Data((usCOLUMN + usWidth - 1) & 0xff);
 8001a2e:	88fa      	ldrh	r2, [r7, #6]
 8001a30:	887b      	ldrh	r3, [r7, #2]
 8001a32:	4413      	add	r3, r2
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	3b01      	subs	r3, #1
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	82bb      	strh	r3, [r7, #20]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a40:	4a1b      	ldr	r2, [pc, #108]	; (8001ab0 <LCD_OpenWindow+0xe4>)
 8001a42:	8abb      	ldrh	r3, [r7, #20]
 8001a44:	8013      	strh	r3, [r2, #0]
 8001a46:	bf00      	nop
 8001a48:	232b      	movs	r3, #43	; 0x2b
 8001a4a:	82fb      	strh	r3, [r7, #22]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001a4c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001a50:	8afb      	ldrh	r3, [r7, #22]
 8001a52:	8013      	strh	r3, [r2, #0]
 8001a54:	bf00      	nop

	LCD_Write_Cmd(CMD_Set_PAGE);
	LCD_Write_Data(usPAGE >> 8);
 8001a56:	88bb      	ldrh	r3, [r7, #4]
 8001a58:	0a1b      	lsrs	r3, r3, #8
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	833b      	strh	r3, [r7, #24]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a5e:	4a14      	ldr	r2, [pc, #80]	; (8001ab0 <LCD_OpenWindow+0xe4>)
 8001a60:	8b3b      	ldrh	r3, [r7, #24]
 8001a62:	8013      	strh	r3, [r2, #0]
 8001a64:	bf00      	nop
	LCD_Write_Data(usPAGE & 0xff);
 8001a66:	88bb      	ldrh	r3, [r7, #4]
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	837b      	strh	r3, [r7, #26]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a6e:	4a10      	ldr	r2, [pc, #64]	; (8001ab0 <LCD_OpenWindow+0xe4>)
 8001a70:	8b7b      	ldrh	r3, [r7, #26]
 8001a72:	8013      	strh	r3, [r2, #0]
 8001a74:	bf00      	nop
	LCD_Write_Data((usPAGE + usHeight - 1) >> 8);
 8001a76:	88ba      	ldrh	r2, [r7, #4]
 8001a78:	883b      	ldrh	r3, [r7, #0]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	3b01      	subs	r3, #1
 8001a7e:	121b      	asrs	r3, r3, #8
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	83bb      	strh	r3, [r7, #28]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a84:	4a0a      	ldr	r2, [pc, #40]	; (8001ab0 <LCD_OpenWindow+0xe4>)
 8001a86:	8bbb      	ldrh	r3, [r7, #28]
 8001a88:	8013      	strh	r3, [r2, #0]
 8001a8a:	bf00      	nop
	LCD_Write_Data((usPAGE + usHeight - 1) & 0xff);
 8001a8c:	88ba      	ldrh	r2, [r7, #4]
 8001a8e:	883b      	ldrh	r3, [r7, #0]
 8001a90:	4413      	add	r3, r2
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	3b01      	subs	r3, #1
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	83fb      	strh	r3, [r7, #30]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a9e:	4a04      	ldr	r2, [pc, #16]	; (8001ab0 <LCD_OpenWindow+0xe4>)
 8001aa0:	8bfb      	ldrh	r3, [r7, #30]
 8001aa2:	8013      	strh	r3, [r2, #0]
 8001aa4:	bf00      	nop
}
 8001aa6:	bf00      	nop
 8001aa8:	3720      	adds	r7, #32
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc90      	pop	{r4, r7}
 8001aae:	4770      	bx	lr
 8001ab0:	60020000 	.word	0x60020000

08001ab4 <LCD_FillColor>:


void LCD_FillColor(uint32_t usPoint, uint16_t usColor) {
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	460b      	mov	r3, r1
 8001abe:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	232c      	movs	r3, #44	; 0x2c
 8001ac6:	817b      	strh	r3, [r7, #10]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001ac8:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001acc:	897b      	ldrh	r3, [r7, #10]
 8001ace:	8013      	strh	r3, [r2, #0]
 8001ad0:	bf00      	nop

	/* memory write */
	LCD_Write_Cmd(CMD_SetPixel);

	for (i = 0; i < usPoint; i++)
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	e008      	b.n	8001aea <LCD_FillColor+0x36>
 8001ad8:	887b      	ldrh	r3, [r7, #2]
 8001ada:	813b      	strh	r3, [r7, #8]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001adc:	4a08      	ldr	r2, [pc, #32]	; (8001b00 <LCD_FillColor+0x4c>)
 8001ade:	893b      	ldrh	r3, [r7, #8]
 8001ae0:	8013      	strh	r3, [r2, #0]
 8001ae2:	bf00      	nop
	for (i = 0; i < usPoint; i++)
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	68fa      	ldr	r2, [r7, #12]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d3f2      	bcc.n	8001ad8 <LCD_FillColor+0x24>
		LCD_Write_Data(usColor);
}
 8001af2:	bf00      	nop
 8001af4:	bf00      	nop
 8001af6:	3714      	adds	r7, #20
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	60020000 	.word	0x60020000

08001b04 <LCD_Clear>:


void LCD_Clear(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor) {
 8001b04:	b590      	push	{r4, r7, lr}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4604      	mov	r4, r0
 8001b0c:	4608      	mov	r0, r1
 8001b0e:	4611      	mov	r1, r2
 8001b10:	461a      	mov	r2, r3
 8001b12:	4623      	mov	r3, r4
 8001b14:	80fb      	strh	r3, [r7, #6]
 8001b16:	4603      	mov	r3, r0
 8001b18:	80bb      	strh	r3, [r7, #4]
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	807b      	strh	r3, [r7, #2]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow(usCOLUMN, usPAGE, usWidth, usHeight);
 8001b22:	883b      	ldrh	r3, [r7, #0]
 8001b24:	887a      	ldrh	r2, [r7, #2]
 8001b26:	88b9      	ldrh	r1, [r7, #4]
 8001b28:	88f8      	ldrh	r0, [r7, #6]
 8001b2a:	f7ff ff4f 	bl	80019cc <LCD_OpenWindow>
	LCD_FillColor(usWidth * usHeight, usColor);
 8001b2e:	887b      	ldrh	r3, [r7, #2]
 8001b30:	883a      	ldrh	r2, [r7, #0]
 8001b32:	fb02 f303 	mul.w	r3, r2, r3
 8001b36:	461a      	mov	r2, r3
 8001b38:	8b3b      	ldrh	r3, [r7, #24]
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	f7ff ffb9 	bl	8001ab4 <LCD_FillColor>
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd90      	pop	{r4, r7, pc}
	...

08001b4c <LCD_DrawChar>:
		}
	}
}


void LCD_DrawChar(uint16_t usC, uint16_t usP, const char cChar) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	80fb      	strh	r3, [r7, #6]
 8001b56:	460b      	mov	r3, r1
 8001b58:	80bb      	strh	r3, [r7, #4]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;


	ucRelativePositon = cChar - ' ';
 8001b5e:	78fb      	ldrb	r3, [r7, #3]
 8001b60:	3b20      	subs	r3, #32
 8001b62:	753b      	strb	r3, [r7, #20]

	LCD_OpenWindow(usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR);
 8001b64:	88b9      	ldrh	r1, [r7, #4]
 8001b66:	88f8      	ldrh	r0, [r7, #6]
 8001b68:	2310      	movs	r3, #16
 8001b6a:	2208      	movs	r2, #8
 8001b6c:	f7ff ff2e 	bl	80019cc <LCD_OpenWindow>
 8001b70:	232c      	movs	r3, #44	; 0x2c
 8001b72:	827b      	strh	r3, [r7, #18]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001b74:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001b78:	8a7b      	ldrh	r3, [r7, #18]
 8001b7a:	8013      	strh	r3, [r2, #0]
 8001b7c:	bf00      	nop

	LCD_Write_Cmd(CMD_SetPixel);

	for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 8001b7e:	2300      	movs	r3, #0
 8001b80:	75bb      	strb	r3, [r7, #22]
 8001b82:	e028      	b.n	8001bd6 <LCD_DrawChar+0x8a>
		ucTemp = ucAscii_1608[ucRelativePositon][ucPage];
 8001b84:	7d3a      	ldrb	r2, [r7, #20]
 8001b86:	7dbb      	ldrb	r3, [r7, #22]
 8001b88:	4917      	ldr	r1, [pc, #92]	; (8001be8 <LCD_DrawChar+0x9c>)
 8001b8a:	0112      	lsls	r2, r2, #4
 8001b8c:	440a      	add	r2, r1
 8001b8e:	4413      	add	r3, r2
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	75fb      	strb	r3, [r7, #23]

		for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 8001b94:	2300      	movs	r3, #0
 8001b96:	757b      	strb	r3, [r7, #21]
 8001b98:	e017      	b.n	8001bca <LCD_DrawChar+0x7e>
			if (ucTemp & 0x01)
 8001b9a:	7dfb      	ldrb	r3, [r7, #23]
 8001b9c:	f003 0301 	and.w	r3, r3, #1
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d005      	beq.n	8001bb0 <LCD_DrawChar+0x64>
 8001ba4:	231f      	movs	r3, #31
 8001ba6:	823b      	strh	r3, [r7, #16]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001ba8:	4a10      	ldr	r2, [pc, #64]	; (8001bec <LCD_DrawChar+0xa0>)
 8001baa:	8a3b      	ldrh	r3, [r7, #16]
 8001bac:	8013      	strh	r3, [r2, #0]
 8001bae:	e006      	b.n	8001bbe <LCD_DrawChar+0x72>
 8001bb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bb4:	81fb      	strh	r3, [r7, #14]
 8001bb6:	4a0d      	ldr	r2, [pc, #52]	; (8001bec <LCD_DrawChar+0xa0>)
 8001bb8:	89fb      	ldrh	r3, [r7, #14]
 8001bba:	8013      	strh	r3, [r2, #0]
 8001bbc:	bf00      	nop
				LCD_Write_Data(0x001F);

			else
				LCD_Write_Data(0xFFFF);

			ucTemp >>= 1;
 8001bbe:	7dfb      	ldrb	r3, [r7, #23]
 8001bc0:	085b      	lsrs	r3, r3, #1
 8001bc2:	75fb      	strb	r3, [r7, #23]
		for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 8001bc4:	7d7b      	ldrb	r3, [r7, #21]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	757b      	strb	r3, [r7, #21]
 8001bca:	7d7b      	ldrb	r3, [r7, #21]
 8001bcc:	2b07      	cmp	r3, #7
 8001bce:	d9e4      	bls.n	8001b9a <LCD_DrawChar+0x4e>
	for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 8001bd0:	7dbb      	ldrb	r3, [r7, #22]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	75bb      	strb	r3, [r7, #22]
 8001bd6:	7dbb      	ldrb	r3, [r7, #22]
 8001bd8:	2b0f      	cmp	r3, #15
 8001bda:	d9d3      	bls.n	8001b84 <LCD_DrawChar+0x38>
		}
	}
}
 8001bdc:	bf00      	nop
 8001bde:	bf00      	nop
 8001be0:	3718      	adds	r7, #24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	0800a178 	.word	0x0800a178
 8001bec:	60020000 	.word	0x60020000

08001bf0 <music_display>:
		case MIDI_ERROR_EOF: return "Unexpected end of file";
		default: return "Unknown error";
	}
}

u8 music_display(u8 r) {
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b0c6      	sub	sp, #280	; 0x118
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001bfc:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8001c00:	701a      	strb	r2, [r3, #0]
	const u8 song[] = {
 8001c02:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c06:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001c0a:	4a09      	ldr	r2, [pc, #36]	; (8001c30 <music_display+0x40>)
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	4611      	mov	r1, r2
 8001c10:	f240 130d 	movw	r3, #269	; 0x10d
 8001c14:	461a      	mov	r2, r3
 8001c16:	f005 fcaf 	bl	8007578 <memcpy>
	//	}
	//	//   midi_read_header(test_file.file, &test_file.header);
	//	disp_prints(0, r++, "Header");
	//	disp_prints(0, r++, "Format: %d, Tracks: %d, Division: %d\n", test_file.header.format,
	//				   test_file.header.num_tracks, test_file.header.division);
	return r;
 8001c1a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c1e:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8001c22:	781b      	ldrb	r3, [r3, #0]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	08009fc4 	.word	0x08009fc4

08001c34 <rh_controller_page>:

// ============================================ //
// =============== Display Page =============== //
// ============================================ //

u8 rh_controller_page(u8 r) {
 8001c34:	b5b0      	push	{r4, r5, r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af04      	add	r7, sp, #16
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	71fb      	strb	r3, [r7, #7]
	disp_prints(0, r++, "State: %d", rh.state);
 8001c3e:	79f9      	ldrb	r1, [r7, #7]
 8001c40:	1c4b      	adds	r3, r1, #1
 8001c42:	71fb      	strb	r3, [r7, #7]
 8001c44:	4b16      	ldr	r3, [pc, #88]	; (8001ca0 <rh_controller_page+0x6c>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	4a16      	ldr	r2, [pc, #88]	; (8001ca4 <rh_controller_page+0x70>)
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f7ff fa86 	bl	800115c <disp_prints>
	disp_prints(0, r++, "Pos: %d, %d, %d, %d, %d", rh.finger[0].pos, rh.finger[1].pos, rh.finger[2].pos,
 8001c50:	79f9      	ldrb	r1, [r7, #7]
 8001c52:	1c4b      	adds	r3, r1, #1
 8001c54:	71fb      	strb	r3, [r7, #7]
 8001c56:	4b12      	ldr	r3, [pc, #72]	; (8001ca0 <rh_controller_page+0x6c>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	785b      	ldrb	r3, [r3, #1]
 8001c5c:	461d      	mov	r5, r3
 8001c5e:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <rh_controller_page+0x6c>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	3308      	adds	r3, #8
 8001c64:	785b      	ldrb	r3, [r3, #1]
 8001c66:	461a      	mov	r2, r3
 8001c68:	4b0d      	ldr	r3, [pc, #52]	; (8001ca0 <rh_controller_page+0x6c>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	3310      	adds	r3, #16
 8001c6e:	785b      	ldrb	r3, [r3, #1]
 8001c70:	4618      	mov	r0, r3
			   rh.finger[3].pos, rh.finger[4].pos);
 8001c72:	4b0b      	ldr	r3, [pc, #44]	; (8001ca0 <rh_controller_page+0x6c>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	3318      	adds	r3, #24
 8001c78:	785b      	ldrb	r3, [r3, #1]
	disp_prints(0, r++, "Pos: %d, %d, %d, %d, %d", rh.finger[0].pos, rh.finger[1].pos, rh.finger[2].pos,
 8001c7a:	461c      	mov	r4, r3
			   rh.finger[3].pos, rh.finger[4].pos);
 8001c7c:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <rh_controller_page+0x6c>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	3320      	adds	r3, #32
 8001c82:	785b      	ldrb	r3, [r3, #1]
	disp_prints(0, r++, "Pos: %d, %d, %d, %d, %d", rh.finger[0].pos, rh.finger[1].pos, rh.finger[2].pos,
 8001c84:	9303      	str	r3, [sp, #12]
 8001c86:	9402      	str	r4, [sp, #8]
 8001c88:	9001      	str	r0, [sp, #4]
 8001c8a:	9200      	str	r2, [sp, #0]
 8001c8c:	462b      	mov	r3, r5
 8001c8e:	4a06      	ldr	r2, [pc, #24]	; (8001ca8 <rh_controller_page+0x74>)
 8001c90:	2000      	movs	r0, #0
 8001c92:	f7ff fa63 	bl	800115c <disp_prints>
	return r;
 8001c96:	79fb      	ldrb	r3, [r7, #7]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bdb0      	pop	{r4, r5, r7, pc}
 8001ca0:	20000000 	.word	0x20000000
 8001ca4:	0800a0d4 	.word	0x0800a0d4
 8001ca8:	0800a0e0 	.word	0x0800a0e0

08001cac <clamp>:
	};
	u16 val;
} Short_Bytes_t;


static inline float clamp(float val, float lower, float upper) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
	if (val < lower)
 8001cb8:	68b9      	ldr	r1, [r7, #8]
 8001cba:	68f8      	ldr	r0, [r7, #12]
 8001cbc:	f7ff fa00 	bl	80010c0 <__aeabi_fcmplt>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <clamp+0x1e>
		return lower;
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	e009      	b.n	8001cde <clamp+0x32>
	else if (val > upper)
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	68f8      	ldr	r0, [r7, #12]
 8001cce:	f7ff fa15 	bl	80010fc <__aeabi_fcmpgt>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <clamp+0x30>
		return upper;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	e000      	b.n	8001cde <clamp+0x32>
	else
		return val;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
	...

08001ce8 <servo_init>:
};

// ====================================================================================================================


void servo_init(void) {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 8001cee:	2300      	movs	r3, #0
 8001cf0:	71fb      	strb	r3, [r7, #7]
 8001cf2:	e00a      	b.n	8001d0a <servo_init+0x22>
		servo[servo_id].init = true;
 8001cf4:	79fa      	ldrb	r2, [r7, #7]
 8001cf6:	491e      	ldr	r1, [pc, #120]	; (8001d70 <servo_init+0x88>)
 8001cf8:	f811 3032 	ldrb.w	r3, [r1, r2, lsl #3]
 8001cfc:	f043 0320 	orr.w	r3, r3, #32
 8001d00:	f801 3032 	strb.w	r3, [r1, r2, lsl #3]
	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 8001d04:	79fb      	ldrb	r3, [r7, #7]
 8001d06:	3301      	adds	r3, #1
 8001d08:	71fb      	strb	r3, [r7, #7]
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d9f1      	bls.n	8001cf4 <servo_init+0xc>
	}

	TIM2->PSC = SERVO_PSC;
 8001d10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d14:	22ff      	movs	r2, #255	; 0xff
 8001d16:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = SERVO_ARR;
 8001d18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d1c:	f241 52f8 	movw	r2, #5624	; 0x15f8
 8001d20:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM3->PSC = SERVO_PSC;
 8001d22:	4b14      	ldr	r3, [pc, #80]	; (8001d74 <servo_init+0x8c>)
 8001d24:	22ff      	movs	r2, #255	; 0xff
 8001d26:	629a      	str	r2, [r3, #40]	; 0x28
		TIM3->ARR = SERVO_ARR;
 8001d28:	4b12      	ldr	r3, [pc, #72]	; (8001d74 <servo_init+0x8c>)
 8001d2a:	f241 52f8 	movw	r2, #5624	; 0x15f8
 8001d2e:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM5->PSC = SERVO_PSC;
 8001d30:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <servo_init+0x90>)
 8001d32:	22ff      	movs	r2, #255	; 0xff
 8001d34:	629a      	str	r2, [r3, #40]	; 0x28
		TIM5->ARR = SERVO_ARR;
 8001d36:	4b10      	ldr	r3, [pc, #64]	; (8001d78 <servo_init+0x90>)
 8001d38:	f241 52f8 	movw	r2, #5624	; 0x15f8
 8001d3c:	62da      	str	r2, [r3, #44]	; 0x2c

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001d3e:	2108      	movs	r1, #8
 8001d40:	480e      	ldr	r0, [pc, #56]	; (8001d7c <servo_init+0x94>)
 8001d42:	f002 fa39 	bl	80041b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001d46:	210c      	movs	r1, #12
 8001d48:	480c      	ldr	r0, [pc, #48]	; (8001d7c <servo_init+0x94>)
 8001d4a:	f002 fa35 	bl	80041b8 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001d4e:	2100      	movs	r1, #0
 8001d50:	480b      	ldr	r0, [pc, #44]	; (8001d80 <servo_init+0x98>)
 8001d52:	f002 fa31 	bl	80041b8 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001d56:	2104      	movs	r1, #4
 8001d58:	4809      	ldr	r0, [pc, #36]	; (8001d80 <servo_init+0x98>)
 8001d5a:	f002 fa2d 	bl	80041b8 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 8001d5e:	2108      	movs	r1, #8
 8001d60:	4808      	ldr	r0, [pc, #32]	; (8001d84 <servo_init+0x9c>)
 8001d62:	f002 fa29 	bl	80041b8 <HAL_TIM_PWM_Start>
}
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	20000008 	.word	0x20000008
 8001d74:	40000400 	.word	0x40000400
 8001d78:	40000c00 	.word	0x40000c00
 8001d7c:	2000093c 	.word	0x2000093c
 8001d80:	20000984 	.word	0x20000984
 8001d84:	200009cc 	.word	0x200009cc

08001d88 <servo_set_target_pos>:

__forceinline TIM_TypeDef* servo_get_tim(u8 tid) { return (tid == 2) ? TIM2 :
														(tid == 3) ? TIM3:
																TIM5; }

inline void servo_set_target_pos(u8 servo_id, u8 tar) {
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	460a      	mov	r2, r1
 8001d92:	71fb      	strb	r3, [r7, #7]
 8001d94:	4613      	mov	r3, r2
 8001d96:	71bb      	strb	r3, [r7, #6]
	servo[servo_id].tar_pos = tar;
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	4a05      	ldr	r2, [pc, #20]	; (8001db0 <servo_set_target_pos+0x28>)
 8001d9c:	00db      	lsls	r3, r3, #3
 8001d9e:	4413      	add	r3, r2
 8001da0:	79ba      	ldrb	r2, [r7, #6]
 8001da2:	70da      	strb	r2, [r3, #3]
	//	servo[servo_id].last_set_pos_tick = get_tick();
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bc80      	pop	{r7}
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	20000008 	.word	0x20000008

08001db4 <servo_apply>:

inline i8 servo_get_pos(u8 servo_id) { return servo[servo_id].pos; }

inline void servo_apply(void) {
 8001db4:	b590      	push	{r4, r7, lr}
 8001db6:	b087      	sub	sp, #28
 8001db8:	af00      	add	r7, sp, #0
	u32 tick = get_tick();
 8001dba:	f001 f86d 	bl	8002e98 <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]
	TIM_TypeDef* tim;
	u32 ccr;

	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	75fb      	strb	r3, [r7, #23]
 8001dc4:	e076      	b.n	8001eb4 <servo_apply+0x100>
		if (!_s.init)
 8001dc6:	7dfb      	ldrb	r3, [r7, #23]
 8001dc8:	4a3e      	ldr	r2, [pc, #248]	; (8001ec4 <servo_apply+0x110>)
 8001dca:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001dce:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d069      	beq.n	8001eac <servo_apply+0xf8>
			continue;

		tim = servo_get_tim(servo[servo_id].htim);
 8001dd8:	7dfb      	ldrb	r3, [r7, #23]
 8001dda:	4a3a      	ldr	r2, [pc, #232]	; (8001ec4 <servo_apply+0x110>)
 8001ddc:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001de0:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	71fb      	strb	r3, [r7, #7]
__forceinline TIM_TypeDef* servo_get_tim(u8 tid) { return (tid == 2) ? TIM2 :
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d006      	beq.n	8001dfc <servo_apply+0x48>
														(tid == 3) ? TIM3:
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	2b03      	cmp	r3, #3
 8001df2:	d101      	bne.n	8001df8 <servo_apply+0x44>
 8001df4:	4b34      	ldr	r3, [pc, #208]	; (8001ec8 <servo_apply+0x114>)
__forceinline TIM_TypeDef* servo_get_tim(u8 tid) { return (tid == 2) ? TIM2 :
 8001df6:	e003      	b.n	8001e00 <servo_apply+0x4c>
														(tid == 3) ? TIM3:
 8001df8:	4b34      	ldr	r3, [pc, #208]	; (8001ecc <servo_apply+0x118>)
__forceinline TIM_TypeDef* servo_get_tim(u8 tid) { return (tid == 2) ? TIM2 :
 8001dfa:	e001      	b.n	8001e00 <servo_apply+0x4c>
 8001dfc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
		tim = servo_get_tim(servo[servo_id].htim);
 8001e00:	60fb      	str	r3, [r7, #12]
		ccr = servo_pos_to_ccr(servo[servo_id].tar_pos);
 8001e02:	7dfb      	ldrb	r3, [r7, #23]
 8001e04:	4a2f      	ldr	r2, [pc, #188]	; (8001ec4 <servo_apply+0x110>)
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	4413      	add	r3, r2
 8001e0a:	78db      	ldrb	r3, [r3, #3]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7fe ff61 	bl	8000cd4 <__aeabi_ui2f>
 8001e12:	4603      	mov	r3, r0
 8001e14:	492e      	ldr	r1, [pc, #184]	; (8001ed0 <servo_apply+0x11c>)
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7ff f868 	bl	8000eec <__aeabi_fdiv>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	492d      	ldr	r1, [pc, #180]	; (8001ed4 <servo_apply+0x120>)
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe ffaf 	bl	8000d84 <__aeabi_fmul>
 8001e26:	4603      	mov	r3, r0
 8001e28:	492a      	ldr	r1, [pc, #168]	; (8001ed4 <servo_apply+0x120>)
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7fe fea2 	bl	8000b74 <__addsf3>
 8001e30:	4603      	mov	r3, r0
 8001e32:	461c      	mov	r4, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7fe ff4b 	bl	8000cd4 <__aeabi_ui2f>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	4619      	mov	r1, r3
 8001e42:	4620      	mov	r0, r4
 8001e44:	f7fe ff9e 	bl	8000d84 <__aeabi_fmul>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff f960 	bl	8001110 <__aeabi_f2uiz>
 8001e50:	4603      	mov	r3, r0
 8001e52:	60bb      	str	r3, [r7, #8]

		switch (servo[servo_id].ch) {
 8001e54:	7dfb      	ldrb	r3, [r7, #23]
 8001e56:	4a1b      	ldr	r2, [pc, #108]	; (8001ec4 <servo_apply+0x110>)
 8001e58:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001e5c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b03      	cmp	r3, #3
 8001e64:	d81a      	bhi.n	8001e9c <servo_apply+0xe8>
 8001e66:	a201      	add	r2, pc, #4	; (adr r2, 8001e6c <servo_apply+0xb8>)
 8001e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e6c:	08001e95 	.word	0x08001e95
 8001e70:	08001e7d 	.word	0x08001e7d
 8001e74:	08001e85 	.word	0x08001e85
 8001e78:	08001e8d 	.word	0x08001e8d
			case 1: tim->CCR1 = ccr; break;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	68ba      	ldr	r2, [r7, #8]
 8001e80:	635a      	str	r2, [r3, #52]	; 0x34
 8001e82:	e00c      	b.n	8001e9e <servo_apply+0xea>
			case 2: tim->CCR2 = ccr; break;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	639a      	str	r2, [r3, #56]	; 0x38
 8001e8a:	e008      	b.n	8001e9e <servo_apply+0xea>
			case 3: tim->CCR3 = ccr; break;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e92:	e004      	b.n	8001e9e <servo_apply+0xea>
			case 0: tim->CCR4 = ccr; break;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	68ba      	ldr	r2, [r7, #8]
 8001e98:	641a      	str	r2, [r3, #64]	; 0x40
 8001e9a:	e000      	b.n	8001e9e <servo_apply+0xea>
			default: break;
 8001e9c:	bf00      	nop
		}
//		TIM2->CCR4 = servo_pos_to_ccr(255);

		_s.last_apply_tick = tick;
 8001e9e:	7dfb      	ldrb	r3, [r7, #23]
 8001ea0:	4a08      	ldr	r2, [pc, #32]	; (8001ec4 <servo_apply+0x110>)
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	4413      	add	r3, r2
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	e000      	b.n	8001eae <servo_apply+0xfa>
			continue;
 8001eac:	bf00      	nop
	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 8001eae:	7dfb      	ldrb	r3, [r7, #23]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	75fb      	strb	r3, [r7, #23]
 8001eb4:	7dfb      	ldrb	r3, [r7, #23]
 8001eb6:	2b04      	cmp	r3, #4
 8001eb8:	d985      	bls.n	8001dc6 <servo_apply+0x12>
	}
}
 8001eba:	bf00      	nop
 8001ebc:	bf00      	nop
 8001ebe:	371c      	adds	r7, #28
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd90      	pop	{r4, r7, pc}
 8001ec4:	20000008 	.word	0x20000008
 8001ec8:	40000400 	.word	0x40000400
 8001ecc:	40000c00 	.word	0x40000c00
 8001ed0:	437f0000 	.word	0x437f0000
 8001ed4:	3d4ccccd 	.word	0x3d4ccccd

08001ed8 <servo_update>:

void servo_update(u32 tick) {
 8001ed8:	b5b0      	push	{r4, r5, r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
	u32 dt;
	for (u8 servo_id; servo_id < NUM_SERVOS; ++servo_id) {
 8001ee0:	e066      	b.n	8001fb0 <servo_update+0xd8>
		dt = tick - _s.last_apply_tick;
 8001ee2:	7bfb      	ldrb	r3, [r7, #15]
 8001ee4:	4a36      	ldr	r2, [pc, #216]	; (8001fc0 <servo_update+0xe8>)
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	4413      	add	r3, r2
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	60bb      	str	r3, [r7, #8]

		_s.prev = _s.pos;
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
 8001ef4:	7bfa      	ldrb	r2, [r7, #15]
 8001ef6:	4932      	ldr	r1, [pc, #200]	; (8001fc0 <servo_update+0xe8>)
 8001ef8:	00db      	lsls	r3, r3, #3
 8001efa:	440b      	add	r3, r1
 8001efc:	7858      	ldrb	r0, [r3, #1]
 8001efe:	4930      	ldr	r1, [pc, #192]	; (8001fc0 <servo_update+0xe8>)
 8001f00:	00d3      	lsls	r3, r2, #3
 8001f02:	440b      	add	r3, r1
 8001f04:	4602      	mov	r2, r0
 8001f06:	709a      	strb	r2, [r3, #2]
		_s.pos = clamp((float)_s.pos + dt * SERVO_SPEED * ((_s.tar_pos > _s.pos) ? 1 : -1), _s.pos, _s.tar_pos);
 8001f08:	7bfb      	ldrb	r3, [r7, #15]
 8001f0a:	4a2d      	ldr	r2, [pc, #180]	; (8001fc0 <servo_update+0xe8>)
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	4413      	add	r3, r2
 8001f10:	785b      	ldrb	r3, [r3, #1]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7fe fede 	bl	8000cd4 <__aeabi_ui2f>
 8001f18:	4604      	mov	r4, r0
 8001f1a:	68b8      	ldr	r0, [r7, #8]
 8001f1c:	f7fe feda 	bl	8000cd4 <__aeabi_ui2f>
 8001f20:	4603      	mov	r3, r0
 8001f22:	4928      	ldr	r1, [pc, #160]	; (8001fc4 <servo_update+0xec>)
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7fe ff2d 	bl	8000d84 <__aeabi_fmul>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
 8001f30:	4a23      	ldr	r2, [pc, #140]	; (8001fc0 <servo_update+0xe8>)
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	4413      	add	r3, r2
 8001f36:	78da      	ldrb	r2, [r3, #3]
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
 8001f3a:	4921      	ldr	r1, [pc, #132]	; (8001fc0 <servo_update+0xe8>)
 8001f3c:	00db      	lsls	r3, r3, #3
 8001f3e:	440b      	add	r3, r1
 8001f40:	785b      	ldrb	r3, [r3, #1]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d902      	bls.n	8001f4c <servo_update+0x74>
 8001f46:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001f4a:	e000      	b.n	8001f4e <servo_update+0x76>
 8001f4c:	4b1e      	ldr	r3, [pc, #120]	; (8001fc8 <servo_update+0xf0>)
 8001f4e:	4601      	mov	r1, r0
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7fe ff17 	bl	8000d84 <__aeabi_fmul>
 8001f56:	4603      	mov	r3, r0
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4620      	mov	r0, r4
 8001f5c:	f7fe fe0a 	bl	8000b74 <__addsf3>
 8001f60:	4603      	mov	r3, r0
 8001f62:	461d      	mov	r5, r3
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
 8001f66:	4a16      	ldr	r2, [pc, #88]	; (8001fc0 <servo_update+0xe8>)
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	4413      	add	r3, r2
 8001f6c:	785b      	ldrb	r3, [r3, #1]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7fe feb0 	bl	8000cd4 <__aeabi_ui2f>
 8001f74:	4604      	mov	r4, r0
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
 8001f78:	4a11      	ldr	r2, [pc, #68]	; (8001fc0 <servo_update+0xe8>)
 8001f7a:	00db      	lsls	r3, r3, #3
 8001f7c:	4413      	add	r3, r2
 8001f7e:	78db      	ldrb	r3, [r3, #3]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7fe fea7 	bl	8000cd4 <__aeabi_ui2f>
 8001f86:	4603      	mov	r3, r0
 8001f88:	461a      	mov	r2, r3
 8001f8a:	4621      	mov	r1, r4
 8001f8c:	4628      	mov	r0, r5
 8001f8e:	f7ff fe8d 	bl	8001cac <clamp>
 8001f92:	4603      	mov	r3, r0
 8001f94:	7bfc      	ldrb	r4, [r7, #15]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff f8ba 	bl	8001110 <__aeabi_f2uiz>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	b2d9      	uxtb	r1, r3
 8001fa0:	4a07      	ldr	r2, [pc, #28]	; (8001fc0 <servo_update+0xe8>)
 8001fa2:	00e3      	lsls	r3, r4, #3
 8001fa4:	4413      	add	r3, r2
 8001fa6:	460a      	mov	r2, r1
 8001fa8:	705a      	strb	r2, [r3, #1]
	for (u8 servo_id; servo_id < NUM_SERVOS; ++servo_id) {
 8001faa:	7bfb      	ldrb	r3, [r7, #15]
 8001fac:	3301      	adds	r3, #1
 8001fae:	73fb      	strb	r3, [r7, #15]
 8001fb0:	7bfb      	ldrb	r3, [r7, #15]
 8001fb2:	2b04      	cmp	r3, #4
 8001fb4:	d995      	bls.n	8001ee2 <servo_update+0xa>
		//	servo[servo_id].pos = (float)servo[servo_id].prev * (dt) + (float)servo[servo_id].tar_pos * (dt);
	}
}
 8001fb6:	bf00      	nop
 8001fb8:	bf00      	nop
 8001fba:	3710      	adds	r7, #16
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bdb0      	pop	{r4, r5, r7, pc}
 8001fc0:	20000008 	.word	0x20000008
 8001fc4:	41200000 	.word	0x41200000
 8001fc8:	bf800000 	.word	0xbf800000

08001fcc <servo_task>:
//	servo_set_target_pos(2, (get_tick() % 2000 < 1000) ? 255 : 0);
//	servo_set_target_pos(3, (get_tick() % 2000 < 1000) ? 255 : 0);
}


void servo_task(void const* args) {
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
	servo_init();
 8001fd4:	f7ff fe88 	bl	8001ce8 <servo_init>

	u32 tick = get_tick();
 8001fd8:	f000 ff5e 	bl	8002e98 <HAL_GetTick>
 8001fdc:	60f8      	str	r0, [r7, #12]
	while (1) {
//		 servo_test();
		servo_apply();
 8001fde:	f7ff fee9 	bl	8001db4 <servo_apply>
		servo_update(tick);
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f7ff ff78 	bl	8001ed8 <servo_update>
		osDelay(4);
 8001fe8:	2004      	movs	r0, #4
 8001fea:	f003 fe69 	bl	8005cc0 <osDelay>
		servo_apply();
 8001fee:	e7f6      	b.n	8001fde <servo_task+0x12>

08001ff0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	4a06      	ldr	r2, [pc, #24]	; (8002018 <vApplicationGetIdleTaskMemory+0x28>)
 8002000:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	4a05      	ldr	r2, [pc, #20]	; (800201c <vApplicationGetIdleTaskMemory+0x2c>)
 8002006:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2280      	movs	r2, #128	; 0x80
 800200c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800200e:	bf00      	nop
 8002010:	3714      	adds	r7, #20
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr
 8002018:	200006e8 	.word	0x200006e8
 800201c:	2000073c 	.word	0x2000073c

08002020 <HAL_UART_RxCpltCallback>:
//extern void servo_task(void const* argument);

/* USER CODE BEGIN PFP */

char buf[1];
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
	if (huart == &huart1) // Better check the UART handler as different UART handlers share the same callback function
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a12      	ldr	r2, [pc, #72]	; (8002074 <HAL_UART_RxCpltCallback+0x54>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d11c      	bne.n	800206a <HAL_UART_RxCpltCallback+0x4a>
	{
		u8 val = buf[0] - '0';
 8002030:	4b11      	ldr	r3, [pc, #68]	; (8002078 <HAL_UART_RxCpltCallback+0x58>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	3b30      	subs	r3, #48	; 0x30
 8002036:	73fb      	strb	r3, [r7, #15]
		servo_set_target_pos(val % 5, (val < 5) ? 0 : 255);
 8002038:	7bfa      	ldrb	r2, [r7, #15]
 800203a:	4b10      	ldr	r3, [pc, #64]	; (800207c <HAL_UART_RxCpltCallback+0x5c>)
 800203c:	fba3 1302 	umull	r1, r3, r3, r2
 8002040:	0899      	lsrs	r1, r3, #2
 8002042:	460b      	mov	r3, r1
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	440b      	add	r3, r1
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	b2da      	uxtb	r2, r3
 800204c:	7bfb      	ldrb	r3, [r7, #15]
 800204e:	2b04      	cmp	r3, #4
 8002050:	d801      	bhi.n	8002056 <HAL_UART_RxCpltCallback+0x36>
 8002052:	2300      	movs	r3, #0
 8002054:	e000      	b.n	8002058 <HAL_UART_RxCpltCallback+0x38>
 8002056:	23ff      	movs	r3, #255	; 0xff
 8002058:	4619      	mov	r1, r3
 800205a:	4610      	mov	r0, r2
 800205c:	f7ff fe94 	bl	8001d88 <servo_set_target_pos>

		// Start listening again
		HAL_UART_Receive_IT(&huart1, (uint8_t*)buf, 1);
 8002060:	2201      	movs	r2, #1
 8002062:	4905      	ldr	r1, [pc, #20]	; (8002078 <HAL_UART_RxCpltCallback+0x58>)
 8002064:	4803      	ldr	r0, [pc, #12]	; (8002074 <HAL_UART_RxCpltCallback+0x54>)
 8002066:	f002 ffb9 	bl	8004fdc <HAL_UART_Receive_IT>
	}
}
 800206a:	bf00      	nop
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20000a14 	.word	0x20000a14
 8002078:	20000ab0 	.word	0x20000ab0
 800207c:	cccccccd 	.word	0xcccccccd

08002080 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002080:	b5b0      	push	{r4, r5, r7, lr}
 8002082:	b096      	sub	sp, #88	; 0x58
 8002084:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002086:	f000 fedf 	bl	8002e48 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800208a:	f000 f85f 	bl	800214c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800208e:	f000 fa45 	bl	800251c <MX_GPIO_Init>
	MX_FSMC_Init();
 8002092:	f000 fad9 	bl	8002648 <MX_FSMC_Init>
	MX_TIM2_Init();
 8002096:	f000 f89f 	bl	80021d8 <MX_TIM2_Init>
	MX_TIM3_Init();
 800209a:	f000 f91d 	bl	80022d8 <MX_TIM3_Init>
	MX_TIM5_Init();
 800209e:	f000 f99d 	bl	80023dc <MX_TIM5_Init>
	MX_USART1_UART_Init();
 80020a2:	f000 fa11 	bl	80024c8 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(100);
 80020a6:	2064      	movs	r0, #100	; 0x64
 80020a8:	f000 ff00 	bl	8002eac <HAL_Delay>

	HAL_UART_Receive_IT(&huart1, (uint8_t*)buf, 1);
 80020ac:	2201      	movs	r2, #1
 80020ae:	491f      	ldr	r1, [pc, #124]	; (800212c <main+0xac>)
 80020b0:	481f      	ldr	r0, [pc, #124]	; (8002130 <main+0xb0>)
 80020b2:	f002 ff93 	bl	8004fdc <HAL_UART_Receive_IT>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80020b6:	4b1f      	ldr	r3, [pc, #124]	; (8002134 <main+0xb4>)
 80020b8:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80020bc:	461d      	mov	r5, r3
 80020be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80020c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80020ca:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80020ce:	2100      	movs	r1, #0
 80020d0:	4618      	mov	r0, r3
 80020d2:	f003 fda9 	bl	8005c28 <osThreadCreate>
 80020d6:	4603      	mov	r3, r0
 80020d8:	4a17      	ldr	r2, [pc, #92]	; (8002138 <main+0xb8>)
 80020da:	6013      	str	r3, [r2, #0]

	/* definition and creation of displayTask */
	osThreadDef(displayTask, display_task, osPriorityLow, 0, 128);
 80020dc:	4b17      	ldr	r3, [pc, #92]	; (800213c <main+0xbc>)
 80020de:	f107 0420 	add.w	r4, r7, #32
 80020e2:	461d      	mov	r5, r3
 80020e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80020ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 80020f0:	f107 0320 	add.w	r3, r7, #32
 80020f4:	2100      	movs	r1, #0
 80020f6:	4618      	mov	r0, r3
 80020f8:	f003 fd96 	bl	8005c28 <osThreadCreate>
 80020fc:	4603      	mov	r3, r0
 80020fe:	4a10      	ldr	r2, [pc, #64]	; (8002140 <main+0xc0>)
 8002100:	6013      	str	r3, [r2, #0]

	/* definition and creation of ServoTask */
	osThreadDef(ServoTask, servo_task, osPriorityAboveNormal, 0, 128);
 8002102:	4b10      	ldr	r3, [pc, #64]	; (8002144 <main+0xc4>)
 8002104:	1d3c      	adds	r4, r7, #4
 8002106:	461d      	mov	r5, r3
 8002108:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800210a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800210c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002110:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	ServoTaskHandle = osThreadCreate(osThread(ServoTask), NULL);
 8002114:	1d3b      	adds	r3, r7, #4
 8002116:	2100      	movs	r1, #0
 8002118:	4618      	mov	r0, r3
 800211a:	f003 fd85 	bl	8005c28 <osThreadCreate>
 800211e:	4603      	mov	r3, r0
 8002120:	4a09      	ldr	r2, [pc, #36]	; (8002148 <main+0xc8>)
 8002122:	6013      	str	r3, [r2, #0]
	// rhControllerTaskHandle = osThreadCreate(osThread(rhControllerTask), NULL);

	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 8002124:	f003 fd79 	bl	8005c1a <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8002128:	e7fe      	b.n	8002128 <main+0xa8>
 800212a:	bf00      	nop
 800212c:	20000ab0 	.word	0x20000ab0
 8002130:	20000a14 	.word	0x20000a14
 8002134:	0800a11c 	.word	0x0800a11c
 8002138:	20000aa4 	.word	0x20000aa4
 800213c:	0800a138 	.word	0x0800a138
 8002140:	20000aa8 	.word	0x20000aa8
 8002144:	0800a154 	.word	0x0800a154
 8002148:	20000aac 	.word	0x20000aac

0800214c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800214c:	b580      	push	{r7, lr}
 800214e:	b090      	sub	sp, #64	; 0x40
 8002150:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002152:	f107 0318 	add.w	r3, r7, #24
 8002156:	2228      	movs	r2, #40	; 0x28
 8002158:	2100      	movs	r1, #0
 800215a:	4618      	mov	r0, r3
 800215c:	f005 fa1a 	bl	8007594 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002160:	1d3b      	adds	r3, r7, #4
 8002162:	2200      	movs	r2, #0
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	605a      	str	r2, [r3, #4]
 8002168:	609a      	str	r2, [r3, #8]
 800216a:	60da      	str	r2, [r3, #12]
 800216c:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800216e:	2301      	movs	r3, #1
 8002170:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002172:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002176:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002178:	2300      	movs	r3, #0
 800217a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800217c:	2301      	movs	r3, #1
 800217e:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002180:	2302      	movs	r3, #2
 8002182:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002184:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002188:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800218a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800218e:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002190:	f107 0318 	add.w	r3, r7, #24
 8002194:	4618      	mov	r0, r3
 8002196:	f001 fa7b 	bl	8003690 <HAL_RCC_OscConfig>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <SystemClock_Config+0x58>
		Error_Handler();
 80021a0:	f000 fad2 	bl	8002748 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80021a4:	230f      	movs	r3, #15
 80021a6:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021a8:	2302      	movs	r3, #2
 80021aa:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021ac:	2300      	movs	r3, #0
 80021ae:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021b4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80021ba:	1d3b      	adds	r3, r7, #4
 80021bc:	2102      	movs	r1, #2
 80021be:	4618      	mov	r0, r3
 80021c0:	f001 fce8 	bl	8003b94 <HAL_RCC_ClockConfig>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <SystemClock_Config+0x82>
		Error_Handler();
 80021ca:	f000 fabd 	bl	8002748 <Error_Handler>
	}
}
 80021ce:	bf00      	nop
 80021d0:	3740      	adds	r7, #64	; 0x40
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80021d8:	b580      	push	{r7, lr}
 80021da:	b08e      	sub	sp, #56	; 0x38
 80021dc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
 80021e6:	605a      	str	r2, [r3, #4]
 80021e8:	609a      	str	r2, [r3, #8]
 80021ea:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021ec:	f107 0320 	add.w	r3, r7, #32
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80021f6:	1d3b      	adds	r3, r7, #4
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	605a      	str	r2, [r3, #4]
 80021fe:	609a      	str	r2, [r3, #8]
 8002200:	60da      	str	r2, [r3, #12]
 8002202:	611a      	str	r2, [r3, #16]
 8002204:	615a      	str	r2, [r3, #20]
 8002206:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8002208:	4b32      	ldr	r3, [pc, #200]	; (80022d4 <MX_TIM2_Init+0xfc>)
 800220a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800220e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8002210:	4b30      	ldr	r3, [pc, #192]	; (80022d4 <MX_TIM2_Init+0xfc>)
 8002212:	2200      	movs	r2, #0
 8002214:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002216:	4b2f      	ldr	r3, [pc, #188]	; (80022d4 <MX_TIM2_Init+0xfc>)
 8002218:	2200      	movs	r2, #0
 800221a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 800221c:	4b2d      	ldr	r3, [pc, #180]	; (80022d4 <MX_TIM2_Init+0xfc>)
 800221e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002222:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002224:	4b2b      	ldr	r3, [pc, #172]	; (80022d4 <MX_TIM2_Init+0xfc>)
 8002226:	2200      	movs	r2, #0
 8002228:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800222a:	4b2a      	ldr	r3, [pc, #168]	; (80022d4 <MX_TIM2_Init+0xfc>)
 800222c:	2200      	movs	r2, #0
 800222e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8002230:	4828      	ldr	r0, [pc, #160]	; (80022d4 <MX_TIM2_Init+0xfc>)
 8002232:	f001 feba 	bl	8003faa <HAL_TIM_Base_Init>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <MX_TIM2_Init+0x68>
		Error_Handler();
 800223c:	f000 fa84 	bl	8002748 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002240:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002244:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8002246:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800224a:	4619      	mov	r1, r3
 800224c:	4821      	ldr	r0, [pc, #132]	; (80022d4 <MX_TIM2_Init+0xfc>)
 800224e:	f002 fa1f 	bl	8004690 <HAL_TIM_ConfigClockSource>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_TIM2_Init+0x84>
		Error_Handler();
 8002258:	f000 fa76 	bl	8002748 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 800225c:	481d      	ldr	r0, [pc, #116]	; (80022d4 <MX_TIM2_Init+0xfc>)
 800225e:	f001 ff53 	bl	8004108 <HAL_TIM_PWM_Init>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <MX_TIM2_Init+0x94>
		Error_Handler();
 8002268:	f000 fa6e 	bl	8002748 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800226c:	2300      	movs	r3, #0
 800226e:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002270:	2300      	movs	r3, #0
 8002272:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8002274:	f107 0320 	add.w	r3, r7, #32
 8002278:	4619      	mov	r1, r3
 800227a:	4816      	ldr	r0, [pc, #88]	; (80022d4 <MX_TIM2_Init+0xfc>)
 800227c:	f002 fde0 	bl	8004e40 <HAL_TIMEx_MasterConfigSynchronization>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <MX_TIM2_Init+0xb2>
		Error_Handler();
 8002286:	f000 fa5f 	bl	8002748 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800228a:	2360      	movs	r3, #96	; 0x60
 800228c:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800228e:	2300      	movs	r3, #0
 8002290:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002296:	2300      	movs	r3, #0
 8002298:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 800229a:	1d3b      	adds	r3, r7, #4
 800229c:	2208      	movs	r2, #8
 800229e:	4619      	mov	r1, r3
 80022a0:	480c      	ldr	r0, [pc, #48]	; (80022d4 <MX_TIM2_Init+0xfc>)
 80022a2:	f002 f933 	bl	800450c <HAL_TIM_PWM_ConfigChannel>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <MX_TIM2_Init+0xd8>
		Error_Handler();
 80022ac:	f000 fa4c 	bl	8002748 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) {
 80022b0:	1d3b      	adds	r3, r7, #4
 80022b2:	220c      	movs	r2, #12
 80022b4:	4619      	mov	r1, r3
 80022b6:	4807      	ldr	r0, [pc, #28]	; (80022d4 <MX_TIM2_Init+0xfc>)
 80022b8:	f002 f928 	bl	800450c <HAL_TIM_PWM_ConfigChannel>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <MX_TIM2_Init+0xee>
		Error_Handler();
 80022c2:	f000 fa41 	bl	8002748 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 80022c6:	4803      	ldr	r0, [pc, #12]	; (80022d4 <MX_TIM2_Init+0xfc>)
 80022c8:	f000 fac0 	bl	800284c <HAL_TIM_MspPostInit>
}
 80022cc:	bf00      	nop
 80022ce:	3738      	adds	r7, #56	; 0x38
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	2000093c 	.word	0x2000093c

080022d8 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80022d8:	b580      	push	{r7, lr}
 80022da:	b08e      	sub	sp, #56	; 0x38
 80022dc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022e2:	2200      	movs	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]
 80022e6:	605a      	str	r2, [r3, #4]
 80022e8:	609a      	str	r2, [r3, #8]
 80022ea:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022ec:	f107 0320 	add.w	r3, r7, #32
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80022f6:	1d3b      	adds	r3, r7, #4
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	605a      	str	r2, [r3, #4]
 80022fe:	609a      	str	r2, [r3, #8]
 8002300:	60da      	str	r2, [r3, #12]
 8002302:	611a      	str	r2, [r3, #16]
 8002304:	615a      	str	r2, [r3, #20]
 8002306:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8002308:	4b32      	ldr	r3, [pc, #200]	; (80023d4 <MX_TIM3_Init+0xfc>)
 800230a:	4a33      	ldr	r2, [pc, #204]	; (80023d8 <MX_TIM3_Init+0x100>)
 800230c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 800230e:	4b31      	ldr	r3, [pc, #196]	; (80023d4 <MX_TIM3_Init+0xfc>)
 8002310:	2200      	movs	r2, #0
 8002312:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002314:	4b2f      	ldr	r3, [pc, #188]	; (80023d4 <MX_TIM3_Init+0xfc>)
 8002316:	2200      	movs	r2, #0
 8002318:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 800231a:	4b2e      	ldr	r3, [pc, #184]	; (80023d4 <MX_TIM3_Init+0xfc>)
 800231c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002320:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002322:	4b2c      	ldr	r3, [pc, #176]	; (80023d4 <MX_TIM3_Init+0xfc>)
 8002324:	2200      	movs	r2, #0
 8002326:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002328:	4b2a      	ldr	r3, [pc, #168]	; (80023d4 <MX_TIM3_Init+0xfc>)
 800232a:	2200      	movs	r2, #0
 800232c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 800232e:	4829      	ldr	r0, [pc, #164]	; (80023d4 <MX_TIM3_Init+0xfc>)
 8002330:	f001 fe3b 	bl	8003faa <HAL_TIM_Base_Init>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <MX_TIM3_Init+0x66>
		Error_Handler();
 800233a:	f000 fa05 	bl	8002748 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800233e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002342:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8002344:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002348:	4619      	mov	r1, r3
 800234a:	4822      	ldr	r0, [pc, #136]	; (80023d4 <MX_TIM3_Init+0xfc>)
 800234c:	f002 f9a0 	bl	8004690 <HAL_TIM_ConfigClockSource>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <MX_TIM3_Init+0x82>
		Error_Handler();
 8002356:	f000 f9f7 	bl	8002748 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 800235a:	481e      	ldr	r0, [pc, #120]	; (80023d4 <MX_TIM3_Init+0xfc>)
 800235c:	f001 fed4 	bl	8004108 <HAL_TIM_PWM_Init>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_TIM3_Init+0x92>
		Error_Handler();
 8002366:	f000 f9ef 	bl	8002748 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800236a:	2300      	movs	r3, #0
 800236c:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800236e:	2300      	movs	r3, #0
 8002370:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 8002372:	f107 0320 	add.w	r3, r7, #32
 8002376:	4619      	mov	r1, r3
 8002378:	4816      	ldr	r0, [pc, #88]	; (80023d4 <MX_TIM3_Init+0xfc>)
 800237a:	f002 fd61 	bl	8004e40 <HAL_TIMEx_MasterConfigSynchronization>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <MX_TIM3_Init+0xb0>
		Error_Handler();
 8002384:	f000 f9e0 	bl	8002748 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002388:	2360      	movs	r3, #96	; 0x60
 800238a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800238c:	2300      	movs	r3, #0
 800238e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002390:	2300      	movs	r3, #0
 8002392:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002394:	2300      	movs	r3, #0
 8002396:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8002398:	1d3b      	adds	r3, r7, #4
 800239a:	2200      	movs	r2, #0
 800239c:	4619      	mov	r1, r3
 800239e:	480d      	ldr	r0, [pc, #52]	; (80023d4 <MX_TIM3_Init+0xfc>)
 80023a0:	f002 f8b4 	bl	800450c <HAL_TIM_PWM_ConfigChannel>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_TIM3_Init+0xd6>
		Error_Handler();
 80023aa:	f000 f9cd 	bl	8002748 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 80023ae:	1d3b      	adds	r3, r7, #4
 80023b0:	2204      	movs	r2, #4
 80023b2:	4619      	mov	r1, r3
 80023b4:	4807      	ldr	r0, [pc, #28]	; (80023d4 <MX_TIM3_Init+0xfc>)
 80023b6:	f002 f8a9 	bl	800450c <HAL_TIM_PWM_ConfigChannel>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_TIM3_Init+0xec>
		Error_Handler();
 80023c0:	f000 f9c2 	bl	8002748 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80023c4:	4803      	ldr	r0, [pc, #12]	; (80023d4 <MX_TIM3_Init+0xfc>)
 80023c6:	f000 fa41 	bl	800284c <HAL_TIM_MspPostInit>
}
 80023ca:	bf00      	nop
 80023cc:	3738      	adds	r7, #56	; 0x38
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20000984 	.word	0x20000984
 80023d8:	40000400 	.word	0x40000400

080023dc <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 80023dc:	b580      	push	{r7, lr}
 80023de:	b08e      	sub	sp, #56	; 0x38
 80023e0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	605a      	str	r2, [r3, #4]
 80023ec:	609a      	str	r2, [r3, #8]
 80023ee:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023f0:	f107 0320 	add.w	r3, r7, #32
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80023fa:	1d3b      	adds	r3, r7, #4
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	605a      	str	r2, [r3, #4]
 8002402:	609a      	str	r2, [r3, #8]
 8002404:	60da      	str	r2, [r3, #12]
 8002406:	611a      	str	r2, [r3, #16]
 8002408:	615a      	str	r2, [r3, #20]
 800240a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 800240c:	4b2c      	ldr	r3, [pc, #176]	; (80024c0 <MX_TIM5_Init+0xe4>)
 800240e:	4a2d      	ldr	r2, [pc, #180]	; (80024c4 <MX_TIM5_Init+0xe8>)
 8002410:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 8002412:	4b2b      	ldr	r3, [pc, #172]	; (80024c0 <MX_TIM5_Init+0xe4>)
 8002414:	2200      	movs	r2, #0
 8002416:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002418:	4b29      	ldr	r3, [pc, #164]	; (80024c0 <MX_TIM5_Init+0xe4>)
 800241a:	2200      	movs	r2, #0
 800241c:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 65535;
 800241e:	4b28      	ldr	r3, [pc, #160]	; (80024c0 <MX_TIM5_Init+0xe4>)
 8002420:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002424:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002426:	4b26      	ldr	r3, [pc, #152]	; (80024c0 <MX_TIM5_Init+0xe4>)
 8002428:	2200      	movs	r2, #0
 800242a:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800242c:	4b24      	ldr	r3, [pc, #144]	; (80024c0 <MX_TIM5_Init+0xe4>)
 800242e:	2200      	movs	r2, #0
 8002430:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 8002432:	4823      	ldr	r0, [pc, #140]	; (80024c0 <MX_TIM5_Init+0xe4>)
 8002434:	f001 fdb9 	bl	8003faa <HAL_TIM_Base_Init>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <MX_TIM5_Init+0x66>
		Error_Handler();
 800243e:	f000 f983 	bl	8002748 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002442:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002446:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 8002448:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800244c:	4619      	mov	r1, r3
 800244e:	481c      	ldr	r0, [pc, #112]	; (80024c0 <MX_TIM5_Init+0xe4>)
 8002450:	f002 f91e 	bl	8004690 <HAL_TIM_ConfigClockSource>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_TIM5_Init+0x82>
		Error_Handler();
 800245a:	f000 f975 	bl	8002748 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK) {
 800245e:	4818      	ldr	r0, [pc, #96]	; (80024c0 <MX_TIM5_Init+0xe4>)
 8002460:	f001 fe52 	bl	8004108 <HAL_TIM_PWM_Init>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <MX_TIM5_Init+0x92>
		Error_Handler();
 800246a:	f000 f96d 	bl	8002748 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800246e:	2300      	movs	r3, #0
 8002470:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002472:	2300      	movs	r3, #0
 8002474:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK) {
 8002476:	f107 0320 	add.w	r3, r7, #32
 800247a:	4619      	mov	r1, r3
 800247c:	4810      	ldr	r0, [pc, #64]	; (80024c0 <MX_TIM5_Init+0xe4>)
 800247e:	f002 fcdf 	bl	8004e40 <HAL_TIMEx_MasterConfigSynchronization>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <MX_TIM5_Init+0xb0>
		Error_Handler();
 8002488:	f000 f95e 	bl	8002748 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800248c:	2360      	movs	r3, #96	; 0x60
 800248e:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8002490:	2300      	movs	r3, #0
 8002492:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002494:	2300      	movs	r3, #0
 8002496:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002498:	2300      	movs	r3, #0
 800249a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 800249c:	1d3b      	adds	r3, r7, #4
 800249e:	2208      	movs	r2, #8
 80024a0:	4619      	mov	r1, r3
 80024a2:	4807      	ldr	r0, [pc, #28]	; (80024c0 <MX_TIM5_Init+0xe4>)
 80024a4:	f002 f832 	bl	800450c <HAL_TIM_PWM_ConfigChannel>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <MX_TIM5_Init+0xd6>
		Error_Handler();
 80024ae:	f000 f94b 	bl	8002748 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */
	HAL_TIM_MspPostInit(&htim5);
 80024b2:	4803      	ldr	r0, [pc, #12]	; (80024c0 <MX_TIM5_Init+0xe4>)
 80024b4:	f000 f9ca 	bl	800284c <HAL_TIM_MspPostInit>
}
 80024b8:	bf00      	nop
 80024ba:	3738      	adds	r7, #56	; 0x38
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	200009cc 	.word	0x200009cc
 80024c4:	40000c00 	.word	0x40000c00

080024c8 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80024cc:	4b11      	ldr	r3, [pc, #68]	; (8002514 <MX_USART1_UART_Init+0x4c>)
 80024ce:	4a12      	ldr	r2, [pc, #72]	; (8002518 <MX_USART1_UART_Init+0x50>)
 80024d0:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80024d2:	4b10      	ldr	r3, [pc, #64]	; (8002514 <MX_USART1_UART_Init+0x4c>)
 80024d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024d8:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024da:	4b0e      	ldr	r3, [pc, #56]	; (8002514 <MX_USART1_UART_Init+0x4c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80024e0:	4b0c      	ldr	r3, [pc, #48]	; (8002514 <MX_USART1_UART_Init+0x4c>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80024e6:	4b0b      	ldr	r3, [pc, #44]	; (8002514 <MX_USART1_UART_Init+0x4c>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_RX;
 80024ec:	4b09      	ldr	r3, [pc, #36]	; (8002514 <MX_USART1_UART_Init+0x4c>)
 80024ee:	2204      	movs	r2, #4
 80024f0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024f2:	4b08      	ldr	r3, [pc, #32]	; (8002514 <MX_USART1_UART_Init+0x4c>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024f8:	4b06      	ldr	r3, [pc, #24]	; (8002514 <MX_USART1_UART_Init+0x4c>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80024fe:	4805      	ldr	r0, [pc, #20]	; (8002514 <MX_USART1_UART_Init+0x4c>)
 8002500:	f002 fd1c 	bl	8004f3c <HAL_UART_Init>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <MX_USART1_UART_Init+0x46>
		Error_Handler();
 800250a:	f000 f91d 	bl	8002748 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000a14 	.word	0x20000a14
 8002518:	40013800 	.word	0x40013800

0800251c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800251c:	b580      	push	{r7, lr}
 800251e:	b08a      	sub	sp, #40	; 0x28
 8002520:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002522:	f107 0318 	add.w	r3, r7, #24
 8002526:	2200      	movs	r2, #0
 8002528:	601a      	str	r2, [r3, #0]
 800252a:	605a      	str	r2, [r3, #4]
 800252c:	609a      	str	r2, [r3, #8]
 800252e:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002530:	4b40      	ldr	r3, [pc, #256]	; (8002634 <MX_GPIO_Init+0x118>)
 8002532:	699b      	ldr	r3, [r3, #24]
 8002534:	4a3f      	ldr	r2, [pc, #252]	; (8002634 <MX_GPIO_Init+0x118>)
 8002536:	f043 0310 	orr.w	r3, r3, #16
 800253a:	6193      	str	r3, [r2, #24]
 800253c:	4b3d      	ldr	r3, [pc, #244]	; (8002634 <MX_GPIO_Init+0x118>)
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	f003 0310 	and.w	r3, r3, #16
 8002544:	617b      	str	r3, [r7, #20]
 8002546:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002548:	4b3a      	ldr	r3, [pc, #232]	; (8002634 <MX_GPIO_Init+0x118>)
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	4a39      	ldr	r2, [pc, #228]	; (8002634 <MX_GPIO_Init+0x118>)
 800254e:	f043 0304 	orr.w	r3, r3, #4
 8002552:	6193      	str	r3, [r2, #24]
 8002554:	4b37      	ldr	r3, [pc, #220]	; (8002634 <MX_GPIO_Init+0x118>)
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	613b      	str	r3, [r7, #16]
 800255e:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002560:	4b34      	ldr	r3, [pc, #208]	; (8002634 <MX_GPIO_Init+0x118>)
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	4a33      	ldr	r2, [pc, #204]	; (8002634 <MX_GPIO_Init+0x118>)
 8002566:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800256a:	6193      	str	r3, [r2, #24]
 800256c:	4b31      	ldr	r3, [pc, #196]	; (8002634 <MX_GPIO_Init+0x118>)
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002574:	60fb      	str	r3, [r7, #12]
 8002576:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002578:	4b2e      	ldr	r3, [pc, #184]	; (8002634 <MX_GPIO_Init+0x118>)
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	4a2d      	ldr	r2, [pc, #180]	; (8002634 <MX_GPIO_Init+0x118>)
 800257e:	f043 0308 	orr.w	r3, r3, #8
 8002582:	6193      	str	r3, [r2, #24]
 8002584:	4b2b      	ldr	r3, [pc, #172]	; (8002634 <MX_GPIO_Init+0x118>)
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	f003 0308 	and.w	r3, r3, #8
 800258c:	60bb      	str	r3, [r7, #8]
 800258e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002590:	4b28      	ldr	r3, [pc, #160]	; (8002634 <MX_GPIO_Init+0x118>)
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	4a27      	ldr	r2, [pc, #156]	; (8002634 <MX_GPIO_Init+0x118>)
 8002596:	f043 0320 	orr.w	r3, r3, #32
 800259a:	6193      	str	r3, [r2, #24]
 800259c:	4b25      	ldr	r3, [pc, #148]	; (8002634 <MX_GPIO_Init+0x118>)
 800259e:	699b      	ldr	r3, [r3, #24]
 80025a0:	f003 0320 	and.w	r3, r3, #32
 80025a4:	607b      	str	r3, [r7, #4]
 80025a6:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80025a8:	2200      	movs	r2, #0
 80025aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025ae:	4822      	ldr	r0, [pc, #136]	; (8002638 <MX_GPIO_Init+0x11c>)
 80025b0:	f001 f856 	bl	8003660 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80025b4:	2200      	movs	r2, #0
 80025b6:	2102      	movs	r1, #2
 80025b8:	4820      	ldr	r0, [pc, #128]	; (800263c <MX_GPIO_Init+0x120>)
 80025ba:	f001 f851 	bl	8003660 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : KEY2_Pin */
	GPIO_InitStruct.Pin = KEY2_Pin;
 80025be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025c2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025c4:	2300      	movs	r3, #0
 80025c6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80025c8:	2302      	movs	r3, #2
 80025ca:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 80025cc:	f107 0318 	add.w	r3, r7, #24
 80025d0:	4619      	mov	r1, r3
 80025d2:	481b      	ldr	r0, [pc, #108]	; (8002640 <MX_GPIO_Init+0x124>)
 80025d4:	f000 feb0 	bl	8003338 <HAL_GPIO_Init>

	/*Configure GPIO pin : KEY1_Pin */
	GPIO_InitStruct.Pin = KEY1_Pin;
 80025d8:	2301      	movs	r3, #1
 80025da:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025dc:	2300      	movs	r3, #0
 80025de:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 80025e4:	f107 0318 	add.w	r3, r7, #24
 80025e8:	4619      	mov	r1, r3
 80025ea:	4816      	ldr	r0, [pc, #88]	; (8002644 <MX_GPIO_Init+0x128>)
 80025ec:	f000 fea4 	bl	8003338 <HAL_GPIO_Init>

	/*Configure GPIO pin : PD12 */
	GPIO_InitStruct.Pin = GPIO_PIN_12;
 80025f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025f4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025f6:	2301      	movs	r3, #1
 80025f8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fa:	2300      	movs	r3, #0
 80025fc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025fe:	2303      	movs	r3, #3
 8002600:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002602:	f107 0318 	add.w	r3, r7, #24
 8002606:	4619      	mov	r1, r3
 8002608:	480b      	ldr	r0, [pc, #44]	; (8002638 <MX_GPIO_Init+0x11c>)
 800260a:	f000 fe95 	bl	8003338 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE1 */
	GPIO_InitStruct.Pin = GPIO_PIN_1;
 800260e:	2302      	movs	r3, #2
 8002610:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002612:	2301      	movs	r3, #1
 8002614:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002616:	2300      	movs	r3, #0
 8002618:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800261a:	2303      	movs	r3, #3
 800261c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800261e:	f107 0318 	add.w	r3, r7, #24
 8002622:	4619      	mov	r1, r3
 8002624:	4805      	ldr	r0, [pc, #20]	; (800263c <MX_GPIO_Init+0x120>)
 8002626:	f000 fe87 	bl	8003338 <HAL_GPIO_Init>
}
 800262a:	bf00      	nop
 800262c:	3728      	adds	r7, #40	; 0x28
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40021000 	.word	0x40021000
 8002638:	40011400 	.word	0x40011400
 800263c:	40011800 	.word	0x40011800
 8002640:	40011000 	.word	0x40011000
 8002644:	40010800 	.word	0x40010800

08002648 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void) {
 8002648:	b580      	push	{r7, lr}
 800264a:	b088      	sub	sp, #32
 800264c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN FSMC_Init 0 */

	/* USER CODE END FSMC_Init 0 */

	FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800264e:	1d3b      	adds	r3, r7, #4
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]
 800265c:	615a      	str	r2, [r3, #20]
 800265e:	619a      	str	r2, [r3, #24]

	/* USER CODE END FSMC_Init 1 */

	/** Perform the SRAM1 memory initialization sequence
	 */
	hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8002660:	4b28      	ldr	r3, [pc, #160]	; (8002704 <MX_FSMC_Init+0xbc>)
 8002662:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002666:	601a      	str	r2, [r3, #0]
	hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8002668:	4b26      	ldr	r3, [pc, #152]	; (8002704 <MX_FSMC_Init+0xbc>)
 800266a:	4a27      	ldr	r2, [pc, #156]	; (8002708 <MX_FSMC_Init+0xc0>)
 800266c:	605a      	str	r2, [r3, #4]
	/* hsram1.Init */
	hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800266e:	4b25      	ldr	r3, [pc, #148]	; (8002704 <MX_FSMC_Init+0xbc>)
 8002670:	2200      	movs	r2, #0
 8002672:	609a      	str	r2, [r3, #8]
	hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8002674:	4b23      	ldr	r3, [pc, #140]	; (8002704 <MX_FSMC_Init+0xbc>)
 8002676:	2200      	movs	r2, #0
 8002678:	60da      	str	r2, [r3, #12]
	hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800267a:	4b22      	ldr	r3, [pc, #136]	; (8002704 <MX_FSMC_Init+0xbc>)
 800267c:	2200      	movs	r2, #0
 800267e:	611a      	str	r2, [r3, #16]
	hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8002680:	4b20      	ldr	r3, [pc, #128]	; (8002704 <MX_FSMC_Init+0xbc>)
 8002682:	2210      	movs	r2, #16
 8002684:	615a      	str	r2, [r3, #20]
	hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8002686:	4b1f      	ldr	r3, [pc, #124]	; (8002704 <MX_FSMC_Init+0xbc>)
 8002688:	2200      	movs	r2, #0
 800268a:	619a      	str	r2, [r3, #24]
	hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800268c:	4b1d      	ldr	r3, [pc, #116]	; (8002704 <MX_FSMC_Init+0xbc>)
 800268e:	2200      	movs	r2, #0
 8002690:	61da      	str	r2, [r3, #28]
	hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8002692:	4b1c      	ldr	r3, [pc, #112]	; (8002704 <MX_FSMC_Init+0xbc>)
 8002694:	2200      	movs	r2, #0
 8002696:	621a      	str	r2, [r3, #32]
	hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8002698:	4b1a      	ldr	r3, [pc, #104]	; (8002704 <MX_FSMC_Init+0xbc>)
 800269a:	2200      	movs	r2, #0
 800269c:	625a      	str	r2, [r3, #36]	; 0x24
	hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800269e:	4b19      	ldr	r3, [pc, #100]	; (8002704 <MX_FSMC_Init+0xbc>)
 80026a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026a4:	629a      	str	r2, [r3, #40]	; 0x28
	hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80026a6:	4b17      	ldr	r3, [pc, #92]	; (8002704 <MX_FSMC_Init+0xbc>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	62da      	str	r2, [r3, #44]	; 0x2c
	hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80026ac:	4b15      	ldr	r3, [pc, #84]	; (8002704 <MX_FSMC_Init+0xbc>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	631a      	str	r2, [r3, #48]	; 0x30
	hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80026b2:	4b14      	ldr	r3, [pc, #80]	; (8002704 <MX_FSMC_Init+0xbc>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	635a      	str	r2, [r3, #52]	; 0x34
	hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80026b8:	4b12      	ldr	r3, [pc, #72]	; (8002704 <MX_FSMC_Init+0xbc>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	639a      	str	r2, [r3, #56]	; 0x38
	/* Timing */
	Timing.AddressSetupTime = 15;
 80026be:	230f      	movs	r3, #15
 80026c0:	607b      	str	r3, [r7, #4]
	Timing.AddressHoldTime = 15;
 80026c2:	230f      	movs	r3, #15
 80026c4:	60bb      	str	r3, [r7, #8]
	Timing.DataSetupTime = 255;
 80026c6:	23ff      	movs	r3, #255	; 0xff
 80026c8:	60fb      	str	r3, [r7, #12]
	Timing.BusTurnAroundDuration = 15;
 80026ca:	230f      	movs	r3, #15
 80026cc:	613b      	str	r3, [r7, #16]
	Timing.CLKDivision = 16;
 80026ce:	2310      	movs	r3, #16
 80026d0:	617b      	str	r3, [r7, #20]
	Timing.DataLatency = 17;
 80026d2:	2311      	movs	r3, #17
 80026d4:	61bb      	str	r3, [r7, #24]
	Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80026d6:	2300      	movs	r3, #0
 80026d8:	61fb      	str	r3, [r7, #28]
	/* ExtTiming */

	if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK) {
 80026da:	1d3b      	adds	r3, r7, #4
 80026dc:	2200      	movs	r2, #0
 80026de:	4619      	mov	r1, r3
 80026e0:	4808      	ldr	r0, [pc, #32]	; (8002704 <MX_FSMC_Init+0xbc>)
 80026e2:	f001 fc15 	bl	8003f10 <HAL_SRAM_Init>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <MX_FSMC_Init+0xa8>
		Error_Handler();
 80026ec:	f000 f82c 	bl	8002748 <Error_Handler>
	}

	/** Disconnect NADV
	 */

	__HAL_AFIO_FSMCNADV_DISCONNECTED();
 80026f0:	4b06      	ldr	r3, [pc, #24]	; (800270c <MX_FSMC_Init+0xc4>)
 80026f2:	69db      	ldr	r3, [r3, #28]
 80026f4:	4a05      	ldr	r2, [pc, #20]	; (800270c <MX_FSMC_Init+0xc4>)
 80026f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026fa:	61d3      	str	r3, [r2, #28]

	/* USER CODE BEGIN FSMC_Init 2 */

	/* USER CODE END FSMC_Init 2 */
}
 80026fc:	bf00      	nop
 80026fe:	3720      	adds	r7, #32
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	20000a5c 	.word	0x20000a5c
 8002708:	a0000104 	.word	0xa0000104
 800270c:	40010000 	.word	0x40010000

08002710 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const* argument) {
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */

	/* Infinite loop */
	for (;;) {
		osDelay(1000);
 8002718:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800271c:	f003 fad0 	bl	8005cc0 <osDelay>
 8002720:	e7fa      	b.n	8002718 <StartDefaultTask+0x8>
	...

08002724 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a04      	ldr	r2, [pc, #16]	; (8002744 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d101      	bne.n	800273a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8002736:	f000 fb9d 	bl	8002e74 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	40012c00 	.word	0x40012c00

08002748 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800274c:	b672      	cpsid	i
}
 800274e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {}
 8002750:	e7fe      	b.n	8002750 <Error_Handler+0x8>
	...

08002754 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800275a:	4b18      	ldr	r3, [pc, #96]	; (80027bc <HAL_MspInit+0x68>)
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	4a17      	ldr	r2, [pc, #92]	; (80027bc <HAL_MspInit+0x68>)
 8002760:	f043 0301 	orr.w	r3, r3, #1
 8002764:	6193      	str	r3, [r2, #24]
 8002766:	4b15      	ldr	r3, [pc, #84]	; (80027bc <HAL_MspInit+0x68>)
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	60bb      	str	r3, [r7, #8]
 8002770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002772:	4b12      	ldr	r3, [pc, #72]	; (80027bc <HAL_MspInit+0x68>)
 8002774:	69db      	ldr	r3, [r3, #28]
 8002776:	4a11      	ldr	r2, [pc, #68]	; (80027bc <HAL_MspInit+0x68>)
 8002778:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800277c:	61d3      	str	r3, [r2, #28]
 800277e:	4b0f      	ldr	r3, [pc, #60]	; (80027bc <HAL_MspInit+0x68>)
 8002780:	69db      	ldr	r3, [r3, #28]
 8002782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002786:	607b      	str	r3, [r7, #4]
 8002788:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800278a:	2200      	movs	r2, #0
 800278c:	210f      	movs	r1, #15
 800278e:	f06f 0001 	mvn.w	r0, #1
 8002792:	f000 fc64 	bl	800305e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002796:	4b0a      	ldr	r3, [pc, #40]	; (80027c0 <HAL_MspInit+0x6c>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	60fb      	str	r3, [r7, #12]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	4a04      	ldr	r2, [pc, #16]	; (80027c0 <HAL_MspInit+0x6c>)
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027b2:	bf00      	nop
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	40021000 	.word	0x40021000
 80027c0:	40010000 	.word	0x40010000

080027c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b087      	sub	sp, #28
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027d4:	d10c      	bne.n	80027f0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027d6:	4b1a      	ldr	r3, [pc, #104]	; (8002840 <HAL_TIM_Base_MspInit+0x7c>)
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	4a19      	ldr	r2, [pc, #100]	; (8002840 <HAL_TIM_Base_MspInit+0x7c>)
 80027dc:	f043 0301 	orr.w	r3, r3, #1
 80027e0:	61d3      	str	r3, [r2, #28]
 80027e2:	4b17      	ldr	r3, [pc, #92]	; (8002840 <HAL_TIM_Base_MspInit+0x7c>)
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	617b      	str	r3, [r7, #20]
 80027ec:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80027ee:	e022      	b.n	8002836 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM3)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a13      	ldr	r2, [pc, #76]	; (8002844 <HAL_TIM_Base_MspInit+0x80>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d10c      	bne.n	8002814 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027fa:	4b11      	ldr	r3, [pc, #68]	; (8002840 <HAL_TIM_Base_MspInit+0x7c>)
 80027fc:	69db      	ldr	r3, [r3, #28]
 80027fe:	4a10      	ldr	r2, [pc, #64]	; (8002840 <HAL_TIM_Base_MspInit+0x7c>)
 8002800:	f043 0302 	orr.w	r3, r3, #2
 8002804:	61d3      	str	r3, [r2, #28]
 8002806:	4b0e      	ldr	r3, [pc, #56]	; (8002840 <HAL_TIM_Base_MspInit+0x7c>)
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	613b      	str	r3, [r7, #16]
 8002810:	693b      	ldr	r3, [r7, #16]
}
 8002812:	e010      	b.n	8002836 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM5)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a0b      	ldr	r2, [pc, #44]	; (8002848 <HAL_TIM_Base_MspInit+0x84>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d10b      	bne.n	8002836 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800281e:	4b08      	ldr	r3, [pc, #32]	; (8002840 <HAL_TIM_Base_MspInit+0x7c>)
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	4a07      	ldr	r2, [pc, #28]	; (8002840 <HAL_TIM_Base_MspInit+0x7c>)
 8002824:	f043 0308 	orr.w	r3, r3, #8
 8002828:	61d3      	str	r3, [r2, #28]
 800282a:	4b05      	ldr	r3, [pc, #20]	; (8002840 <HAL_TIM_Base_MspInit+0x7c>)
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	68fb      	ldr	r3, [r7, #12]
}
 8002836:	bf00      	nop
 8002838:	371c      	adds	r7, #28
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr
 8002840:	40021000 	.word	0x40021000
 8002844:	40000400 	.word	0x40000400
 8002848:	40000c00 	.word	0x40000c00

0800284c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b08a      	sub	sp, #40	; 0x28
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002854:	f107 0314 	add.w	r3, r7, #20
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800286a:	d12b      	bne.n	80028c4 <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800286c:	4b35      	ldr	r3, [pc, #212]	; (8002944 <HAL_TIM_MspPostInit+0xf8>)
 800286e:	699b      	ldr	r3, [r3, #24]
 8002870:	4a34      	ldr	r2, [pc, #208]	; (8002944 <HAL_TIM_MspPostInit+0xf8>)
 8002872:	f043 0308 	orr.w	r3, r3, #8
 8002876:	6193      	str	r3, [r2, #24]
 8002878:	4b32      	ldr	r3, [pc, #200]	; (8002944 <HAL_TIM_MspPostInit+0xf8>)
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	f003 0308 	and.w	r3, r3, #8
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002884:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002888:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288a:	2302      	movs	r3, #2
 800288c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800288e:	2302      	movs	r3, #2
 8002890:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002892:	f107 0314 	add.w	r3, r7, #20
 8002896:	4619      	mov	r1, r3
 8002898:	482b      	ldr	r0, [pc, #172]	; (8002948 <HAL_TIM_MspPostInit+0xfc>)
 800289a:	f000 fd4d 	bl	8003338 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800289e:	4b2b      	ldr	r3, [pc, #172]	; (800294c <HAL_TIM_MspPostInit+0x100>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	627b      	str	r3, [r7, #36]	; 0x24
 80028a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028aa:	627b      	str	r3, [r7, #36]	; 0x24
 80028ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ae:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80028b2:	627b      	str	r3, [r7, #36]	; 0x24
 80028b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028ba:	627b      	str	r3, [r7, #36]	; 0x24
 80028bc:	4a23      	ldr	r2, [pc, #140]	; (800294c <HAL_TIM_MspPostInit+0x100>)
 80028be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c0:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80028c2:	e03a      	b.n	800293a <HAL_TIM_MspPostInit+0xee>
  else if(htim->Instance==TIM3)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a21      	ldr	r2, [pc, #132]	; (8002950 <HAL_TIM_MspPostInit+0x104>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d118      	bne.n	8002900 <HAL_TIM_MspPostInit+0xb4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ce:	4b1d      	ldr	r3, [pc, #116]	; (8002944 <HAL_TIM_MspPostInit+0xf8>)
 80028d0:	699b      	ldr	r3, [r3, #24]
 80028d2:	4a1c      	ldr	r2, [pc, #112]	; (8002944 <HAL_TIM_MspPostInit+0xf8>)
 80028d4:	f043 0304 	orr.w	r3, r3, #4
 80028d8:	6193      	str	r3, [r2, #24]
 80028da:	4b1a      	ldr	r3, [pc, #104]	; (8002944 <HAL_TIM_MspPostInit+0xf8>)
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	f003 0304 	and.w	r3, r3, #4
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028e6:	23c0      	movs	r3, #192	; 0xc0
 80028e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ea:	2302      	movs	r3, #2
 80028ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ee:	2302      	movs	r3, #2
 80028f0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f2:	f107 0314 	add.w	r3, r7, #20
 80028f6:	4619      	mov	r1, r3
 80028f8:	4816      	ldr	r0, [pc, #88]	; (8002954 <HAL_TIM_MspPostInit+0x108>)
 80028fa:	f000 fd1d 	bl	8003338 <HAL_GPIO_Init>
}
 80028fe:	e01c      	b.n	800293a <HAL_TIM_MspPostInit+0xee>
  else if(htim->Instance==TIM5)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a14      	ldr	r2, [pc, #80]	; (8002958 <HAL_TIM_MspPostInit+0x10c>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d117      	bne.n	800293a <HAL_TIM_MspPostInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800290a:	4b0e      	ldr	r3, [pc, #56]	; (8002944 <HAL_TIM_MspPostInit+0xf8>)
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	4a0d      	ldr	r2, [pc, #52]	; (8002944 <HAL_TIM_MspPostInit+0xf8>)
 8002910:	f043 0304 	orr.w	r3, r3, #4
 8002914:	6193      	str	r3, [r2, #24]
 8002916:	4b0b      	ldr	r3, [pc, #44]	; (8002944 <HAL_TIM_MspPostInit+0xf8>)
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	f003 0304 	and.w	r3, r3, #4
 800291e:	60bb      	str	r3, [r7, #8]
 8002920:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002922:	2304      	movs	r3, #4
 8002924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002926:	2302      	movs	r3, #2
 8002928:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800292a:	2302      	movs	r3, #2
 800292c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800292e:	f107 0314 	add.w	r3, r7, #20
 8002932:	4619      	mov	r1, r3
 8002934:	4807      	ldr	r0, [pc, #28]	; (8002954 <HAL_TIM_MspPostInit+0x108>)
 8002936:	f000 fcff 	bl	8003338 <HAL_GPIO_Init>
}
 800293a:	bf00      	nop
 800293c:	3728      	adds	r7, #40	; 0x28
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40021000 	.word	0x40021000
 8002948:	40010c00 	.word	0x40010c00
 800294c:	40010000 	.word	0x40010000
 8002950:	40000400 	.word	0x40000400
 8002954:	40010800 	.word	0x40010800
 8002958:	40000c00 	.word	0x40000c00

0800295c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b088      	sub	sp, #32
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002964:	f107 0310 	add.w	r3, r7, #16
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	605a      	str	r2, [r3, #4]
 800296e:	609a      	str	r2, [r3, #8]
 8002970:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a20      	ldr	r2, [pc, #128]	; (80029f8 <HAL_UART_MspInit+0x9c>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d139      	bne.n	80029f0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800297c:	4b1f      	ldr	r3, [pc, #124]	; (80029fc <HAL_UART_MspInit+0xa0>)
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	4a1e      	ldr	r2, [pc, #120]	; (80029fc <HAL_UART_MspInit+0xa0>)
 8002982:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002986:	6193      	str	r3, [r2, #24]
 8002988:	4b1c      	ldr	r3, [pc, #112]	; (80029fc <HAL_UART_MspInit+0xa0>)
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002990:	60fb      	str	r3, [r7, #12]
 8002992:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002994:	4b19      	ldr	r3, [pc, #100]	; (80029fc <HAL_UART_MspInit+0xa0>)
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	4a18      	ldr	r2, [pc, #96]	; (80029fc <HAL_UART_MspInit+0xa0>)
 800299a:	f043 0304 	orr.w	r3, r3, #4
 800299e:	6193      	str	r3, [r2, #24]
 80029a0:	4b16      	ldr	r3, [pc, #88]	; (80029fc <HAL_UART_MspInit+0xa0>)
 80029a2:	699b      	ldr	r3, [r3, #24]
 80029a4:	f003 0304 	and.w	r3, r3, #4
 80029a8:	60bb      	str	r3, [r7, #8]
 80029aa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80029ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b2:	2302      	movs	r3, #2
 80029b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029b6:	2303      	movs	r3, #3
 80029b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ba:	f107 0310 	add.w	r3, r7, #16
 80029be:	4619      	mov	r1, r3
 80029c0:	480f      	ldr	r0, [pc, #60]	; (8002a00 <HAL_UART_MspInit+0xa4>)
 80029c2:	f000 fcb9 	bl	8003338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80029c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029cc:	2300      	movs	r3, #0
 80029ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d0:	2300      	movs	r3, #0
 80029d2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d4:	f107 0310 	add.w	r3, r7, #16
 80029d8:	4619      	mov	r1, r3
 80029da:	4809      	ldr	r0, [pc, #36]	; (8002a00 <HAL_UART_MspInit+0xa4>)
 80029dc:	f000 fcac 	bl	8003338 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80029e0:	2200      	movs	r2, #0
 80029e2:	2105      	movs	r1, #5
 80029e4:	2025      	movs	r0, #37	; 0x25
 80029e6:	f000 fb3a 	bl	800305e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80029ea:	2025      	movs	r0, #37	; 0x25
 80029ec:	f000 fb53 	bl	8003096 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80029f0:	bf00      	nop
 80029f2:	3720      	adds	r7, #32
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40013800 	.word	0x40013800
 80029fc:	40021000 	.word	0x40021000
 8002a00:	40010800 	.word	0x40010800

08002a04 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002a0a:	f107 0308 	add.w	r3, r7, #8
 8002a0e:	2200      	movs	r2, #0
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	605a      	str	r2, [r3, #4]
 8002a14:	609a      	str	r2, [r3, #8]
 8002a16:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8002a18:	4b18      	ldr	r3, [pc, #96]	; (8002a7c <HAL_FSMC_MspInit+0x78>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d129      	bne.n	8002a74 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8002a20:	4b16      	ldr	r3, [pc, #88]	; (8002a7c <HAL_FSMC_MspInit+0x78>)
 8002a22:	2201      	movs	r2, #1
 8002a24:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8002a26:	4b16      	ldr	r3, [pc, #88]	; (8002a80 <HAL_FSMC_MspInit+0x7c>)
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	4a15      	ldr	r2, [pc, #84]	; (8002a80 <HAL_FSMC_MspInit+0x7c>)
 8002a2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a30:	6153      	str	r3, [r2, #20]
 8002a32:	4b13      	ldr	r3, [pc, #76]	; (8002a80 <HAL_FSMC_MspInit+0x7c>)
 8002a34:	695b      	ldr	r3, [r3, #20]
 8002a36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a3a:	607b      	str	r3, [r7, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8002a3e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8002a42:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a44:	2302      	movs	r3, #2
 8002a46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a4c:	f107 0308 	add.w	r3, r7, #8
 8002a50:	4619      	mov	r1, r3
 8002a52:	480c      	ldr	r0, [pc, #48]	; (8002a84 <HAL_FSMC_MspInit+0x80>)
 8002a54:	f000 fc70 	bl	8003338 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002a58:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8002a5c:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5e:	2302      	movs	r3, #2
 8002a60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a62:	2303      	movs	r3, #3
 8002a64:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a66:	f107 0308 	add.w	r3, r7, #8
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4806      	ldr	r0, [pc, #24]	; (8002a88 <HAL_FSMC_MspInit+0x84>)
 8002a6e:	f000 fc63 	bl	8003338 <HAL_GPIO_Init>
 8002a72:	e000      	b.n	8002a76 <HAL_FSMC_MspInit+0x72>
    return;
 8002a74:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8002a76:	3718      	adds	r7, #24
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	20000ab4 	.word	0x20000ab4
 8002a80:	40021000 	.word	0x40021000
 8002a84:	40011800 	.word	0x40011800
 8002a88:	40011400 	.word	0x40011400

08002a8c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8002a94:	f7ff ffb6 	bl	8002a04 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002a98:	bf00      	nop
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b08c      	sub	sp, #48	; 0x30
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002aac:	2300      	movs	r3, #0
 8002aae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	2019      	movs	r0, #25
 8002ab6:	f000 fad2 	bl	800305e <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002aba:	2019      	movs	r0, #25
 8002abc:	f000 faeb 	bl	8003096 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002ac0:	4b1e      	ldr	r3, [pc, #120]	; (8002b3c <HAL_InitTick+0x9c>)
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	4a1d      	ldr	r2, [pc, #116]	; (8002b3c <HAL_InitTick+0x9c>)
 8002ac6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002aca:	6193      	str	r3, [r2, #24]
 8002acc:	4b1b      	ldr	r3, [pc, #108]	; (8002b3c <HAL_InitTick+0x9c>)
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ad4:	60fb      	str	r3, [r7, #12]
 8002ad6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ad8:	f107 0210 	add.w	r2, r7, #16
 8002adc:	f107 0314 	add.w	r3, r7, #20
 8002ae0:	4611      	mov	r1, r2
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f001 f9c6 	bl	8003e74 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002ae8:	f001 f9b0 	bl	8003e4c <HAL_RCC_GetPCLK2Freq>
 8002aec:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002af0:	4a13      	ldr	r2, [pc, #76]	; (8002b40 <HAL_InitTick+0xa0>)
 8002af2:	fba2 2303 	umull	r2, r3, r2, r3
 8002af6:	0c9b      	lsrs	r3, r3, #18
 8002af8:	3b01      	subs	r3, #1
 8002afa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002afc:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <HAL_InitTick+0xa4>)
 8002afe:	4a12      	ldr	r2, [pc, #72]	; (8002b48 <HAL_InitTick+0xa8>)
 8002b00:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002b02:	4b10      	ldr	r3, [pc, #64]	; (8002b44 <HAL_InitTick+0xa4>)
 8002b04:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b08:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b0a:	4a0e      	ldr	r2, [pc, #56]	; (8002b44 <HAL_InitTick+0xa4>)
 8002b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b0e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002b10:	4b0c      	ldr	r3, [pc, #48]	; (8002b44 <HAL_InitTick+0xa4>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b16:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <HAL_InitTick+0xa4>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002b1c:	4809      	ldr	r0, [pc, #36]	; (8002b44 <HAL_InitTick+0xa4>)
 8002b1e:	f001 fa44 	bl	8003faa <HAL_TIM_Base_Init>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d104      	bne.n	8002b32 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002b28:	4806      	ldr	r0, [pc, #24]	; (8002b44 <HAL_InitTick+0xa4>)
 8002b2a:	f001 fa8d 	bl	8004048 <HAL_TIM_Base_Start_IT>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	e000      	b.n	8002b34 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3730      	adds	r7, #48	; 0x30
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	431bde83 	.word	0x431bde83
 8002b44:	20000ab8 	.word	0x20000ab8
 8002b48:	40012c00 	.word	0x40012c00

08002b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b50:	e7fe      	b.n	8002b50 <NMI_Handler+0x4>

08002b52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b52:	b480      	push	{r7}
 8002b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b56:	e7fe      	b.n	8002b56 <HardFault_Handler+0x4>

08002b58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b5c:	e7fe      	b.n	8002b5c <MemManage_Handler+0x4>

08002b5e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b62:	e7fe      	b.n	8002b62 <BusFault_Handler+0x4>

08002b64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b68:	e7fe      	b.n	8002b68 <UsageFault_Handler+0x4>

08002b6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b6e:	bf00      	nop
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bc80      	pop	{r7}
 8002b74:	4770      	bx	lr
	...

08002b78 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b7c:	4802      	ldr	r0, [pc, #8]	; (8002b88 <TIM1_UP_IRQHandler+0x10>)
 8002b7e:	f001 fbd5 	bl	800432c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002b82:	bf00      	nop
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	20000ab8 	.word	0x20000ab8

08002b8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b90:	4802      	ldr	r0, [pc, #8]	; (8002b9c <USART1_IRQHandler+0x10>)
 8002b92:	f002 fa49 	bl	8005028 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000a14 	.word	0x20000a14

08002ba0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
	return 1;
 8002ba4:	2301      	movs	r3, #1
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bc80      	pop	{r7}
 8002bac:	4770      	bx	lr

08002bae <_kill>:

int _kill(int pid, int sig)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b082      	sub	sp, #8
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]
 8002bb6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002bb8:	f004 fa92 	bl	80070e0 <__errno>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2216      	movs	r2, #22
 8002bc0:	601a      	str	r2, [r3, #0]
	return -1;
 8002bc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <_exit>:

void _exit (int status)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b082      	sub	sp, #8
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002bd6:	f04f 31ff 	mov.w	r1, #4294967295
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f7ff ffe7 	bl	8002bae <_kill>
	while (1) {}		/* Make sure we hang here */
 8002be0:	e7fe      	b.n	8002be0 <_exit+0x12>

08002be2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b086      	sub	sp, #24
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	60f8      	str	r0, [r7, #12]
 8002bea:	60b9      	str	r1, [r7, #8]
 8002bec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bee:	2300      	movs	r3, #0
 8002bf0:	617b      	str	r3, [r7, #20]
 8002bf2:	e00a      	b.n	8002c0a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002bf4:	f3af 8000 	nop.w
 8002bf8:	4601      	mov	r1, r0
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	1c5a      	adds	r2, r3, #1
 8002bfe:	60ba      	str	r2, [r7, #8]
 8002c00:	b2ca      	uxtb	r2, r1
 8002c02:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	3301      	adds	r3, #1
 8002c08:	617b      	str	r3, [r7, #20]
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	dbf0      	blt.n	8002bf4 <_read+0x12>
	}

return len;
 8002c12:	687b      	ldr	r3, [r7, #4]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3718      	adds	r7, #24
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	e009      	b.n	8002c42 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	1c5a      	adds	r2, r3, #1
 8002c32:	60ba      	str	r2, [r7, #8]
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	3301      	adds	r3, #1
 8002c40:	617b      	str	r3, [r7, #20]
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	dbf1      	blt.n	8002c2e <_write+0x12>
	}
	return len;
 8002c4a:	687b      	ldr	r3, [r7, #4]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3718      	adds	r7, #24
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <_close>:

int _close(int file)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
	return -1;
 8002c5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr

08002c6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
 8002c72:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c7a:	605a      	str	r2, [r3, #4]
	return 0;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bc80      	pop	{r7}
 8002c86:	4770      	bx	lr

08002c88 <_isatty>:

int _isatty(int file)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
	return 1;
 8002c90:	2301      	movs	r3, #1
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bc80      	pop	{r7}
 8002c9a:	4770      	bx	lr

08002c9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	607a      	str	r2, [r7, #4]
	return 0;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3714      	adds	r7, #20
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr

08002cb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cbc:	4a14      	ldr	r2, [pc, #80]	; (8002d10 <_sbrk+0x5c>)
 8002cbe:	4b15      	ldr	r3, [pc, #84]	; (8002d14 <_sbrk+0x60>)
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cc8:	4b13      	ldr	r3, [pc, #76]	; (8002d18 <_sbrk+0x64>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d102      	bne.n	8002cd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cd0:	4b11      	ldr	r3, [pc, #68]	; (8002d18 <_sbrk+0x64>)
 8002cd2:	4a12      	ldr	r2, [pc, #72]	; (8002d1c <_sbrk+0x68>)
 8002cd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cd6:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <_sbrk+0x64>)
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4413      	add	r3, r2
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d207      	bcs.n	8002cf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ce4:	f004 f9fc 	bl	80070e0 <__errno>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	220c      	movs	r2, #12
 8002cec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cee:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf2:	e009      	b.n	8002d08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cf4:	4b08      	ldr	r3, [pc, #32]	; (8002d18 <_sbrk+0x64>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cfa:	4b07      	ldr	r3, [pc, #28]	; (8002d18 <_sbrk+0x64>)
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4413      	add	r3, r2
 8002d02:	4a05      	ldr	r2, [pc, #20]	; (8002d18 <_sbrk+0x64>)
 8002d04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d06:	68fb      	ldr	r3, [r7, #12]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3718      	adds	r7, #24
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	20010000 	.word	0x20010000
 8002d14:	00000400 	.word	0x00000400
 8002d18:	20000b00 	.word	0x20000b00
 8002d1c:	20001868 	.word	0x20001868

08002d20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d24:	bf00      	nop
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bc80      	pop	{r7}
 8002d2a:	4770      	bx	lr

08002d2c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d2c:	f7ff fff8 	bl	8002d20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d30:	480b      	ldr	r0, [pc, #44]	; (8002d60 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002d32:	490c      	ldr	r1, [pc, #48]	; (8002d64 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002d34:	4a0c      	ldr	r2, [pc, #48]	; (8002d68 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002d36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d38:	e002      	b.n	8002d40 <LoopCopyDataInit>

08002d3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d3e:	3304      	adds	r3, #4

08002d40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d44:	d3f9      	bcc.n	8002d3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d46:	4a09      	ldr	r2, [pc, #36]	; (8002d6c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002d48:	4c09      	ldr	r4, [pc, #36]	; (8002d70 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d4c:	e001      	b.n	8002d52 <LoopFillZerobss>

08002d4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d50:	3204      	adds	r2, #4

08002d52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d54:	d3fb      	bcc.n	8002d4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d56:	f004 fb7d 	bl	8007454 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d5a:	f7ff f991 	bl	8002080 <main>
  bx lr
 8002d5e:	4770      	bx	lr
  ldr r0, =_sdata
 8002d60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d64:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8002d68:	0800ab74 	.word	0x0800ab74
  ldr r2, =_sbss
 8002d6c:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002d70:	20001868 	.word	0x20001868

08002d74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d74:	e7fe      	b.n	8002d74 <ADC1_2_IRQHandler>

08002d76 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 8002d7e:	bf00      	nop
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bc80      	pop	{r7}
 8002d86:	4770      	bx	lr

08002d88 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr

08002d9a <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b083      	sub	sp, #12
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 8002da2:	bf00      	nop
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr

08002dac <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d105      	bne.n	8002dc6 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 8002dba:	f004 f991 	bl	80070e0 <__errno>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2216      	movs	r2, #22
 8002dc2:	601a      	str	r2, [r3, #0]
    return;
 8002dc4:	e015      	b.n	8002df2 <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8002dc6:	2000      	movs	r0, #0
 8002dc8:	f004 fbce 	bl	8007568 <malloc>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	461a      	mov	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d005      	beq.n	8002de8 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff ffc8 	bl	8002d76 <stm32_lock_init>
    return;
 8002de6:	e004      	b.n	8002df2 <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 8002de8:	b672      	cpsid	i
}
 8002dea:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8002dec:	f7ff fcac 	bl	8002748 <Error_Handler>
 8002df0:	e7fe      	b.n	8002df0 <__retarget_lock_init_recursive+0x44>
}
 8002df2:	3708      	adds	r7, #8
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d104      	bne.n	8002e10 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002e06:	b672      	cpsid	i
}
 8002e08:	bf00      	nop
 8002e0a:	f7ff fc9d 	bl	8002748 <Error_Handler>
 8002e0e:	e7fe      	b.n	8002e0e <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7ff ffb8 	bl	8002d88 <stm32_lock_acquire>
}
 8002e18:	bf00      	nop
 8002e1a:	3708      	adds	r7, #8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d104      	bne.n	8002e38 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002e2e:	b672      	cpsid	i
}
 8002e30:	bf00      	nop
 8002e32:	f7ff fc89 	bl	8002748 <Error_Handler>
 8002e36:	e7fe      	b.n	8002e36 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7ff ffad 	bl	8002d9a <stm32_lock_release>
}
 8002e40:	bf00      	nop
 8002e42:	3708      	adds	r7, #8
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e4c:	4b08      	ldr	r3, [pc, #32]	; (8002e70 <HAL_Init+0x28>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a07      	ldr	r2, [pc, #28]	; (8002e70 <HAL_Init+0x28>)
 8002e52:	f043 0310 	orr.w	r3, r3, #16
 8002e56:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e58:	2003      	movs	r0, #3
 8002e5a:	f000 f8f5 	bl	8003048 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e5e:	200f      	movs	r0, #15
 8002e60:	f7ff fe1e 	bl	8002aa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e64:	f7ff fc76 	bl	8002754 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40022000 	.word	0x40022000

08002e74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e78:	4b05      	ldr	r3, [pc, #20]	; (8002e90 <HAL_IncTick+0x1c>)
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	4b05      	ldr	r3, [pc, #20]	; (8002e94 <HAL_IncTick+0x20>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4413      	add	r3, r2
 8002e84:	4a03      	ldr	r2, [pc, #12]	; (8002e94 <HAL_IncTick+0x20>)
 8002e86:	6013      	str	r3, [r2, #0]
}
 8002e88:	bf00      	nop
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr
 8002e90:	20000038 	.word	0x20000038
 8002e94:	20000b04 	.word	0x20000b04

08002e98 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e9c:	4b02      	ldr	r3, [pc, #8]	; (8002ea8 <HAL_GetTick+0x10>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr
 8002ea8:	20000b04 	.word	0x20000b04

08002eac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002eb4:	f7ff fff0 	bl	8002e98 <HAL_GetTick>
 8002eb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec4:	d005      	beq.n	8002ed2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ec6:	4b0a      	ldr	r3, [pc, #40]	; (8002ef0 <HAL_Delay+0x44>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	4413      	add	r3, r2
 8002ed0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ed2:	bf00      	nop
 8002ed4:	f7ff ffe0 	bl	8002e98 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d8f7      	bhi.n	8002ed4 <HAL_Delay+0x28>
  {
  }
}
 8002ee4:	bf00      	nop
 8002ee6:	bf00      	nop
 8002ee8:	3710      	adds	r7, #16
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	20000038 	.word	0x20000038

08002ef4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f003 0307 	and.w	r3, r3, #7
 8002f02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f04:	4b0c      	ldr	r3, [pc, #48]	; (8002f38 <__NVIC_SetPriorityGrouping+0x44>)
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f10:	4013      	ands	r3, r2
 8002f12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f26:	4a04      	ldr	r2, [pc, #16]	; (8002f38 <__NVIC_SetPriorityGrouping+0x44>)
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	60d3      	str	r3, [r2, #12]
}
 8002f2c:	bf00      	nop
 8002f2e:	3714      	adds	r7, #20
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bc80      	pop	{r7}
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	e000ed00 	.word	0xe000ed00

08002f3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f40:	4b04      	ldr	r3, [pc, #16]	; (8002f54 <__NVIC_GetPriorityGrouping+0x18>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	0a1b      	lsrs	r3, r3, #8
 8002f46:	f003 0307 	and.w	r3, r3, #7
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bc80      	pop	{r7}
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	4603      	mov	r3, r0
 8002f60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	db0b      	blt.n	8002f82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f6a:	79fb      	ldrb	r3, [r7, #7]
 8002f6c:	f003 021f 	and.w	r2, r3, #31
 8002f70:	4906      	ldr	r1, [pc, #24]	; (8002f8c <__NVIC_EnableIRQ+0x34>)
 8002f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f76:	095b      	lsrs	r3, r3, #5
 8002f78:	2001      	movs	r0, #1
 8002f7a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f82:	bf00      	nop
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bc80      	pop	{r7}
 8002f8a:	4770      	bx	lr
 8002f8c:	e000e100 	.word	0xe000e100

08002f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	4603      	mov	r3, r0
 8002f98:	6039      	str	r1, [r7, #0]
 8002f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	db0a      	blt.n	8002fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	490c      	ldr	r1, [pc, #48]	; (8002fdc <__NVIC_SetPriority+0x4c>)
 8002faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fae:	0112      	lsls	r2, r2, #4
 8002fb0:	b2d2      	uxtb	r2, r2
 8002fb2:	440b      	add	r3, r1
 8002fb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fb8:	e00a      	b.n	8002fd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	4908      	ldr	r1, [pc, #32]	; (8002fe0 <__NVIC_SetPriority+0x50>)
 8002fc0:	79fb      	ldrb	r3, [r7, #7]
 8002fc2:	f003 030f 	and.w	r3, r3, #15
 8002fc6:	3b04      	subs	r3, #4
 8002fc8:	0112      	lsls	r2, r2, #4
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	440b      	add	r3, r1
 8002fce:	761a      	strb	r2, [r3, #24]
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bc80      	pop	{r7}
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	e000e100 	.word	0xe000e100
 8002fe0:	e000ed00 	.word	0xe000ed00

08002fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b089      	sub	sp, #36	; 0x24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f003 0307 	and.w	r3, r3, #7
 8002ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	f1c3 0307 	rsb	r3, r3, #7
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	bf28      	it	cs
 8003002:	2304      	movcs	r3, #4
 8003004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	3304      	adds	r3, #4
 800300a:	2b06      	cmp	r3, #6
 800300c:	d902      	bls.n	8003014 <NVIC_EncodePriority+0x30>
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	3b03      	subs	r3, #3
 8003012:	e000      	b.n	8003016 <NVIC_EncodePriority+0x32>
 8003014:	2300      	movs	r3, #0
 8003016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003018:	f04f 32ff 	mov.w	r2, #4294967295
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43da      	mvns	r2, r3
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	401a      	ands	r2, r3
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800302c:	f04f 31ff 	mov.w	r1, #4294967295
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	fa01 f303 	lsl.w	r3, r1, r3
 8003036:	43d9      	mvns	r1, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800303c:	4313      	orrs	r3, r2
         );
}
 800303e:	4618      	mov	r0, r3
 8003040:	3724      	adds	r7, #36	; 0x24
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr

08003048 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f7ff ff4f 	bl	8002ef4 <__NVIC_SetPriorityGrouping>
}
 8003056:	bf00      	nop
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800305e:	b580      	push	{r7, lr}
 8003060:	b086      	sub	sp, #24
 8003062:	af00      	add	r7, sp, #0
 8003064:	4603      	mov	r3, r0
 8003066:	60b9      	str	r1, [r7, #8]
 8003068:	607a      	str	r2, [r7, #4]
 800306a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800306c:	2300      	movs	r3, #0
 800306e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003070:	f7ff ff64 	bl	8002f3c <__NVIC_GetPriorityGrouping>
 8003074:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	68b9      	ldr	r1, [r7, #8]
 800307a:	6978      	ldr	r0, [r7, #20]
 800307c:	f7ff ffb2 	bl	8002fe4 <NVIC_EncodePriority>
 8003080:	4602      	mov	r2, r0
 8003082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003086:	4611      	mov	r1, r2
 8003088:	4618      	mov	r0, r3
 800308a:	f7ff ff81 	bl	8002f90 <__NVIC_SetPriority>
}
 800308e:	bf00      	nop
 8003090:	3718      	adds	r7, #24
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b082      	sub	sp, #8
 800309a:	af00      	add	r7, sp, #0
 800309c:	4603      	mov	r3, r0
 800309e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7ff ff57 	bl	8002f58 <__NVIC_EnableIRQ>
}
 80030aa:	bf00      	nop
 80030ac:	3708      	adds	r7, #8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030b2:	b480      	push	{r7}
 80030b4:	b085      	sub	sp, #20
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030ba:	2300      	movs	r3, #0
 80030bc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d008      	beq.n	80030dc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2204      	movs	r2, #4
 80030ce:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e020      	b.n	800311e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 020e 	bic.w	r2, r2, #14
 80030ea:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0201 	bic.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003104:	2101      	movs	r1, #1
 8003106:	fa01 f202 	lsl.w	r2, r1, r2
 800310a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800311c:	7bfb      	ldrb	r3, [r7, #15]
}
 800311e:	4618      	mov	r0, r3
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr

08003128 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003130:	2300      	movs	r3, #0
 8003132:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800313a:	b2db      	uxtb	r3, r3
 800313c:	2b02      	cmp	r3, #2
 800313e:	d005      	beq.n	800314c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2204      	movs	r2, #4
 8003144:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	73fb      	strb	r3, [r7, #15]
 800314a:	e0d6      	b.n	80032fa <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f022 020e 	bic.w	r2, r2, #14
 800315a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f022 0201 	bic.w	r2, r2, #1
 800316a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	461a      	mov	r2, r3
 8003172:	4b64      	ldr	r3, [pc, #400]	; (8003304 <HAL_DMA_Abort_IT+0x1dc>)
 8003174:	429a      	cmp	r2, r3
 8003176:	d958      	bls.n	800322a <HAL_DMA_Abort_IT+0x102>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a62      	ldr	r2, [pc, #392]	; (8003308 <HAL_DMA_Abort_IT+0x1e0>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d04f      	beq.n	8003222 <HAL_DMA_Abort_IT+0xfa>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a61      	ldr	r2, [pc, #388]	; (800330c <HAL_DMA_Abort_IT+0x1e4>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d048      	beq.n	800321e <HAL_DMA_Abort_IT+0xf6>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a5f      	ldr	r2, [pc, #380]	; (8003310 <HAL_DMA_Abort_IT+0x1e8>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d040      	beq.n	8003218 <HAL_DMA_Abort_IT+0xf0>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a5e      	ldr	r2, [pc, #376]	; (8003314 <HAL_DMA_Abort_IT+0x1ec>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d038      	beq.n	8003212 <HAL_DMA_Abort_IT+0xea>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a5c      	ldr	r2, [pc, #368]	; (8003318 <HAL_DMA_Abort_IT+0x1f0>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d030      	beq.n	800320c <HAL_DMA_Abort_IT+0xe4>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a5b      	ldr	r2, [pc, #364]	; (800331c <HAL_DMA_Abort_IT+0x1f4>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d028      	beq.n	8003206 <HAL_DMA_Abort_IT+0xde>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a52      	ldr	r2, [pc, #328]	; (8003304 <HAL_DMA_Abort_IT+0x1dc>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d020      	beq.n	8003200 <HAL_DMA_Abort_IT+0xd8>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a57      	ldr	r2, [pc, #348]	; (8003320 <HAL_DMA_Abort_IT+0x1f8>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d019      	beq.n	80031fc <HAL_DMA_Abort_IT+0xd4>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a55      	ldr	r2, [pc, #340]	; (8003324 <HAL_DMA_Abort_IT+0x1fc>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d012      	beq.n	80031f8 <HAL_DMA_Abort_IT+0xd0>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a54      	ldr	r2, [pc, #336]	; (8003328 <HAL_DMA_Abort_IT+0x200>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d00a      	beq.n	80031f2 <HAL_DMA_Abort_IT+0xca>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a52      	ldr	r2, [pc, #328]	; (800332c <HAL_DMA_Abort_IT+0x204>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d102      	bne.n	80031ec <HAL_DMA_Abort_IT+0xc4>
 80031e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031ea:	e01b      	b.n	8003224 <HAL_DMA_Abort_IT+0xfc>
 80031ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80031f0:	e018      	b.n	8003224 <HAL_DMA_Abort_IT+0xfc>
 80031f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031f6:	e015      	b.n	8003224 <HAL_DMA_Abort_IT+0xfc>
 80031f8:	2310      	movs	r3, #16
 80031fa:	e013      	b.n	8003224 <HAL_DMA_Abort_IT+0xfc>
 80031fc:	2301      	movs	r3, #1
 80031fe:	e011      	b.n	8003224 <HAL_DMA_Abort_IT+0xfc>
 8003200:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003204:	e00e      	b.n	8003224 <HAL_DMA_Abort_IT+0xfc>
 8003206:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800320a:	e00b      	b.n	8003224 <HAL_DMA_Abort_IT+0xfc>
 800320c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003210:	e008      	b.n	8003224 <HAL_DMA_Abort_IT+0xfc>
 8003212:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003216:	e005      	b.n	8003224 <HAL_DMA_Abort_IT+0xfc>
 8003218:	f44f 7380 	mov.w	r3, #256	; 0x100
 800321c:	e002      	b.n	8003224 <HAL_DMA_Abort_IT+0xfc>
 800321e:	2310      	movs	r3, #16
 8003220:	e000      	b.n	8003224 <HAL_DMA_Abort_IT+0xfc>
 8003222:	2301      	movs	r3, #1
 8003224:	4a42      	ldr	r2, [pc, #264]	; (8003330 <HAL_DMA_Abort_IT+0x208>)
 8003226:	6053      	str	r3, [r2, #4]
 8003228:	e057      	b.n	80032da <HAL_DMA_Abort_IT+0x1b2>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a36      	ldr	r2, [pc, #216]	; (8003308 <HAL_DMA_Abort_IT+0x1e0>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d04f      	beq.n	80032d4 <HAL_DMA_Abort_IT+0x1ac>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a34      	ldr	r2, [pc, #208]	; (800330c <HAL_DMA_Abort_IT+0x1e4>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d048      	beq.n	80032d0 <HAL_DMA_Abort_IT+0x1a8>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a33      	ldr	r2, [pc, #204]	; (8003310 <HAL_DMA_Abort_IT+0x1e8>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d040      	beq.n	80032ca <HAL_DMA_Abort_IT+0x1a2>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a31      	ldr	r2, [pc, #196]	; (8003314 <HAL_DMA_Abort_IT+0x1ec>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d038      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x19c>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a30      	ldr	r2, [pc, #192]	; (8003318 <HAL_DMA_Abort_IT+0x1f0>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d030      	beq.n	80032be <HAL_DMA_Abort_IT+0x196>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a2e      	ldr	r2, [pc, #184]	; (800331c <HAL_DMA_Abort_IT+0x1f4>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d028      	beq.n	80032b8 <HAL_DMA_Abort_IT+0x190>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a26      	ldr	r2, [pc, #152]	; (8003304 <HAL_DMA_Abort_IT+0x1dc>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d020      	beq.n	80032b2 <HAL_DMA_Abort_IT+0x18a>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a2a      	ldr	r2, [pc, #168]	; (8003320 <HAL_DMA_Abort_IT+0x1f8>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d019      	beq.n	80032ae <HAL_DMA_Abort_IT+0x186>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a29      	ldr	r2, [pc, #164]	; (8003324 <HAL_DMA_Abort_IT+0x1fc>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d012      	beq.n	80032aa <HAL_DMA_Abort_IT+0x182>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a27      	ldr	r2, [pc, #156]	; (8003328 <HAL_DMA_Abort_IT+0x200>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d00a      	beq.n	80032a4 <HAL_DMA_Abort_IT+0x17c>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a26      	ldr	r2, [pc, #152]	; (800332c <HAL_DMA_Abort_IT+0x204>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d102      	bne.n	800329e <HAL_DMA_Abort_IT+0x176>
 8003298:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800329c:	e01b      	b.n	80032d6 <HAL_DMA_Abort_IT+0x1ae>
 800329e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032a2:	e018      	b.n	80032d6 <HAL_DMA_Abort_IT+0x1ae>
 80032a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032a8:	e015      	b.n	80032d6 <HAL_DMA_Abort_IT+0x1ae>
 80032aa:	2310      	movs	r3, #16
 80032ac:	e013      	b.n	80032d6 <HAL_DMA_Abort_IT+0x1ae>
 80032ae:	2301      	movs	r3, #1
 80032b0:	e011      	b.n	80032d6 <HAL_DMA_Abort_IT+0x1ae>
 80032b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032b6:	e00e      	b.n	80032d6 <HAL_DMA_Abort_IT+0x1ae>
 80032b8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80032bc:	e00b      	b.n	80032d6 <HAL_DMA_Abort_IT+0x1ae>
 80032be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032c2:	e008      	b.n	80032d6 <HAL_DMA_Abort_IT+0x1ae>
 80032c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032c8:	e005      	b.n	80032d6 <HAL_DMA_Abort_IT+0x1ae>
 80032ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032ce:	e002      	b.n	80032d6 <HAL_DMA_Abort_IT+0x1ae>
 80032d0:	2310      	movs	r3, #16
 80032d2:	e000      	b.n	80032d6 <HAL_DMA_Abort_IT+0x1ae>
 80032d4:	2301      	movs	r3, #1
 80032d6:	4a17      	ldr	r2, [pc, #92]	; (8003334 <HAL_DMA_Abort_IT+0x20c>)
 80032d8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	4798      	blx	r3
    } 
  }
  return status;
 80032fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	40020080 	.word	0x40020080
 8003308:	40020008 	.word	0x40020008
 800330c:	4002001c 	.word	0x4002001c
 8003310:	40020030 	.word	0x40020030
 8003314:	40020044 	.word	0x40020044
 8003318:	40020058 	.word	0x40020058
 800331c:	4002006c 	.word	0x4002006c
 8003320:	40020408 	.word	0x40020408
 8003324:	4002041c 	.word	0x4002041c
 8003328:	40020430 	.word	0x40020430
 800332c:	40020444 	.word	0x40020444
 8003330:	40020400 	.word	0x40020400
 8003334:	40020000 	.word	0x40020000

08003338 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003338:	b480      	push	{r7}
 800333a:	b08b      	sub	sp, #44	; 0x2c
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003342:	2300      	movs	r3, #0
 8003344:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003346:	2300      	movs	r3, #0
 8003348:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800334a:	e179      	b.n	8003640 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800334c:	2201      	movs	r2, #1
 800334e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	69fa      	ldr	r2, [r7, #28]
 800335c:	4013      	ands	r3, r2
 800335e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	429a      	cmp	r2, r3
 8003366:	f040 8168 	bne.w	800363a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	4a96      	ldr	r2, [pc, #600]	; (80035c8 <HAL_GPIO_Init+0x290>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d05e      	beq.n	8003432 <HAL_GPIO_Init+0xfa>
 8003374:	4a94      	ldr	r2, [pc, #592]	; (80035c8 <HAL_GPIO_Init+0x290>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d875      	bhi.n	8003466 <HAL_GPIO_Init+0x12e>
 800337a:	4a94      	ldr	r2, [pc, #592]	; (80035cc <HAL_GPIO_Init+0x294>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d058      	beq.n	8003432 <HAL_GPIO_Init+0xfa>
 8003380:	4a92      	ldr	r2, [pc, #584]	; (80035cc <HAL_GPIO_Init+0x294>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d86f      	bhi.n	8003466 <HAL_GPIO_Init+0x12e>
 8003386:	4a92      	ldr	r2, [pc, #584]	; (80035d0 <HAL_GPIO_Init+0x298>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d052      	beq.n	8003432 <HAL_GPIO_Init+0xfa>
 800338c:	4a90      	ldr	r2, [pc, #576]	; (80035d0 <HAL_GPIO_Init+0x298>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d869      	bhi.n	8003466 <HAL_GPIO_Init+0x12e>
 8003392:	4a90      	ldr	r2, [pc, #576]	; (80035d4 <HAL_GPIO_Init+0x29c>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d04c      	beq.n	8003432 <HAL_GPIO_Init+0xfa>
 8003398:	4a8e      	ldr	r2, [pc, #568]	; (80035d4 <HAL_GPIO_Init+0x29c>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d863      	bhi.n	8003466 <HAL_GPIO_Init+0x12e>
 800339e:	4a8e      	ldr	r2, [pc, #568]	; (80035d8 <HAL_GPIO_Init+0x2a0>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d046      	beq.n	8003432 <HAL_GPIO_Init+0xfa>
 80033a4:	4a8c      	ldr	r2, [pc, #560]	; (80035d8 <HAL_GPIO_Init+0x2a0>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d85d      	bhi.n	8003466 <HAL_GPIO_Init+0x12e>
 80033aa:	2b12      	cmp	r3, #18
 80033ac:	d82a      	bhi.n	8003404 <HAL_GPIO_Init+0xcc>
 80033ae:	2b12      	cmp	r3, #18
 80033b0:	d859      	bhi.n	8003466 <HAL_GPIO_Init+0x12e>
 80033b2:	a201      	add	r2, pc, #4	; (adr r2, 80033b8 <HAL_GPIO_Init+0x80>)
 80033b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b8:	08003433 	.word	0x08003433
 80033bc:	0800340d 	.word	0x0800340d
 80033c0:	0800341f 	.word	0x0800341f
 80033c4:	08003461 	.word	0x08003461
 80033c8:	08003467 	.word	0x08003467
 80033cc:	08003467 	.word	0x08003467
 80033d0:	08003467 	.word	0x08003467
 80033d4:	08003467 	.word	0x08003467
 80033d8:	08003467 	.word	0x08003467
 80033dc:	08003467 	.word	0x08003467
 80033e0:	08003467 	.word	0x08003467
 80033e4:	08003467 	.word	0x08003467
 80033e8:	08003467 	.word	0x08003467
 80033ec:	08003467 	.word	0x08003467
 80033f0:	08003467 	.word	0x08003467
 80033f4:	08003467 	.word	0x08003467
 80033f8:	08003467 	.word	0x08003467
 80033fc:	08003415 	.word	0x08003415
 8003400:	08003429 	.word	0x08003429
 8003404:	4a75      	ldr	r2, [pc, #468]	; (80035dc <HAL_GPIO_Init+0x2a4>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d013      	beq.n	8003432 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800340a:	e02c      	b.n	8003466 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	623b      	str	r3, [r7, #32]
          break;
 8003412:	e029      	b.n	8003468 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	3304      	adds	r3, #4
 800341a:	623b      	str	r3, [r7, #32]
          break;
 800341c:	e024      	b.n	8003468 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	3308      	adds	r3, #8
 8003424:	623b      	str	r3, [r7, #32]
          break;
 8003426:	e01f      	b.n	8003468 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	330c      	adds	r3, #12
 800342e:	623b      	str	r3, [r7, #32]
          break;
 8003430:	e01a      	b.n	8003468 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d102      	bne.n	8003440 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800343a:	2304      	movs	r3, #4
 800343c:	623b      	str	r3, [r7, #32]
          break;
 800343e:	e013      	b.n	8003468 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	2b01      	cmp	r3, #1
 8003446:	d105      	bne.n	8003454 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003448:	2308      	movs	r3, #8
 800344a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	69fa      	ldr	r2, [r7, #28]
 8003450:	611a      	str	r2, [r3, #16]
          break;
 8003452:	e009      	b.n	8003468 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003454:	2308      	movs	r3, #8
 8003456:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	69fa      	ldr	r2, [r7, #28]
 800345c:	615a      	str	r2, [r3, #20]
          break;
 800345e:	e003      	b.n	8003468 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003460:	2300      	movs	r3, #0
 8003462:	623b      	str	r3, [r7, #32]
          break;
 8003464:	e000      	b.n	8003468 <HAL_GPIO_Init+0x130>
          break;
 8003466:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	2bff      	cmp	r3, #255	; 0xff
 800346c:	d801      	bhi.n	8003472 <HAL_GPIO_Init+0x13a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	e001      	b.n	8003476 <HAL_GPIO_Init+0x13e>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	3304      	adds	r3, #4
 8003476:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	2bff      	cmp	r3, #255	; 0xff
 800347c:	d802      	bhi.n	8003484 <HAL_GPIO_Init+0x14c>
 800347e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	e002      	b.n	800348a <HAL_GPIO_Init+0x152>
 8003484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003486:	3b08      	subs	r3, #8
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	210f      	movs	r1, #15
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	fa01 f303 	lsl.w	r3, r1, r3
 8003498:	43db      	mvns	r3, r3
 800349a:	401a      	ands	r2, r3
 800349c:	6a39      	ldr	r1, [r7, #32]
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	fa01 f303 	lsl.w	r3, r1, r3
 80034a4:	431a      	orrs	r2, r3
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 80c1 	beq.w	800363a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80034b8:	4b49      	ldr	r3, [pc, #292]	; (80035e0 <HAL_GPIO_Init+0x2a8>)
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	4a48      	ldr	r2, [pc, #288]	; (80035e0 <HAL_GPIO_Init+0x2a8>)
 80034be:	f043 0301 	orr.w	r3, r3, #1
 80034c2:	6193      	str	r3, [r2, #24]
 80034c4:	4b46      	ldr	r3, [pc, #280]	; (80035e0 <HAL_GPIO_Init+0x2a8>)
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	60bb      	str	r3, [r7, #8]
 80034ce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80034d0:	4a44      	ldr	r2, [pc, #272]	; (80035e4 <HAL_GPIO_Init+0x2ac>)
 80034d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d4:	089b      	lsrs	r3, r3, #2
 80034d6:	3302      	adds	r3, #2
 80034d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034dc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80034de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e0:	f003 0303 	and.w	r3, r3, #3
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	220f      	movs	r2, #15
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	43db      	mvns	r3, r3
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	4013      	ands	r3, r2
 80034f2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a3c      	ldr	r2, [pc, #240]	; (80035e8 <HAL_GPIO_Init+0x2b0>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d01f      	beq.n	800353c <HAL_GPIO_Init+0x204>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a3b      	ldr	r2, [pc, #236]	; (80035ec <HAL_GPIO_Init+0x2b4>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d019      	beq.n	8003538 <HAL_GPIO_Init+0x200>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a3a      	ldr	r2, [pc, #232]	; (80035f0 <HAL_GPIO_Init+0x2b8>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d013      	beq.n	8003534 <HAL_GPIO_Init+0x1fc>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a39      	ldr	r2, [pc, #228]	; (80035f4 <HAL_GPIO_Init+0x2bc>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d00d      	beq.n	8003530 <HAL_GPIO_Init+0x1f8>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a38      	ldr	r2, [pc, #224]	; (80035f8 <HAL_GPIO_Init+0x2c0>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d007      	beq.n	800352c <HAL_GPIO_Init+0x1f4>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	4a37      	ldr	r2, [pc, #220]	; (80035fc <HAL_GPIO_Init+0x2c4>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d101      	bne.n	8003528 <HAL_GPIO_Init+0x1f0>
 8003524:	2305      	movs	r3, #5
 8003526:	e00a      	b.n	800353e <HAL_GPIO_Init+0x206>
 8003528:	2306      	movs	r3, #6
 800352a:	e008      	b.n	800353e <HAL_GPIO_Init+0x206>
 800352c:	2304      	movs	r3, #4
 800352e:	e006      	b.n	800353e <HAL_GPIO_Init+0x206>
 8003530:	2303      	movs	r3, #3
 8003532:	e004      	b.n	800353e <HAL_GPIO_Init+0x206>
 8003534:	2302      	movs	r3, #2
 8003536:	e002      	b.n	800353e <HAL_GPIO_Init+0x206>
 8003538:	2301      	movs	r3, #1
 800353a:	e000      	b.n	800353e <HAL_GPIO_Init+0x206>
 800353c:	2300      	movs	r3, #0
 800353e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003540:	f002 0203 	and.w	r2, r2, #3
 8003544:	0092      	lsls	r2, r2, #2
 8003546:	4093      	lsls	r3, r2
 8003548:	68fa      	ldr	r2, [r7, #12]
 800354a:	4313      	orrs	r3, r2
 800354c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800354e:	4925      	ldr	r1, [pc, #148]	; (80035e4 <HAL_GPIO_Init+0x2ac>)
 8003550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003552:	089b      	lsrs	r3, r3, #2
 8003554:	3302      	adds	r3, #2
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d006      	beq.n	8003576 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003568:	4b25      	ldr	r3, [pc, #148]	; (8003600 <HAL_GPIO_Init+0x2c8>)
 800356a:	689a      	ldr	r2, [r3, #8]
 800356c:	4924      	ldr	r1, [pc, #144]	; (8003600 <HAL_GPIO_Init+0x2c8>)
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	4313      	orrs	r3, r2
 8003572:	608b      	str	r3, [r1, #8]
 8003574:	e006      	b.n	8003584 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003576:	4b22      	ldr	r3, [pc, #136]	; (8003600 <HAL_GPIO_Init+0x2c8>)
 8003578:	689a      	ldr	r2, [r3, #8]
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	43db      	mvns	r3, r3
 800357e:	4920      	ldr	r1, [pc, #128]	; (8003600 <HAL_GPIO_Init+0x2c8>)
 8003580:	4013      	ands	r3, r2
 8003582:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d006      	beq.n	800359e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003590:	4b1b      	ldr	r3, [pc, #108]	; (8003600 <HAL_GPIO_Init+0x2c8>)
 8003592:	68da      	ldr	r2, [r3, #12]
 8003594:	491a      	ldr	r1, [pc, #104]	; (8003600 <HAL_GPIO_Init+0x2c8>)
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	4313      	orrs	r3, r2
 800359a:	60cb      	str	r3, [r1, #12]
 800359c:	e006      	b.n	80035ac <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800359e:	4b18      	ldr	r3, [pc, #96]	; (8003600 <HAL_GPIO_Init+0x2c8>)
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	43db      	mvns	r3, r3
 80035a6:	4916      	ldr	r1, [pc, #88]	; (8003600 <HAL_GPIO_Init+0x2c8>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d025      	beq.n	8003604 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80035b8:	4b11      	ldr	r3, [pc, #68]	; (8003600 <HAL_GPIO_Init+0x2c8>)
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	4910      	ldr	r1, [pc, #64]	; (8003600 <HAL_GPIO_Init+0x2c8>)
 80035be:	69bb      	ldr	r3, [r7, #24]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	604b      	str	r3, [r1, #4]
 80035c4:	e025      	b.n	8003612 <HAL_GPIO_Init+0x2da>
 80035c6:	bf00      	nop
 80035c8:	10320000 	.word	0x10320000
 80035cc:	10310000 	.word	0x10310000
 80035d0:	10220000 	.word	0x10220000
 80035d4:	10210000 	.word	0x10210000
 80035d8:	10120000 	.word	0x10120000
 80035dc:	10110000 	.word	0x10110000
 80035e0:	40021000 	.word	0x40021000
 80035e4:	40010000 	.word	0x40010000
 80035e8:	40010800 	.word	0x40010800
 80035ec:	40010c00 	.word	0x40010c00
 80035f0:	40011000 	.word	0x40011000
 80035f4:	40011400 	.word	0x40011400
 80035f8:	40011800 	.word	0x40011800
 80035fc:	40011c00 	.word	0x40011c00
 8003600:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003604:	4b15      	ldr	r3, [pc, #84]	; (800365c <HAL_GPIO_Init+0x324>)
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	43db      	mvns	r3, r3
 800360c:	4913      	ldr	r1, [pc, #76]	; (800365c <HAL_GPIO_Init+0x324>)
 800360e:	4013      	ands	r3, r2
 8003610:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d006      	beq.n	800362c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800361e:	4b0f      	ldr	r3, [pc, #60]	; (800365c <HAL_GPIO_Init+0x324>)
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	490e      	ldr	r1, [pc, #56]	; (800365c <HAL_GPIO_Init+0x324>)
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	4313      	orrs	r3, r2
 8003628:	600b      	str	r3, [r1, #0]
 800362a:	e006      	b.n	800363a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800362c:	4b0b      	ldr	r3, [pc, #44]	; (800365c <HAL_GPIO_Init+0x324>)
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	43db      	mvns	r3, r3
 8003634:	4909      	ldr	r1, [pc, #36]	; (800365c <HAL_GPIO_Init+0x324>)
 8003636:	4013      	ands	r3, r2
 8003638:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800363a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363c:	3301      	adds	r3, #1
 800363e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003646:	fa22 f303 	lsr.w	r3, r2, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	f47f ae7e 	bne.w	800334c <HAL_GPIO_Init+0x14>
  }
}
 8003650:	bf00      	nop
 8003652:	bf00      	nop
 8003654:	372c      	adds	r7, #44	; 0x2c
 8003656:	46bd      	mov	sp, r7
 8003658:	bc80      	pop	{r7}
 800365a:	4770      	bx	lr
 800365c:	40010400 	.word	0x40010400

08003660 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	460b      	mov	r3, r1
 800366a:	807b      	strh	r3, [r7, #2]
 800366c:	4613      	mov	r3, r2
 800366e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003670:	787b      	ldrb	r3, [r7, #1]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d003      	beq.n	800367e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003676:	887a      	ldrh	r2, [r7, #2]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800367c:	e003      	b.n	8003686 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800367e:	887b      	ldrh	r3, [r7, #2]
 8003680:	041a      	lsls	r2, r3, #16
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	611a      	str	r2, [r3, #16]
}
 8003686:	bf00      	nop
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr

08003690 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d101      	bne.n	80036a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e272      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	f000 8087 	beq.w	80037be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036b0:	4b92      	ldr	r3, [pc, #584]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f003 030c 	and.w	r3, r3, #12
 80036b8:	2b04      	cmp	r3, #4
 80036ba:	d00c      	beq.n	80036d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036bc:	4b8f      	ldr	r3, [pc, #572]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f003 030c 	and.w	r3, r3, #12
 80036c4:	2b08      	cmp	r3, #8
 80036c6:	d112      	bne.n	80036ee <HAL_RCC_OscConfig+0x5e>
 80036c8:	4b8c      	ldr	r3, [pc, #560]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036d4:	d10b      	bne.n	80036ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036d6:	4b89      	ldr	r3, [pc, #548]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d06c      	beq.n	80037bc <HAL_RCC_OscConfig+0x12c>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d168      	bne.n	80037bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e24c      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036f6:	d106      	bne.n	8003706 <HAL_RCC_OscConfig+0x76>
 80036f8:	4b80      	ldr	r3, [pc, #512]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a7f      	ldr	r2, [pc, #508]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 80036fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003702:	6013      	str	r3, [r2, #0]
 8003704:	e02e      	b.n	8003764 <HAL_RCC_OscConfig+0xd4>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d10c      	bne.n	8003728 <HAL_RCC_OscConfig+0x98>
 800370e:	4b7b      	ldr	r3, [pc, #492]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a7a      	ldr	r2, [pc, #488]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003714:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003718:	6013      	str	r3, [r2, #0]
 800371a:	4b78      	ldr	r3, [pc, #480]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a77      	ldr	r2, [pc, #476]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003720:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	e01d      	b.n	8003764 <HAL_RCC_OscConfig+0xd4>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003730:	d10c      	bne.n	800374c <HAL_RCC_OscConfig+0xbc>
 8003732:	4b72      	ldr	r3, [pc, #456]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a71      	ldr	r2, [pc, #452]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003738:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	4b6f      	ldr	r3, [pc, #444]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a6e      	ldr	r2, [pc, #440]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003748:	6013      	str	r3, [r2, #0]
 800374a:	e00b      	b.n	8003764 <HAL_RCC_OscConfig+0xd4>
 800374c:	4b6b      	ldr	r3, [pc, #428]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a6a      	ldr	r2, [pc, #424]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003752:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003756:	6013      	str	r3, [r2, #0]
 8003758:	4b68      	ldr	r3, [pc, #416]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a67      	ldr	r2, [pc, #412]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 800375e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003762:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d013      	beq.n	8003794 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800376c:	f7ff fb94 	bl	8002e98 <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003774:	f7ff fb90 	bl	8002e98 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b64      	cmp	r3, #100	; 0x64
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e200      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003786:	4b5d      	ldr	r3, [pc, #372]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d0f0      	beq.n	8003774 <HAL_RCC_OscConfig+0xe4>
 8003792:	e014      	b.n	80037be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003794:	f7ff fb80 	bl	8002e98 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800379c:	f7ff fb7c 	bl	8002e98 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b64      	cmp	r3, #100	; 0x64
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e1ec      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ae:	4b53      	ldr	r3, [pc, #332]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f0      	bne.n	800379c <HAL_RCC_OscConfig+0x10c>
 80037ba:	e000      	b.n	80037be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d063      	beq.n	8003892 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037ca:	4b4c      	ldr	r3, [pc, #304]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f003 030c 	and.w	r3, r3, #12
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00b      	beq.n	80037ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80037d6:	4b49      	ldr	r3, [pc, #292]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f003 030c 	and.w	r3, r3, #12
 80037de:	2b08      	cmp	r3, #8
 80037e0:	d11c      	bne.n	800381c <HAL_RCC_OscConfig+0x18c>
 80037e2:	4b46      	ldr	r3, [pc, #280]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d116      	bne.n	800381c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ee:	4b43      	ldr	r3, [pc, #268]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d005      	beq.n	8003806 <HAL_RCC_OscConfig+0x176>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	691b      	ldr	r3, [r3, #16]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d001      	beq.n	8003806 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e1c0      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003806:	4b3d      	ldr	r3, [pc, #244]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	4939      	ldr	r1, [pc, #228]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003816:	4313      	orrs	r3, r2
 8003818:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800381a:	e03a      	b.n	8003892 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d020      	beq.n	8003866 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003824:	4b36      	ldr	r3, [pc, #216]	; (8003900 <HAL_RCC_OscConfig+0x270>)
 8003826:	2201      	movs	r2, #1
 8003828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800382a:	f7ff fb35 	bl	8002e98 <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003830:	e008      	b.n	8003844 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003832:	f7ff fb31 	bl	8002e98 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e1a1      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003844:	4b2d      	ldr	r3, [pc, #180]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0f0      	beq.n	8003832 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003850:	4b2a      	ldr	r3, [pc, #168]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	695b      	ldr	r3, [r3, #20]
 800385c:	00db      	lsls	r3, r3, #3
 800385e:	4927      	ldr	r1, [pc, #156]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003860:	4313      	orrs	r3, r2
 8003862:	600b      	str	r3, [r1, #0]
 8003864:	e015      	b.n	8003892 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003866:	4b26      	ldr	r3, [pc, #152]	; (8003900 <HAL_RCC_OscConfig+0x270>)
 8003868:	2200      	movs	r2, #0
 800386a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800386c:	f7ff fb14 	bl	8002e98 <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003874:	f7ff fb10 	bl	8002e98 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b02      	cmp	r3, #2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e180      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003886:	4b1d      	ldr	r3, [pc, #116]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1f0      	bne.n	8003874 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0308 	and.w	r3, r3, #8
 800389a:	2b00      	cmp	r3, #0
 800389c:	d03a      	beq.n	8003914 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d019      	beq.n	80038da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038a6:	4b17      	ldr	r3, [pc, #92]	; (8003904 <HAL_RCC_OscConfig+0x274>)
 80038a8:	2201      	movs	r2, #1
 80038aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ac:	f7ff faf4 	bl	8002e98 <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038b4:	f7ff faf0 	bl	8002e98 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e160      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038c6:	4b0d      	ldr	r3, [pc, #52]	; (80038fc <HAL_RCC_OscConfig+0x26c>)
 80038c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d0f0      	beq.n	80038b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80038d2:	2001      	movs	r0, #1
 80038d4:	f000 fafe 	bl	8003ed4 <RCC_Delay>
 80038d8:	e01c      	b.n	8003914 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038da:	4b0a      	ldr	r3, [pc, #40]	; (8003904 <HAL_RCC_OscConfig+0x274>)
 80038dc:	2200      	movs	r2, #0
 80038de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038e0:	f7ff fada 	bl	8002e98 <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038e6:	e00f      	b.n	8003908 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038e8:	f7ff fad6 	bl	8002e98 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d908      	bls.n	8003908 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e146      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
 80038fa:	bf00      	nop
 80038fc:	40021000 	.word	0x40021000
 8003900:	42420000 	.word	0x42420000
 8003904:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003908:	4b92      	ldr	r3, [pc, #584]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 800390a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1e9      	bne.n	80038e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0304 	and.w	r3, r3, #4
 800391c:	2b00      	cmp	r3, #0
 800391e:	f000 80a6 	beq.w	8003a6e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003922:	2300      	movs	r3, #0
 8003924:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003926:	4b8b      	ldr	r3, [pc, #556]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003928:	69db      	ldr	r3, [r3, #28]
 800392a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10d      	bne.n	800394e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003932:	4b88      	ldr	r3, [pc, #544]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	4a87      	ldr	r2, [pc, #540]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003938:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800393c:	61d3      	str	r3, [r2, #28]
 800393e:	4b85      	ldr	r3, [pc, #532]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003940:	69db      	ldr	r3, [r3, #28]
 8003942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003946:	60bb      	str	r3, [r7, #8]
 8003948:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800394a:	2301      	movs	r3, #1
 800394c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800394e:	4b82      	ldr	r3, [pc, #520]	; (8003b58 <HAL_RCC_OscConfig+0x4c8>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003956:	2b00      	cmp	r3, #0
 8003958:	d118      	bne.n	800398c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800395a:	4b7f      	ldr	r3, [pc, #508]	; (8003b58 <HAL_RCC_OscConfig+0x4c8>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a7e      	ldr	r2, [pc, #504]	; (8003b58 <HAL_RCC_OscConfig+0x4c8>)
 8003960:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003964:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003966:	f7ff fa97 	bl	8002e98 <HAL_GetTick>
 800396a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800396c:	e008      	b.n	8003980 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800396e:	f7ff fa93 	bl	8002e98 <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b64      	cmp	r3, #100	; 0x64
 800397a:	d901      	bls.n	8003980 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e103      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003980:	4b75      	ldr	r3, [pc, #468]	; (8003b58 <HAL_RCC_OscConfig+0x4c8>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003988:	2b00      	cmp	r3, #0
 800398a:	d0f0      	beq.n	800396e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d106      	bne.n	80039a2 <HAL_RCC_OscConfig+0x312>
 8003994:	4b6f      	ldr	r3, [pc, #444]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003996:	6a1b      	ldr	r3, [r3, #32]
 8003998:	4a6e      	ldr	r2, [pc, #440]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 800399a:	f043 0301 	orr.w	r3, r3, #1
 800399e:	6213      	str	r3, [r2, #32]
 80039a0:	e02d      	b.n	80039fe <HAL_RCC_OscConfig+0x36e>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d10c      	bne.n	80039c4 <HAL_RCC_OscConfig+0x334>
 80039aa:	4b6a      	ldr	r3, [pc, #424]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 80039ac:	6a1b      	ldr	r3, [r3, #32]
 80039ae:	4a69      	ldr	r2, [pc, #420]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 80039b0:	f023 0301 	bic.w	r3, r3, #1
 80039b4:	6213      	str	r3, [r2, #32]
 80039b6:	4b67      	ldr	r3, [pc, #412]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 80039b8:	6a1b      	ldr	r3, [r3, #32]
 80039ba:	4a66      	ldr	r2, [pc, #408]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 80039bc:	f023 0304 	bic.w	r3, r3, #4
 80039c0:	6213      	str	r3, [r2, #32]
 80039c2:	e01c      	b.n	80039fe <HAL_RCC_OscConfig+0x36e>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	2b05      	cmp	r3, #5
 80039ca:	d10c      	bne.n	80039e6 <HAL_RCC_OscConfig+0x356>
 80039cc:	4b61      	ldr	r3, [pc, #388]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 80039ce:	6a1b      	ldr	r3, [r3, #32]
 80039d0:	4a60      	ldr	r2, [pc, #384]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 80039d2:	f043 0304 	orr.w	r3, r3, #4
 80039d6:	6213      	str	r3, [r2, #32]
 80039d8:	4b5e      	ldr	r3, [pc, #376]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 80039da:	6a1b      	ldr	r3, [r3, #32]
 80039dc:	4a5d      	ldr	r2, [pc, #372]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 80039de:	f043 0301 	orr.w	r3, r3, #1
 80039e2:	6213      	str	r3, [r2, #32]
 80039e4:	e00b      	b.n	80039fe <HAL_RCC_OscConfig+0x36e>
 80039e6:	4b5b      	ldr	r3, [pc, #364]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	4a5a      	ldr	r2, [pc, #360]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 80039ec:	f023 0301 	bic.w	r3, r3, #1
 80039f0:	6213      	str	r3, [r2, #32]
 80039f2:	4b58      	ldr	r3, [pc, #352]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 80039f4:	6a1b      	ldr	r3, [r3, #32]
 80039f6:	4a57      	ldr	r2, [pc, #348]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 80039f8:	f023 0304 	bic.w	r3, r3, #4
 80039fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d015      	beq.n	8003a32 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a06:	f7ff fa47 	bl	8002e98 <HAL_GetTick>
 8003a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a0c:	e00a      	b.n	8003a24 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a0e:	f7ff fa43 	bl	8002e98 <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d901      	bls.n	8003a24 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a20:	2303      	movs	r3, #3
 8003a22:	e0b1      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a24:	4b4b      	ldr	r3, [pc, #300]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003a26:	6a1b      	ldr	r3, [r3, #32]
 8003a28:	f003 0302 	and.w	r3, r3, #2
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d0ee      	beq.n	8003a0e <HAL_RCC_OscConfig+0x37e>
 8003a30:	e014      	b.n	8003a5c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a32:	f7ff fa31 	bl	8002e98 <HAL_GetTick>
 8003a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a38:	e00a      	b.n	8003a50 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a3a:	f7ff fa2d 	bl	8002e98 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d901      	bls.n	8003a50 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e09b      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a50:	4b40      	ldr	r3, [pc, #256]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1ee      	bne.n	8003a3a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a5c:	7dfb      	ldrb	r3, [r7, #23]
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d105      	bne.n	8003a6e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a62:	4b3c      	ldr	r3, [pc, #240]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003a64:	69db      	ldr	r3, [r3, #28]
 8003a66:	4a3b      	ldr	r2, [pc, #236]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003a68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a6c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	69db      	ldr	r3, [r3, #28]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	f000 8087 	beq.w	8003b86 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a78:	4b36      	ldr	r3, [pc, #216]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f003 030c 	and.w	r3, r3, #12
 8003a80:	2b08      	cmp	r3, #8
 8003a82:	d061      	beq.n	8003b48 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	69db      	ldr	r3, [r3, #28]
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d146      	bne.n	8003b1a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a8c:	4b33      	ldr	r3, [pc, #204]	; (8003b5c <HAL_RCC_OscConfig+0x4cc>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a92:	f7ff fa01 	bl	8002e98 <HAL_GetTick>
 8003a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a98:	e008      	b.n	8003aac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a9a:	f7ff f9fd 	bl	8002e98 <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d901      	bls.n	8003aac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e06d      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003aac:	4b29      	ldr	r3, [pc, #164]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d1f0      	bne.n	8003a9a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a1b      	ldr	r3, [r3, #32]
 8003abc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ac0:	d108      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ac2:	4b24      	ldr	r3, [pc, #144]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	4921      	ldr	r1, [pc, #132]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ad4:	4b1f      	ldr	r3, [pc, #124]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a19      	ldr	r1, [r3, #32]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae4:	430b      	orrs	r3, r1
 8003ae6:	491b      	ldr	r1, [pc, #108]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003aec:	4b1b      	ldr	r3, [pc, #108]	; (8003b5c <HAL_RCC_OscConfig+0x4cc>)
 8003aee:	2201      	movs	r2, #1
 8003af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af2:	f7ff f9d1 	bl	8002e98 <HAL_GetTick>
 8003af6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003af8:	e008      	b.n	8003b0c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003afa:	f7ff f9cd 	bl	8002e98 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d901      	bls.n	8003b0c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e03d      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b0c:	4b11      	ldr	r3, [pc, #68]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d0f0      	beq.n	8003afa <HAL_RCC_OscConfig+0x46a>
 8003b18:	e035      	b.n	8003b86 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b1a:	4b10      	ldr	r3, [pc, #64]	; (8003b5c <HAL_RCC_OscConfig+0x4cc>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b20:	f7ff f9ba 	bl	8002e98 <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b26:	e008      	b.n	8003b3a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b28:	f7ff f9b6 	bl	8002e98 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d901      	bls.n	8003b3a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e026      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b3a:	4b06      	ldr	r3, [pc, #24]	; (8003b54 <HAL_RCC_OscConfig+0x4c4>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d1f0      	bne.n	8003b28 <HAL_RCC_OscConfig+0x498>
 8003b46:	e01e      	b.n	8003b86 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	69db      	ldr	r3, [r3, #28]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d107      	bne.n	8003b60 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e019      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
 8003b54:	40021000 	.word	0x40021000
 8003b58:	40007000 	.word	0x40007000
 8003b5c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b60:	4b0b      	ldr	r3, [pc, #44]	; (8003b90 <HAL_RCC_OscConfig+0x500>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a1b      	ldr	r3, [r3, #32]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d106      	bne.n	8003b82 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d001      	beq.n	8003b86 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e000      	b.n	8003b88 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3718      	adds	r7, #24
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	40021000 	.word	0x40021000

08003b94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d101      	bne.n	8003ba8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e0d0      	b.n	8003d4a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ba8:	4b6a      	ldr	r3, [pc, #424]	; (8003d54 <HAL_RCC_ClockConfig+0x1c0>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0307 	and.w	r3, r3, #7
 8003bb0:	683a      	ldr	r2, [r7, #0]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d910      	bls.n	8003bd8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bb6:	4b67      	ldr	r3, [pc, #412]	; (8003d54 <HAL_RCC_ClockConfig+0x1c0>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f023 0207 	bic.w	r2, r3, #7
 8003bbe:	4965      	ldr	r1, [pc, #404]	; (8003d54 <HAL_RCC_ClockConfig+0x1c0>)
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bc6:	4b63      	ldr	r3, [pc, #396]	; (8003d54 <HAL_RCC_ClockConfig+0x1c0>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0307 	and.w	r3, r3, #7
 8003bce:	683a      	ldr	r2, [r7, #0]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d001      	beq.n	8003bd8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e0b8      	b.n	8003d4a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0302 	and.w	r3, r3, #2
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d020      	beq.n	8003c26 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0304 	and.w	r3, r3, #4
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d005      	beq.n	8003bfc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bf0:	4b59      	ldr	r3, [pc, #356]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	4a58      	ldr	r2, [pc, #352]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003bfa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d005      	beq.n	8003c14 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c08:	4b53      	ldr	r3, [pc, #332]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	4a52      	ldr	r2, [pc, #328]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003c0e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003c12:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c14:	4b50      	ldr	r3, [pc, #320]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	494d      	ldr	r1, [pc, #308]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d040      	beq.n	8003cb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d107      	bne.n	8003c4a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c3a:	4b47      	ldr	r3, [pc, #284]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d115      	bne.n	8003c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e07f      	b.n	8003d4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d107      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c52:	4b41      	ldr	r3, [pc, #260]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d109      	bne.n	8003c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e073      	b.n	8003d4a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c62:	4b3d      	ldr	r3, [pc, #244]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0302 	and.w	r3, r3, #2
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e06b      	b.n	8003d4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c72:	4b39      	ldr	r3, [pc, #228]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f023 0203 	bic.w	r2, r3, #3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	4936      	ldr	r1, [pc, #216]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c84:	f7ff f908 	bl	8002e98 <HAL_GetTick>
 8003c88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c8a:	e00a      	b.n	8003ca2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c8c:	f7ff f904 	bl	8002e98 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e053      	b.n	8003d4a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ca2:	4b2d      	ldr	r3, [pc, #180]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f003 020c 	and.w	r2, r3, #12
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d1eb      	bne.n	8003c8c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cb4:	4b27      	ldr	r3, [pc, #156]	; (8003d54 <HAL_RCC_ClockConfig+0x1c0>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0307 	and.w	r3, r3, #7
 8003cbc:	683a      	ldr	r2, [r7, #0]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d210      	bcs.n	8003ce4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cc2:	4b24      	ldr	r3, [pc, #144]	; (8003d54 <HAL_RCC_ClockConfig+0x1c0>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f023 0207 	bic.w	r2, r3, #7
 8003cca:	4922      	ldr	r1, [pc, #136]	; (8003d54 <HAL_RCC_ClockConfig+0x1c0>)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cd2:	4b20      	ldr	r3, [pc, #128]	; (8003d54 <HAL_RCC_ClockConfig+0x1c0>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0307 	and.w	r3, r3, #7
 8003cda:	683a      	ldr	r2, [r7, #0]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d001      	beq.n	8003ce4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e032      	b.n	8003d4a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0304 	and.w	r3, r3, #4
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d008      	beq.n	8003d02 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cf0:	4b19      	ldr	r3, [pc, #100]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	4916      	ldr	r1, [pc, #88]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0308 	and.w	r3, r3, #8
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d009      	beq.n	8003d22 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d0e:	4b12      	ldr	r3, [pc, #72]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	490e      	ldr	r1, [pc, #56]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d22:	f000 f821 	bl	8003d68 <HAL_RCC_GetSysClockFreq>
 8003d26:	4602      	mov	r2, r0
 8003d28:	4b0b      	ldr	r3, [pc, #44]	; (8003d58 <HAL_RCC_ClockConfig+0x1c4>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	091b      	lsrs	r3, r3, #4
 8003d2e:	f003 030f 	and.w	r3, r3, #15
 8003d32:	490a      	ldr	r1, [pc, #40]	; (8003d5c <HAL_RCC_ClockConfig+0x1c8>)
 8003d34:	5ccb      	ldrb	r3, [r1, r3]
 8003d36:	fa22 f303 	lsr.w	r3, r2, r3
 8003d3a:	4a09      	ldr	r2, [pc, #36]	; (8003d60 <HAL_RCC_ClockConfig+0x1cc>)
 8003d3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d3e:	4b09      	ldr	r3, [pc, #36]	; (8003d64 <HAL_RCC_ClockConfig+0x1d0>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7fe feac 	bl	8002aa0 <HAL_InitTick>

  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	40022000 	.word	0x40022000
 8003d58:	40021000 	.word	0x40021000
 8003d5c:	0800a768 	.word	0x0800a768
 8003d60:	20000030 	.word	0x20000030
 8003d64:	20000034 	.word	0x20000034

08003d68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b087      	sub	sp, #28
 8003d6c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	60fb      	str	r3, [r7, #12]
 8003d72:	2300      	movs	r3, #0
 8003d74:	60bb      	str	r3, [r7, #8]
 8003d76:	2300      	movs	r3, #0
 8003d78:	617b      	str	r3, [r7, #20]
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d82:	4b1e      	ldr	r3, [pc, #120]	; (8003dfc <HAL_RCC_GetSysClockFreq+0x94>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f003 030c 	and.w	r3, r3, #12
 8003d8e:	2b04      	cmp	r3, #4
 8003d90:	d002      	beq.n	8003d98 <HAL_RCC_GetSysClockFreq+0x30>
 8003d92:	2b08      	cmp	r3, #8
 8003d94:	d003      	beq.n	8003d9e <HAL_RCC_GetSysClockFreq+0x36>
 8003d96:	e027      	b.n	8003de8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d98:	4b19      	ldr	r3, [pc, #100]	; (8003e00 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d9a:	613b      	str	r3, [r7, #16]
      break;
 8003d9c:	e027      	b.n	8003dee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	0c9b      	lsrs	r3, r3, #18
 8003da2:	f003 030f 	and.w	r3, r3, #15
 8003da6:	4a17      	ldr	r2, [pc, #92]	; (8003e04 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003da8:	5cd3      	ldrb	r3, [r2, r3]
 8003daa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d010      	beq.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003db6:	4b11      	ldr	r3, [pc, #68]	; (8003dfc <HAL_RCC_GetSysClockFreq+0x94>)
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	0c5b      	lsrs	r3, r3, #17
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	4a11      	ldr	r2, [pc, #68]	; (8003e08 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003dc2:	5cd3      	ldrb	r3, [r2, r3]
 8003dc4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a0d      	ldr	r2, [pc, #52]	; (8003e00 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dca:	fb03 f202 	mul.w	r2, r3, r2
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd4:	617b      	str	r3, [r7, #20]
 8003dd6:	e004      	b.n	8003de2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a0c      	ldr	r2, [pc, #48]	; (8003e0c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003ddc:	fb02 f303 	mul.w	r3, r2, r3
 8003de0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	613b      	str	r3, [r7, #16]
      break;
 8003de6:	e002      	b.n	8003dee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003de8:	4b05      	ldr	r3, [pc, #20]	; (8003e00 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dea:	613b      	str	r3, [r7, #16]
      break;
 8003dec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dee:	693b      	ldr	r3, [r7, #16]
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	371c      	adds	r7, #28
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bc80      	pop	{r7}
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	40021000 	.word	0x40021000
 8003e00:	007a1200 	.word	0x007a1200
 8003e04:	0800a780 	.word	0x0800a780
 8003e08:	0800a790 	.word	0x0800a790
 8003e0c:	003d0900 	.word	0x003d0900

08003e10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e14:	4b02      	ldr	r3, [pc, #8]	; (8003e20 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e16:	681b      	ldr	r3, [r3, #0]
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bc80      	pop	{r7}
 8003e1e:	4770      	bx	lr
 8003e20:	20000030 	.word	0x20000030

08003e24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e28:	f7ff fff2 	bl	8003e10 <HAL_RCC_GetHCLKFreq>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	4b05      	ldr	r3, [pc, #20]	; (8003e44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	0a1b      	lsrs	r3, r3, #8
 8003e34:	f003 0307 	and.w	r3, r3, #7
 8003e38:	4903      	ldr	r1, [pc, #12]	; (8003e48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e3a:	5ccb      	ldrb	r3, [r1, r3]
 8003e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	40021000 	.word	0x40021000
 8003e48:	0800a778 	.word	0x0800a778

08003e4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e50:	f7ff ffde 	bl	8003e10 <HAL_RCC_GetHCLKFreq>
 8003e54:	4602      	mov	r2, r0
 8003e56:	4b05      	ldr	r3, [pc, #20]	; (8003e6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	0adb      	lsrs	r3, r3, #11
 8003e5c:	f003 0307 	and.w	r3, r3, #7
 8003e60:	4903      	ldr	r1, [pc, #12]	; (8003e70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e62:	5ccb      	ldrb	r3, [r1, r3]
 8003e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	40021000 	.word	0x40021000
 8003e70:	0800a778 	.word	0x0800a778

08003e74 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	220f      	movs	r2, #15
 8003e82:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e84:	4b11      	ldr	r3, [pc, #68]	; (8003ecc <HAL_RCC_GetClockConfig+0x58>)
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f003 0203 	and.w	r2, r3, #3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003e90:	4b0e      	ldr	r3, [pc, #56]	; (8003ecc <HAL_RCC_GetClockConfig+0x58>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003e9c:	4b0b      	ldr	r3, [pc, #44]	; (8003ecc <HAL_RCC_GetClockConfig+0x58>)
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003ea8:	4b08      	ldr	r3, [pc, #32]	; (8003ecc <HAL_RCC_GetClockConfig+0x58>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	08db      	lsrs	r3, r3, #3
 8003eae:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003eb6:	4b06      	ldr	r3, [pc, #24]	; (8003ed0 <HAL_RCC_GetClockConfig+0x5c>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0207 	and.w	r2, r3, #7
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003ec2:	bf00      	nop
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bc80      	pop	{r7}
 8003eca:	4770      	bx	lr
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	40022000 	.word	0x40022000

08003ed4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b085      	sub	sp, #20
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003edc:	4b0a      	ldr	r3, [pc, #40]	; (8003f08 <RCC_Delay+0x34>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a0a      	ldr	r2, [pc, #40]	; (8003f0c <RCC_Delay+0x38>)
 8003ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee6:	0a5b      	lsrs	r3, r3, #9
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	fb02 f303 	mul.w	r3, r2, r3
 8003eee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ef0:	bf00      	nop
  }
  while (Delay --);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	1e5a      	subs	r2, r3, #1
 8003ef6:	60fa      	str	r2, [r7, #12]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d1f9      	bne.n	8003ef0 <RCC_Delay+0x1c>
}
 8003efc:	bf00      	nop
 8003efe:	bf00      	nop
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bc80      	pop	{r7}
 8003f06:	4770      	bx	lr
 8003f08:	20000030 	.word	0x20000030
 8003f0c:	10624dd3 	.word	0x10624dd3

08003f10 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	60b9      	str	r1, [r7, #8]
 8003f1a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d004      	beq.n	8003f2c <HAL_SRAM_Init+0x1c>
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	699b      	ldr	r3, [r3, #24]
 8003f26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f2a:	d101      	bne.n	8003f30 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e038      	b.n	8003fa2 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d106      	bne.n	8003f4a <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f7fe fda1 	bl	8002a8c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	3308      	adds	r3, #8
 8003f52:	4619      	mov	r1, r3
 8003f54:	4610      	mov	r0, r2
 8003f56:	f001 fd79 	bl	8005a4c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6818      	ldr	r0, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	461a      	mov	r2, r3
 8003f64:	68b9      	ldr	r1, [r7, #8]
 8003f66:	f001 fddb 	bl	8005b20 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6858      	ldr	r0, [r3, #4]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	689a      	ldr	r2, [r3, #8]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f76:	6879      	ldr	r1, [r7, #4]
 8003f78:	f001 fe00 	bl	8005b7c <FSMC_NORSRAM_Extended_Timing_Init>
                                          hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	68fa      	ldr	r2, [r7, #12]
 8003f82:	6892      	ldr	r2, [r2, #8]
 8003f84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68fa      	ldr	r2, [r7, #12]
 8003f8e:	6892      	ldr	r2, [r2, #8]
 8003f90:	f041 0101 	orr.w	r1, r1, #1
 8003f94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b082      	sub	sp, #8
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d101      	bne.n	8003fbc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e041      	b.n	8004040 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d106      	bne.n	8003fd6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f7fe fbf7 	bl	80027c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2202      	movs	r2, #2
 8003fda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	3304      	adds	r3, #4
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	4610      	mov	r0, r2
 8003fea:	f000 fc3d 	bl	8004868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2201      	movs	r2, #1
 8004002:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2201      	movs	r2, #1
 800400a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2201      	movs	r2, #1
 8004012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	3708      	adds	r7, #8
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}

08004048 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004048:	b480      	push	{r7}
 800404a:	b085      	sub	sp, #20
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004056:	b2db      	uxtb	r3, r3
 8004058:	2b01      	cmp	r3, #1
 800405a:	d001      	beq.n	8004060 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e044      	b.n	80040ea <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68da      	ldr	r2, [r3, #12]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f042 0201 	orr.w	r2, r2, #1
 8004076:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a1d      	ldr	r2, [pc, #116]	; (80040f4 <HAL_TIM_Base_Start_IT+0xac>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d018      	beq.n	80040b4 <HAL_TIM_Base_Start_IT+0x6c>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a1c      	ldr	r2, [pc, #112]	; (80040f8 <HAL_TIM_Base_Start_IT+0xb0>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d013      	beq.n	80040b4 <HAL_TIM_Base_Start_IT+0x6c>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004094:	d00e      	beq.n	80040b4 <HAL_TIM_Base_Start_IT+0x6c>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a18      	ldr	r2, [pc, #96]	; (80040fc <HAL_TIM_Base_Start_IT+0xb4>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d009      	beq.n	80040b4 <HAL_TIM_Base_Start_IT+0x6c>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a16      	ldr	r2, [pc, #88]	; (8004100 <HAL_TIM_Base_Start_IT+0xb8>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d004      	beq.n	80040b4 <HAL_TIM_Base_Start_IT+0x6c>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a15      	ldr	r2, [pc, #84]	; (8004104 <HAL_TIM_Base_Start_IT+0xbc>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d111      	bne.n	80040d8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f003 0307 	and.w	r3, r3, #7
 80040be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2b06      	cmp	r3, #6
 80040c4:	d010      	beq.n	80040e8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f042 0201 	orr.w	r2, r2, #1
 80040d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d6:	e007      	b.n	80040e8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f042 0201 	orr.w	r2, r2, #1
 80040e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3714      	adds	r7, #20
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr
 80040f4:	40012c00 	.word	0x40012c00
 80040f8:	40013400 	.word	0x40013400
 80040fc:	40000400 	.word	0x40000400
 8004100:	40000800 	.word	0x40000800
 8004104:	40000c00 	.word	0x40000c00

08004108 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d101      	bne.n	800411a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e041      	b.n	800419e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d106      	bne.n	8004134 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f839 	bl	80041a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2202      	movs	r2, #2
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	3304      	adds	r3, #4
 8004144:	4619      	mov	r1, r3
 8004146:	4610      	mov	r0, r2
 8004148:	f000 fb8e 	bl	8004868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3708      	adds	r7, #8
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}

080041a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80041a6:	b480      	push	{r7}
 80041a8:	b083      	sub	sp, #12
 80041aa:	af00      	add	r7, sp, #0
 80041ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80041ae:	bf00      	nop
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bc80      	pop	{r7}
 80041b6:	4770      	bx	lr

080041b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d109      	bne.n	80041dc <HAL_TIM_PWM_Start+0x24>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	bf14      	ite	ne
 80041d4:	2301      	movne	r3, #1
 80041d6:	2300      	moveq	r3, #0
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	e022      	b.n	8004222 <HAL_TIM_PWM_Start+0x6a>
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	2b04      	cmp	r3, #4
 80041e0:	d109      	bne.n	80041f6 <HAL_TIM_PWM_Start+0x3e>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	bf14      	ite	ne
 80041ee:	2301      	movne	r3, #1
 80041f0:	2300      	moveq	r3, #0
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	e015      	b.n	8004222 <HAL_TIM_PWM_Start+0x6a>
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	2b08      	cmp	r3, #8
 80041fa:	d109      	bne.n	8004210 <HAL_TIM_PWM_Start+0x58>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004202:	b2db      	uxtb	r3, r3
 8004204:	2b01      	cmp	r3, #1
 8004206:	bf14      	ite	ne
 8004208:	2301      	movne	r3, #1
 800420a:	2300      	moveq	r3, #0
 800420c:	b2db      	uxtb	r3, r3
 800420e:	e008      	b.n	8004222 <HAL_TIM_PWM_Start+0x6a>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004216:	b2db      	uxtb	r3, r3
 8004218:	2b01      	cmp	r3, #1
 800421a:	bf14      	ite	ne
 800421c:	2301      	movne	r3, #1
 800421e:	2300      	moveq	r3, #0
 8004220:	b2db      	uxtb	r3, r3
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e072      	b.n	8004310 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d104      	bne.n	800423a <HAL_TIM_PWM_Start+0x82>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2202      	movs	r2, #2
 8004234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004238:	e013      	b.n	8004262 <HAL_TIM_PWM_Start+0xaa>
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	2b04      	cmp	r3, #4
 800423e:	d104      	bne.n	800424a <HAL_TIM_PWM_Start+0x92>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2202      	movs	r2, #2
 8004244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004248:	e00b      	b.n	8004262 <HAL_TIM_PWM_Start+0xaa>
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	2b08      	cmp	r3, #8
 800424e:	d104      	bne.n	800425a <HAL_TIM_PWM_Start+0xa2>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2202      	movs	r2, #2
 8004254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004258:	e003      	b.n	8004262 <HAL_TIM_PWM_Start+0xaa>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2202      	movs	r2, #2
 800425e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2201      	movs	r2, #1
 8004268:	6839      	ldr	r1, [r7, #0]
 800426a:	4618      	mov	r0, r3
 800426c:	f000 fdc4 	bl	8004df8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a28      	ldr	r2, [pc, #160]	; (8004318 <HAL_TIM_PWM_Start+0x160>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d004      	beq.n	8004284 <HAL_TIM_PWM_Start+0xcc>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a27      	ldr	r2, [pc, #156]	; (800431c <HAL_TIM_PWM_Start+0x164>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d101      	bne.n	8004288 <HAL_TIM_PWM_Start+0xd0>
 8004284:	2301      	movs	r3, #1
 8004286:	e000      	b.n	800428a <HAL_TIM_PWM_Start+0xd2>
 8004288:	2300      	movs	r3, #0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d007      	beq.n	800429e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800429c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a1d      	ldr	r2, [pc, #116]	; (8004318 <HAL_TIM_PWM_Start+0x160>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d018      	beq.n	80042da <HAL_TIM_PWM_Start+0x122>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a1b      	ldr	r2, [pc, #108]	; (800431c <HAL_TIM_PWM_Start+0x164>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d013      	beq.n	80042da <HAL_TIM_PWM_Start+0x122>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042ba:	d00e      	beq.n	80042da <HAL_TIM_PWM_Start+0x122>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a17      	ldr	r2, [pc, #92]	; (8004320 <HAL_TIM_PWM_Start+0x168>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d009      	beq.n	80042da <HAL_TIM_PWM_Start+0x122>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a16      	ldr	r2, [pc, #88]	; (8004324 <HAL_TIM_PWM_Start+0x16c>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d004      	beq.n	80042da <HAL_TIM_PWM_Start+0x122>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a14      	ldr	r2, [pc, #80]	; (8004328 <HAL_TIM_PWM_Start+0x170>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d111      	bne.n	80042fe <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2b06      	cmp	r3, #6
 80042ea:	d010      	beq.n	800430e <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f042 0201 	orr.w	r2, r2, #1
 80042fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042fc:	e007      	b.n	800430e <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f042 0201 	orr.w	r2, r2, #1
 800430c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3710      	adds	r7, #16
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	40012c00 	.word	0x40012c00
 800431c:	40013400 	.word	0x40013400
 8004320:	40000400 	.word	0x40000400
 8004324:	40000800 	.word	0x40000800
 8004328:	40000c00 	.word	0x40000c00

0800432c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	f003 0302 	and.w	r3, r3, #2
 800434a:	2b00      	cmp	r3, #0
 800434c:	d020      	beq.n	8004390 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f003 0302 	and.w	r3, r3, #2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d01b      	beq.n	8004390 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f06f 0202 	mvn.w	r2, #2
 8004360:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2201      	movs	r2, #1
 8004366:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 fa5a 	bl	8004830 <HAL_TIM_IC_CaptureCallback>
 800437c:	e005      	b.n	800438a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 fa4d 	bl	800481e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 fa5c 	bl	8004842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	f003 0304 	and.w	r3, r3, #4
 8004396:	2b00      	cmp	r3, #0
 8004398:	d020      	beq.n	80043dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f003 0304 	and.w	r3, r3, #4
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d01b      	beq.n	80043dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f06f 0204 	mvn.w	r2, #4
 80043ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2202      	movs	r2, #2
 80043b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d003      	beq.n	80043ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 fa34 	bl	8004830 <HAL_TIM_IC_CaptureCallback>
 80043c8:	e005      	b.n	80043d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 fa27 	bl	800481e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f000 fa36 	bl	8004842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d020      	beq.n	8004428 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d01b      	beq.n	8004428 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f06f 0208 	mvn.w	r2, #8
 80043f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2204      	movs	r2, #4
 80043fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	69db      	ldr	r3, [r3, #28]
 8004406:	f003 0303 	and.w	r3, r3, #3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 fa0e 	bl	8004830 <HAL_TIM_IC_CaptureCallback>
 8004414:	e005      	b.n	8004422 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 fa01 	bl	800481e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 fa10 	bl	8004842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	f003 0310 	and.w	r3, r3, #16
 800442e:	2b00      	cmp	r3, #0
 8004430:	d020      	beq.n	8004474 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f003 0310 	and.w	r3, r3, #16
 8004438:	2b00      	cmp	r3, #0
 800443a:	d01b      	beq.n	8004474 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f06f 0210 	mvn.w	r2, #16
 8004444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2208      	movs	r2, #8
 800444a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f9e8 	bl	8004830 <HAL_TIM_IC_CaptureCallback>
 8004460:	e005      	b.n	800446e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 f9db 	bl	800481e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f000 f9ea 	bl	8004842 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	f003 0301 	and.w	r3, r3, #1
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00c      	beq.n	8004498 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f003 0301 	and.w	r3, r3, #1
 8004484:	2b00      	cmp	r3, #0
 8004486:	d007      	beq.n	8004498 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f06f 0201 	mvn.w	r2, #1
 8004490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7fe f946 	bl	8002724 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00c      	beq.n	80044bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d007      	beq.n	80044bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80044b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 fd37 	bl	8004f2a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00c      	beq.n	80044e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d007      	beq.n	80044e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 f9ba 	bl	8004854 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f003 0320 	and.w	r3, r3, #32
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00c      	beq.n	8004504 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f003 0320 	and.w	r3, r3, #32
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d007      	beq.n	8004504 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f06f 0220 	mvn.w	r2, #32
 80044fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 fd0a 	bl	8004f18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004504:	bf00      	nop
 8004506:	3710      	adds	r7, #16
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}

0800450c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b086      	sub	sp, #24
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004518:	2300      	movs	r3, #0
 800451a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004522:	2b01      	cmp	r3, #1
 8004524:	d101      	bne.n	800452a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004526:	2302      	movs	r3, #2
 8004528:	e0ae      	b.n	8004688 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2201      	movs	r2, #1
 800452e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2b0c      	cmp	r3, #12
 8004536:	f200 809f 	bhi.w	8004678 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800453a:	a201      	add	r2, pc, #4	; (adr r2, 8004540 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800453c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004540:	08004575 	.word	0x08004575
 8004544:	08004679 	.word	0x08004679
 8004548:	08004679 	.word	0x08004679
 800454c:	08004679 	.word	0x08004679
 8004550:	080045b5 	.word	0x080045b5
 8004554:	08004679 	.word	0x08004679
 8004558:	08004679 	.word	0x08004679
 800455c:	08004679 	.word	0x08004679
 8004560:	080045f7 	.word	0x080045f7
 8004564:	08004679 	.word	0x08004679
 8004568:	08004679 	.word	0x08004679
 800456c:	08004679 	.word	0x08004679
 8004570:	08004637 	.word	0x08004637
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68b9      	ldr	r1, [r7, #8]
 800457a:	4618      	mov	r0, r3
 800457c:	f000 f9fa 	bl	8004974 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	699a      	ldr	r2, [r3, #24]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f042 0208 	orr.w	r2, r2, #8
 800458e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	699a      	ldr	r2, [r3, #24]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f022 0204 	bic.w	r2, r2, #4
 800459e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6999      	ldr	r1, [r3, #24]
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	691a      	ldr	r2, [r3, #16]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	430a      	orrs	r2, r1
 80045b0:	619a      	str	r2, [r3, #24]
      break;
 80045b2:	e064      	b.n	800467e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68b9      	ldr	r1, [r7, #8]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f000 fa4a 	bl	8004a54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	699a      	ldr	r2, [r3, #24]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	699a      	ldr	r2, [r3, #24]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	6999      	ldr	r1, [r3, #24]
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	021a      	lsls	r2, r3, #8
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	430a      	orrs	r2, r1
 80045f2:	619a      	str	r2, [r3, #24]
      break;
 80045f4:	e043      	b.n	800467e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68b9      	ldr	r1, [r7, #8]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f000 fa9d 	bl	8004b3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	69da      	ldr	r2, [r3, #28]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f042 0208 	orr.w	r2, r2, #8
 8004610:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	69da      	ldr	r2, [r3, #28]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f022 0204 	bic.w	r2, r2, #4
 8004620:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	69d9      	ldr	r1, [r3, #28]
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	691a      	ldr	r2, [r3, #16]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	430a      	orrs	r2, r1
 8004632:	61da      	str	r2, [r3, #28]
      break;
 8004634:	e023      	b.n	800467e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68b9      	ldr	r1, [r7, #8]
 800463c:	4618      	mov	r0, r3
 800463e:	f000 faf1 	bl	8004c24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	69da      	ldr	r2, [r3, #28]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004650:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	69da      	ldr	r2, [r3, #28]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004660:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	69d9      	ldr	r1, [r3, #28]
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	021a      	lsls	r2, r3, #8
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	430a      	orrs	r2, r1
 8004674:	61da      	str	r2, [r3, #28]
      break;
 8004676:	e002      	b.n	800467e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	75fb      	strb	r3, [r7, #23]
      break;
 800467c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004686:	7dfb      	ldrb	r3, [r7, #23]
}
 8004688:	4618      	mov	r0, r3
 800468a:	3718      	adds	r7, #24
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800469a:	2300      	movs	r3, #0
 800469c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d101      	bne.n	80046ac <HAL_TIM_ConfigClockSource+0x1c>
 80046a8:	2302      	movs	r3, #2
 80046aa:	e0b4      	b.n	8004816 <HAL_TIM_ConfigClockSource+0x186>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2202      	movs	r2, #2
 80046b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80046ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68ba      	ldr	r2, [r7, #8]
 80046da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046e4:	d03e      	beq.n	8004764 <HAL_TIM_ConfigClockSource+0xd4>
 80046e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046ea:	f200 8087 	bhi.w	80047fc <HAL_TIM_ConfigClockSource+0x16c>
 80046ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046f2:	f000 8086 	beq.w	8004802 <HAL_TIM_ConfigClockSource+0x172>
 80046f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046fa:	d87f      	bhi.n	80047fc <HAL_TIM_ConfigClockSource+0x16c>
 80046fc:	2b70      	cmp	r3, #112	; 0x70
 80046fe:	d01a      	beq.n	8004736 <HAL_TIM_ConfigClockSource+0xa6>
 8004700:	2b70      	cmp	r3, #112	; 0x70
 8004702:	d87b      	bhi.n	80047fc <HAL_TIM_ConfigClockSource+0x16c>
 8004704:	2b60      	cmp	r3, #96	; 0x60
 8004706:	d050      	beq.n	80047aa <HAL_TIM_ConfigClockSource+0x11a>
 8004708:	2b60      	cmp	r3, #96	; 0x60
 800470a:	d877      	bhi.n	80047fc <HAL_TIM_ConfigClockSource+0x16c>
 800470c:	2b50      	cmp	r3, #80	; 0x50
 800470e:	d03c      	beq.n	800478a <HAL_TIM_ConfigClockSource+0xfa>
 8004710:	2b50      	cmp	r3, #80	; 0x50
 8004712:	d873      	bhi.n	80047fc <HAL_TIM_ConfigClockSource+0x16c>
 8004714:	2b40      	cmp	r3, #64	; 0x40
 8004716:	d058      	beq.n	80047ca <HAL_TIM_ConfigClockSource+0x13a>
 8004718:	2b40      	cmp	r3, #64	; 0x40
 800471a:	d86f      	bhi.n	80047fc <HAL_TIM_ConfigClockSource+0x16c>
 800471c:	2b30      	cmp	r3, #48	; 0x30
 800471e:	d064      	beq.n	80047ea <HAL_TIM_ConfigClockSource+0x15a>
 8004720:	2b30      	cmp	r3, #48	; 0x30
 8004722:	d86b      	bhi.n	80047fc <HAL_TIM_ConfigClockSource+0x16c>
 8004724:	2b20      	cmp	r3, #32
 8004726:	d060      	beq.n	80047ea <HAL_TIM_ConfigClockSource+0x15a>
 8004728:	2b20      	cmp	r3, #32
 800472a:	d867      	bhi.n	80047fc <HAL_TIM_ConfigClockSource+0x16c>
 800472c:	2b00      	cmp	r3, #0
 800472e:	d05c      	beq.n	80047ea <HAL_TIM_ConfigClockSource+0x15a>
 8004730:	2b10      	cmp	r3, #16
 8004732:	d05a      	beq.n	80047ea <HAL_TIM_ConfigClockSource+0x15a>
 8004734:	e062      	b.n	80047fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6818      	ldr	r0, [r3, #0]
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	6899      	ldr	r1, [r3, #8]
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	f000 fb38 	bl	8004dba <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004758:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68ba      	ldr	r2, [r7, #8]
 8004760:	609a      	str	r2, [r3, #8]
      break;
 8004762:	e04f      	b.n	8004804 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6818      	ldr	r0, [r3, #0]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	6899      	ldr	r1, [r3, #8]
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	f000 fb21 	bl	8004dba <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	689a      	ldr	r2, [r3, #8]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004786:	609a      	str	r2, [r3, #8]
      break;
 8004788:	e03c      	b.n	8004804 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6818      	ldr	r0, [r3, #0]
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	6859      	ldr	r1, [r3, #4]
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	461a      	mov	r2, r3
 8004798:	f000 fa98 	bl	8004ccc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2150      	movs	r1, #80	; 0x50
 80047a2:	4618      	mov	r0, r3
 80047a4:	f000 faef 	bl	8004d86 <TIM_ITRx_SetConfig>
      break;
 80047a8:	e02c      	b.n	8004804 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6818      	ldr	r0, [r3, #0]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	6859      	ldr	r1, [r3, #4]
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	461a      	mov	r2, r3
 80047b8:	f000 fab6 	bl	8004d28 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2160      	movs	r1, #96	; 0x60
 80047c2:	4618      	mov	r0, r3
 80047c4:	f000 fadf 	bl	8004d86 <TIM_ITRx_SetConfig>
      break;
 80047c8:	e01c      	b.n	8004804 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6818      	ldr	r0, [r3, #0]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	6859      	ldr	r1, [r3, #4]
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	461a      	mov	r2, r3
 80047d8:	f000 fa78 	bl	8004ccc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2140      	movs	r1, #64	; 0x40
 80047e2:	4618      	mov	r0, r3
 80047e4:	f000 facf 	bl	8004d86 <TIM_ITRx_SetConfig>
      break;
 80047e8:	e00c      	b.n	8004804 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4619      	mov	r1, r3
 80047f4:	4610      	mov	r0, r2
 80047f6:	f000 fac6 	bl	8004d86 <TIM_ITRx_SetConfig>
      break;
 80047fa:	e003      	b.n	8004804 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004800:	e000      	b.n	8004804 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004802:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004814:	7bfb      	ldrb	r3, [r7, #15]
}
 8004816:	4618      	mov	r0, r3
 8004818:	3710      	adds	r7, #16
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800481e:	b480      	push	{r7}
 8004820:	b083      	sub	sp, #12
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004826:	bf00      	nop
 8004828:	370c      	adds	r7, #12
 800482a:	46bd      	mov	sp, r7
 800482c:	bc80      	pop	{r7}
 800482e:	4770      	bx	lr

08004830 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004838:	bf00      	nop
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	bc80      	pop	{r7}
 8004840:	4770      	bx	lr

08004842 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004842:	b480      	push	{r7}
 8004844:	b083      	sub	sp, #12
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800484a:	bf00      	nop
 800484c:	370c      	adds	r7, #12
 800484e:	46bd      	mov	sp, r7
 8004850:	bc80      	pop	{r7}
 8004852:	4770      	bx	lr

08004854 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	bc80      	pop	{r7}
 8004864:	4770      	bx	lr
	...

08004868 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004868:	b480      	push	{r7}
 800486a:	b085      	sub	sp, #20
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a39      	ldr	r2, [pc, #228]	; (8004960 <TIM_Base_SetConfig+0xf8>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d013      	beq.n	80048a8 <TIM_Base_SetConfig+0x40>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a38      	ldr	r2, [pc, #224]	; (8004964 <TIM_Base_SetConfig+0xfc>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d00f      	beq.n	80048a8 <TIM_Base_SetConfig+0x40>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800488e:	d00b      	beq.n	80048a8 <TIM_Base_SetConfig+0x40>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a35      	ldr	r2, [pc, #212]	; (8004968 <TIM_Base_SetConfig+0x100>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d007      	beq.n	80048a8 <TIM_Base_SetConfig+0x40>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a34      	ldr	r2, [pc, #208]	; (800496c <TIM_Base_SetConfig+0x104>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d003      	beq.n	80048a8 <TIM_Base_SetConfig+0x40>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a33      	ldr	r2, [pc, #204]	; (8004970 <TIM_Base_SetConfig+0x108>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d108      	bne.n	80048ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a28      	ldr	r2, [pc, #160]	; (8004960 <TIM_Base_SetConfig+0xf8>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d013      	beq.n	80048ea <TIM_Base_SetConfig+0x82>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a27      	ldr	r2, [pc, #156]	; (8004964 <TIM_Base_SetConfig+0xfc>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d00f      	beq.n	80048ea <TIM_Base_SetConfig+0x82>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048d0:	d00b      	beq.n	80048ea <TIM_Base_SetConfig+0x82>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a24      	ldr	r2, [pc, #144]	; (8004968 <TIM_Base_SetConfig+0x100>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d007      	beq.n	80048ea <TIM_Base_SetConfig+0x82>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a23      	ldr	r2, [pc, #140]	; (800496c <TIM_Base_SetConfig+0x104>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d003      	beq.n	80048ea <TIM_Base_SetConfig+0x82>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a22      	ldr	r2, [pc, #136]	; (8004970 <TIM_Base_SetConfig+0x108>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d108      	bne.n	80048fc <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	695b      	ldr	r3, [r3, #20]
 8004906:	4313      	orrs	r3, r2
 8004908:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	68fa      	ldr	r2, [r7, #12]
 800490e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	689a      	ldr	r2, [r3, #8]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a0f      	ldr	r2, [pc, #60]	; (8004960 <TIM_Base_SetConfig+0xf8>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d003      	beq.n	8004930 <TIM_Base_SetConfig+0xc8>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a0e      	ldr	r2, [pc, #56]	; (8004964 <TIM_Base_SetConfig+0xfc>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d103      	bne.n	8004938 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	691a      	ldr	r2, [r3, #16]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	d005      	beq.n	8004956 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	f023 0201 	bic.w	r2, r3, #1
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	611a      	str	r2, [r3, #16]
  }
}
 8004956:	bf00      	nop
 8004958:	3714      	adds	r7, #20
 800495a:	46bd      	mov	sp, r7
 800495c:	bc80      	pop	{r7}
 800495e:	4770      	bx	lr
 8004960:	40012c00 	.word	0x40012c00
 8004964:	40013400 	.word	0x40013400
 8004968:	40000400 	.word	0x40000400
 800496c:	40000800 	.word	0x40000800
 8004970:	40000c00 	.word	0x40000c00

08004974 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004974:	b480      	push	{r7}
 8004976:	b087      	sub	sp, #28
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a1b      	ldr	r3, [r3, #32]
 8004982:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a1b      	ldr	r3, [r3, #32]
 8004988:	f023 0201 	bic.w	r2, r3, #1
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f023 0303 	bic.w	r3, r3, #3
 80049aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f023 0302 	bic.w	r3, r3, #2
 80049bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	697a      	ldr	r2, [r7, #20]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a20      	ldr	r2, [pc, #128]	; (8004a4c <TIM_OC1_SetConfig+0xd8>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d003      	beq.n	80049d8 <TIM_OC1_SetConfig+0x64>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a1f      	ldr	r2, [pc, #124]	; (8004a50 <TIM_OC1_SetConfig+0xdc>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d10c      	bne.n	80049f2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f023 0308 	bic.w	r3, r3, #8
 80049de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	f023 0304 	bic.w	r3, r3, #4
 80049f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a15      	ldr	r2, [pc, #84]	; (8004a4c <TIM_OC1_SetConfig+0xd8>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d003      	beq.n	8004a02 <TIM_OC1_SetConfig+0x8e>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a14      	ldr	r2, [pc, #80]	; (8004a50 <TIM_OC1_SetConfig+0xdc>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d111      	bne.n	8004a26 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	693a      	ldr	r2, [r7, #16]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	693a      	ldr	r2, [r7, #16]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	693a      	ldr	r2, [r7, #16]
 8004a2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	68fa      	ldr	r2, [r7, #12]
 8004a30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	685a      	ldr	r2, [r3, #4]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	697a      	ldr	r2, [r7, #20]
 8004a3e:	621a      	str	r2, [r3, #32]
}
 8004a40:	bf00      	nop
 8004a42:	371c      	adds	r7, #28
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bc80      	pop	{r7}
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	40012c00 	.word	0x40012c00
 8004a50:	40013400 	.word	0x40013400

08004a54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b087      	sub	sp, #28
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a1b      	ldr	r3, [r3, #32]
 8004a62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a1b      	ldr	r3, [r3, #32]
 8004a68:	f023 0210 	bic.w	r2, r3, #16
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	699b      	ldr	r3, [r3, #24]
 8004a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	021b      	lsls	r3, r3, #8
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f023 0320 	bic.w	r3, r3, #32
 8004a9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	011b      	lsls	r3, r3, #4
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a21      	ldr	r2, [pc, #132]	; (8004b34 <TIM_OC2_SetConfig+0xe0>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d003      	beq.n	8004abc <TIM_OC2_SetConfig+0x68>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a20      	ldr	r2, [pc, #128]	; (8004b38 <TIM_OC2_SetConfig+0xe4>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d10d      	bne.n	8004ad8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ac2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	011b      	lsls	r3, r3, #4
 8004aca:	697a      	ldr	r2, [r7, #20]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ad6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	4a16      	ldr	r2, [pc, #88]	; (8004b34 <TIM_OC2_SetConfig+0xe0>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d003      	beq.n	8004ae8 <TIM_OC2_SetConfig+0x94>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a15      	ldr	r2, [pc, #84]	; (8004b38 <TIM_OC2_SetConfig+0xe4>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d113      	bne.n	8004b10 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004aee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004af6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	695b      	ldr	r3, [r3, #20]
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	693a      	ldr	r2, [r7, #16]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	693a      	ldr	r2, [r7, #16]
 8004b14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	685a      	ldr	r2, [r3, #4]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	621a      	str	r2, [r3, #32]
}
 8004b2a:	bf00      	nop
 8004b2c:	371c      	adds	r7, #28
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bc80      	pop	{r7}
 8004b32:	4770      	bx	lr
 8004b34:	40012c00 	.word	0x40012c00
 8004b38:	40013400 	.word	0x40013400

08004b3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b087      	sub	sp, #28
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a1b      	ldr	r3, [r3, #32]
 8004b50:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f023 0303 	bic.w	r3, r3, #3
 8004b72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	021b      	lsls	r3, r3, #8
 8004b8c:	697a      	ldr	r2, [r7, #20]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a21      	ldr	r2, [pc, #132]	; (8004c1c <TIM_OC3_SetConfig+0xe0>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d003      	beq.n	8004ba2 <TIM_OC3_SetConfig+0x66>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a20      	ldr	r2, [pc, #128]	; (8004c20 <TIM_OC3_SetConfig+0xe4>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d10d      	bne.n	8004bbe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ba8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	021b      	lsls	r3, r3, #8
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a16      	ldr	r2, [pc, #88]	; (8004c1c <TIM_OC3_SetConfig+0xe0>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d003      	beq.n	8004bce <TIM_OC3_SetConfig+0x92>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a15      	ldr	r2, [pc, #84]	; (8004c20 <TIM_OC3_SetConfig+0xe4>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d113      	bne.n	8004bf6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	011b      	lsls	r3, r3, #4
 8004be4:	693a      	ldr	r2, [r7, #16]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	011b      	lsls	r3, r3, #4
 8004bf0:	693a      	ldr	r2, [r7, #16]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	685a      	ldr	r2, [r3, #4]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	621a      	str	r2, [r3, #32]
}
 8004c10:	bf00      	nop
 8004c12:	371c      	adds	r7, #28
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bc80      	pop	{r7}
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	40012c00 	.word	0x40012c00
 8004c20:	40013400 	.word	0x40013400

08004c24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b087      	sub	sp, #28
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a1b      	ldr	r3, [r3, #32]
 8004c38:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	69db      	ldr	r3, [r3, #28]
 8004c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	021b      	lsls	r3, r3, #8
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	031b      	lsls	r3, r3, #12
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a11      	ldr	r2, [pc, #68]	; (8004cc4 <TIM_OC4_SetConfig+0xa0>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d003      	beq.n	8004c8c <TIM_OC4_SetConfig+0x68>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a10      	ldr	r2, [pc, #64]	; (8004cc8 <TIM_OC4_SetConfig+0xa4>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d109      	bne.n	8004ca0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	695b      	ldr	r3, [r3, #20]
 8004c98:	019b      	lsls	r3, r3, #6
 8004c9a:	697a      	ldr	r2, [r7, #20]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	697a      	ldr	r2, [r7, #20]
 8004ca4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	685a      	ldr	r2, [r3, #4]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	693a      	ldr	r2, [r7, #16]
 8004cb8:	621a      	str	r2, [r3, #32]
}
 8004cba:	bf00      	nop
 8004cbc:	371c      	adds	r7, #28
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bc80      	pop	{r7}
 8004cc2:	4770      	bx	lr
 8004cc4:	40012c00 	.word	0x40012c00
 8004cc8:	40013400 	.word	0x40013400

08004ccc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b087      	sub	sp, #28
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6a1b      	ldr	r3, [r3, #32]
 8004cdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	f023 0201 	bic.w	r2, r3, #1
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004cf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	011b      	lsls	r3, r3, #4
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f023 030a 	bic.w	r3, r3, #10
 8004d08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d0a:	697a      	ldr	r2, [r7, #20]
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	621a      	str	r2, [r3, #32]
}
 8004d1e:	bf00      	nop
 8004d20:	371c      	adds	r7, #28
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bc80      	pop	{r7}
 8004d26:	4770      	bx	lr

08004d28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b087      	sub	sp, #28
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	f023 0210 	bic.w	r2, r3, #16
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	031b      	lsls	r3, r3, #12
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d64:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	011b      	lsls	r3, r3, #4
 8004d6a:	697a      	ldr	r2, [r7, #20]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	693a      	ldr	r2, [r7, #16]
 8004d74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	697a      	ldr	r2, [r7, #20]
 8004d7a:	621a      	str	r2, [r3, #32]
}
 8004d7c:	bf00      	nop
 8004d7e:	371c      	adds	r7, #28
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bc80      	pop	{r7}
 8004d84:	4770      	bx	lr

08004d86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d86:	b480      	push	{r7}
 8004d88:	b085      	sub	sp, #20
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
 8004d8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d9e:	683a      	ldr	r2, [r7, #0]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	f043 0307 	orr.w	r3, r3, #7
 8004da8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	68fa      	ldr	r2, [r7, #12]
 8004dae:	609a      	str	r2, [r3, #8]
}
 8004db0:	bf00      	nop
 8004db2:	3714      	adds	r7, #20
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bc80      	pop	{r7}
 8004db8:	4770      	bx	lr

08004dba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004dba:	b480      	push	{r7}
 8004dbc:	b087      	sub	sp, #28
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	60f8      	str	r0, [r7, #12]
 8004dc2:	60b9      	str	r1, [r7, #8]
 8004dc4:	607a      	str	r2, [r7, #4]
 8004dc6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004dd4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	021a      	lsls	r2, r3, #8
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	431a      	orrs	r2, r3
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	609a      	str	r2, [r3, #8]
}
 8004dee:	bf00      	nop
 8004df0:	371c      	adds	r7, #28
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bc80      	pop	{r7}
 8004df6:	4770      	bx	lr

08004df8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b087      	sub	sp, #28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f003 031f 	and.w	r3, r3, #31
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6a1a      	ldr	r2, [r3, #32]
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	43db      	mvns	r3, r3
 8004e1a:	401a      	ands	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6a1a      	ldr	r2, [r3, #32]
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	f003 031f 	and.w	r3, r3, #31
 8004e2a:	6879      	ldr	r1, [r7, #4]
 8004e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e30:	431a      	orrs	r2, r3
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	621a      	str	r2, [r3, #32]
}
 8004e36:	bf00      	nop
 8004e38:	371c      	adds	r7, #28
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bc80      	pop	{r7}
 8004e3e:	4770      	bx	lr

08004e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d101      	bne.n	8004e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e54:	2302      	movs	r3, #2
 8004e56:	e050      	b.n	8004efa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2202      	movs	r2, #2
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a1b      	ldr	r2, [pc, #108]	; (8004f04 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d018      	beq.n	8004ece <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a19      	ldr	r2, [pc, #100]	; (8004f08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d013      	beq.n	8004ece <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eae:	d00e      	beq.n	8004ece <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a15      	ldr	r2, [pc, #84]	; (8004f0c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d009      	beq.n	8004ece <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a14      	ldr	r2, [pc, #80]	; (8004f10 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d004      	beq.n	8004ece <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a12      	ldr	r2, [pc, #72]	; (8004f14 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d10c      	bne.n	8004ee8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ed4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	68ba      	ldr	r2, [r7, #8]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68ba      	ldr	r2, [r7, #8]
 8004ee6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bc80      	pop	{r7}
 8004f02:	4770      	bx	lr
 8004f04:	40012c00 	.word	0x40012c00
 8004f08:	40013400 	.word	0x40013400
 8004f0c:	40000400 	.word	0x40000400
 8004f10:	40000800 	.word	0x40000800
 8004f14:	40000c00 	.word	0x40000c00

08004f18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f20:	bf00      	nop
 8004f22:	370c      	adds	r7, #12
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bc80      	pop	{r7}
 8004f28:	4770      	bx	lr

08004f2a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f2a:	b480      	push	{r7}
 8004f2c:	b083      	sub	sp, #12
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f32:	bf00      	nop
 8004f34:	370c      	adds	r7, #12
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bc80      	pop	{r7}
 8004f3a:	4770      	bx	lr

08004f3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d101      	bne.n	8004f4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e042      	b.n	8004fd4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d106      	bne.n	8004f68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f7fd fcfa 	bl	800295c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2224      	movs	r2, #36	; 0x24
 8004f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68da      	ldr	r2, [r3, #12]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f000 fcd5 	bl	8005930 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	691a      	ldr	r2, [r3, #16]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	695a      	ldr	r2, [r3, #20]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004fa4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68da      	ldr	r2, [r3, #12]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2220      	movs	r2, #32
 8004fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004fd2:	2300      	movs	r3, #0
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3708      	adds	r7, #8
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	2b20      	cmp	r3, #32
 8004ff4:	d112      	bne.n	800501c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d002      	beq.n	8005002 <HAL_UART_Receive_IT+0x26>
 8004ffc:	88fb      	ldrh	r3, [r7, #6]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d101      	bne.n	8005006 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e00b      	b.n	800501e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800500c:	88fb      	ldrh	r3, [r7, #6]
 800500e:	461a      	mov	r2, r3
 8005010:	68b9      	ldr	r1, [r7, #8]
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 fab7 	bl	8005586 <UART_Start_Receive_IT>
 8005018:	4603      	mov	r3, r0
 800501a:	e000      	b.n	800501e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800501c:	2302      	movs	r3, #2
  }
}
 800501e:	4618      	mov	r0, r3
 8005020:	3710      	adds	r7, #16
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
	...

08005028 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b0ba      	sub	sp, #232	; 0xe8
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800504e:	2300      	movs	r3, #0
 8005050:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005054:	2300      	movs	r3, #0
 8005056:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800505a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800505e:	f003 030f 	and.w	r3, r3, #15
 8005062:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005066:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800506a:	2b00      	cmp	r3, #0
 800506c:	d10f      	bne.n	800508e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800506e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005072:	f003 0320 	and.w	r3, r3, #32
 8005076:	2b00      	cmp	r3, #0
 8005078:	d009      	beq.n	800508e <HAL_UART_IRQHandler+0x66>
 800507a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800507e:	f003 0320 	and.w	r3, r3, #32
 8005082:	2b00      	cmp	r3, #0
 8005084:	d003      	beq.n	800508e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 fb93 	bl	80057b2 <UART_Receive_IT>
      return;
 800508c:	e25b      	b.n	8005546 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800508e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005092:	2b00      	cmp	r3, #0
 8005094:	f000 80de 	beq.w	8005254 <HAL_UART_IRQHandler+0x22c>
 8005098:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800509c:	f003 0301 	and.w	r3, r3, #1
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d106      	bne.n	80050b2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80050a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050a8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	f000 80d1 	beq.w	8005254 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80050b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050b6:	f003 0301 	and.w	r3, r3, #1
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00b      	beq.n	80050d6 <HAL_UART_IRQHandler+0xae>
 80050be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d005      	beq.n	80050d6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ce:	f043 0201 	orr.w	r2, r3, #1
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050da:	f003 0304 	and.w	r3, r3, #4
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00b      	beq.n	80050fa <HAL_UART_IRQHandler+0xd2>
 80050e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d005      	beq.n	80050fa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050f2:	f043 0202 	orr.w	r2, r3, #2
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80050fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00b      	beq.n	800511e <HAL_UART_IRQHandler+0xf6>
 8005106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b00      	cmp	r3, #0
 8005110:	d005      	beq.n	800511e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005116:	f043 0204 	orr.w	r2, r3, #4
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800511e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005122:	f003 0308 	and.w	r3, r3, #8
 8005126:	2b00      	cmp	r3, #0
 8005128:	d011      	beq.n	800514e <HAL_UART_IRQHandler+0x126>
 800512a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800512e:	f003 0320 	and.w	r3, r3, #32
 8005132:	2b00      	cmp	r3, #0
 8005134:	d105      	bne.n	8005142 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005136:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d005      	beq.n	800514e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005146:	f043 0208 	orr.w	r2, r3, #8
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005152:	2b00      	cmp	r3, #0
 8005154:	f000 81f2 	beq.w	800553c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800515c:	f003 0320 	and.w	r3, r3, #32
 8005160:	2b00      	cmp	r3, #0
 8005162:	d008      	beq.n	8005176 <HAL_UART_IRQHandler+0x14e>
 8005164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005168:	f003 0320 	and.w	r3, r3, #32
 800516c:	2b00      	cmp	r3, #0
 800516e:	d002      	beq.n	8005176 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f000 fb1e 	bl	80057b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	695b      	ldr	r3, [r3, #20]
 800517c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005180:	2b00      	cmp	r3, #0
 8005182:	bf14      	ite	ne
 8005184:	2301      	movne	r3, #1
 8005186:	2300      	moveq	r3, #0
 8005188:	b2db      	uxtb	r3, r3
 800518a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005192:	f003 0308 	and.w	r3, r3, #8
 8005196:	2b00      	cmp	r3, #0
 8005198:	d103      	bne.n	80051a2 <HAL_UART_IRQHandler+0x17a>
 800519a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d04f      	beq.n	8005242 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 fa28 	bl	80055f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	695b      	ldr	r3, [r3, #20]
 80051ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d041      	beq.n	800523a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	3314      	adds	r3, #20
 80051bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80051c4:	e853 3f00 	ldrex	r3, [r3]
 80051c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80051cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80051d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	3314      	adds	r3, #20
 80051de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80051e2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80051e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80051ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80051f2:	e841 2300 	strex	r3, r2, [r1]
 80051f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80051fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1d9      	bne.n	80051b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005206:	2b00      	cmp	r3, #0
 8005208:	d013      	beq.n	8005232 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520e:	4a7e      	ldr	r2, [pc, #504]	; (8005408 <HAL_UART_IRQHandler+0x3e0>)
 8005210:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005216:	4618      	mov	r0, r3
 8005218:	f7fd ff86 	bl	8003128 <HAL_DMA_Abort_IT>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d016      	beq.n	8005250 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005228:	687a      	ldr	r2, [r7, #4]
 800522a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800522c:	4610      	mov	r0, r2
 800522e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005230:	e00e      	b.n	8005250 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 f993 	bl	800555e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005238:	e00a      	b.n	8005250 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f000 f98f 	bl	800555e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005240:	e006      	b.n	8005250 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f000 f98b 	bl	800555e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800524e:	e175      	b.n	800553c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005250:	bf00      	nop
    return;
 8005252:	e173      	b.n	800553c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005258:	2b01      	cmp	r3, #1
 800525a:	f040 814f 	bne.w	80054fc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800525e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005262:	f003 0310 	and.w	r3, r3, #16
 8005266:	2b00      	cmp	r3, #0
 8005268:	f000 8148 	beq.w	80054fc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800526c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005270:	f003 0310 	and.w	r3, r3, #16
 8005274:	2b00      	cmp	r3, #0
 8005276:	f000 8141 	beq.w	80054fc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800527a:	2300      	movs	r3, #0
 800527c:	60bb      	str	r3, [r7, #8]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	60bb      	str	r3, [r7, #8]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	60bb      	str	r3, [r7, #8]
 800528e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800529a:	2b00      	cmp	r3, #0
 800529c:	f000 80b6 	beq.w	800540c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80052ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	f000 8145 	beq.w	8005540 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80052ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80052be:	429a      	cmp	r2, r3
 80052c0:	f080 813e 	bcs.w	8005540 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80052ca:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	2b20      	cmp	r3, #32
 80052d4:	f000 8088 	beq.w	80053e8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	330c      	adds	r3, #12
 80052de:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80052e6:	e853 3f00 	ldrex	r3, [r3]
 80052ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80052ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80052f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052f6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	330c      	adds	r3, #12
 8005300:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005304:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005308:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800530c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005310:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005314:	e841 2300 	strex	r3, r2, [r1]
 8005318:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800531c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005320:	2b00      	cmp	r3, #0
 8005322:	d1d9      	bne.n	80052d8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	3314      	adds	r3, #20
 800532a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800532c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800532e:	e853 3f00 	ldrex	r3, [r3]
 8005332:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005334:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005336:	f023 0301 	bic.w	r3, r3, #1
 800533a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	3314      	adds	r3, #20
 8005344:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005348:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800534c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800534e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005350:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005354:	e841 2300 	strex	r3, r2, [r1]
 8005358:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800535a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800535c:	2b00      	cmp	r3, #0
 800535e:	d1e1      	bne.n	8005324 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	3314      	adds	r3, #20
 8005366:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005368:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800536a:	e853 3f00 	ldrex	r3, [r3]
 800536e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005370:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005372:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005376:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	3314      	adds	r3, #20
 8005380:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005384:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005386:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005388:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800538a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800538c:	e841 2300 	strex	r3, r2, [r1]
 8005390:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005392:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1e3      	bne.n	8005360 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2220      	movs	r2, #32
 800539c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	330c      	adds	r3, #12
 80053ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053b0:	e853 3f00 	ldrex	r3, [r3]
 80053b4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80053b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053b8:	f023 0310 	bic.w	r3, r3, #16
 80053bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	330c      	adds	r3, #12
 80053c6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80053ca:	65ba      	str	r2, [r7, #88]	; 0x58
 80053cc:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80053d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053d2:	e841 2300 	strex	r3, r2, [r1]
 80053d6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80053d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1e3      	bne.n	80053a6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7fd fe65 	bl	80030b2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2202      	movs	r2, #2
 80053ec:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	4619      	mov	r1, r3
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 f8b6 	bl	8005570 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005404:	e09c      	b.n	8005540 <HAL_UART_IRQHandler+0x518>
 8005406:	bf00      	nop
 8005408:	080056bd 	.word	0x080056bd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005414:	b29b      	uxth	r3, r3
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005420:	b29b      	uxth	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	f000 808e 	beq.w	8005544 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005428:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800542c:	2b00      	cmp	r3, #0
 800542e:	f000 8089 	beq.w	8005544 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	330c      	adds	r3, #12
 8005438:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800543a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800543c:	e853 3f00 	ldrex	r3, [r3]
 8005440:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005444:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005448:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	330c      	adds	r3, #12
 8005452:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005456:	647a      	str	r2, [r7, #68]	; 0x44
 8005458:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800545a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800545c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800545e:	e841 2300 	strex	r3, r2, [r1]
 8005462:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005464:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005466:	2b00      	cmp	r3, #0
 8005468:	d1e3      	bne.n	8005432 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	3314      	adds	r3, #20
 8005470:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005474:	e853 3f00 	ldrex	r3, [r3]
 8005478:	623b      	str	r3, [r7, #32]
   return(result);
 800547a:	6a3b      	ldr	r3, [r7, #32]
 800547c:	f023 0301 	bic.w	r3, r3, #1
 8005480:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	3314      	adds	r3, #20
 800548a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800548e:	633a      	str	r2, [r7, #48]	; 0x30
 8005490:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005492:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005494:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005496:	e841 2300 	strex	r3, r2, [r1]
 800549a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800549c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1e3      	bne.n	800546a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2220      	movs	r2, #32
 80054a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	330c      	adds	r3, #12
 80054b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	e853 3f00 	ldrex	r3, [r3]
 80054be:	60fb      	str	r3, [r7, #12]
   return(result);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f023 0310 	bic.w	r3, r3, #16
 80054c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	330c      	adds	r3, #12
 80054d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80054d4:	61fa      	str	r2, [r7, #28]
 80054d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d8:	69b9      	ldr	r1, [r7, #24]
 80054da:	69fa      	ldr	r2, [r7, #28]
 80054dc:	e841 2300 	strex	r3, r2, [r1]
 80054e0:	617b      	str	r3, [r7, #20]
   return(result);
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1e3      	bne.n	80054b0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2202      	movs	r2, #2
 80054ec:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80054ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80054f2:	4619      	mov	r1, r3
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 f83b 	bl	8005570 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80054fa:	e023      	b.n	8005544 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80054fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005504:	2b00      	cmp	r3, #0
 8005506:	d009      	beq.n	800551c <HAL_UART_IRQHandler+0x4f4>
 8005508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800550c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005510:	2b00      	cmp	r3, #0
 8005512:	d003      	beq.n	800551c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 f8e5 	bl	80056e4 <UART_Transmit_IT>
    return;
 800551a:	e014      	b.n	8005546 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800551c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005524:	2b00      	cmp	r3, #0
 8005526:	d00e      	beq.n	8005546 <HAL_UART_IRQHandler+0x51e>
 8005528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800552c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005530:	2b00      	cmp	r3, #0
 8005532:	d008      	beq.n	8005546 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f000 f924 	bl	8005782 <UART_EndTransmit_IT>
    return;
 800553a:	e004      	b.n	8005546 <HAL_UART_IRQHandler+0x51e>
    return;
 800553c:	bf00      	nop
 800553e:	e002      	b.n	8005546 <HAL_UART_IRQHandler+0x51e>
      return;
 8005540:	bf00      	nop
 8005542:	e000      	b.n	8005546 <HAL_UART_IRQHandler+0x51e>
      return;
 8005544:	bf00      	nop
  }
}
 8005546:	37e8      	adds	r7, #232	; 0xe8
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	bc80      	pop	{r7}
 800555c:	4770      	bx	lr

0800555e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800555e:	b480      	push	{r7}
 8005560:	b083      	sub	sp, #12
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005566:	bf00      	nop
 8005568:	370c      	adds	r7, #12
 800556a:	46bd      	mov	sp, r7
 800556c:	bc80      	pop	{r7}
 800556e:	4770      	bx	lr

08005570 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	460b      	mov	r3, r1
 800557a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	bc80      	pop	{r7}
 8005584:	4770      	bx	lr

08005586 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005586:	b480      	push	{r7}
 8005588:	b085      	sub	sp, #20
 800558a:	af00      	add	r7, sp, #0
 800558c:	60f8      	str	r0, [r7, #12]
 800558e:	60b9      	str	r1, [r7, #8]
 8005590:	4613      	mov	r3, r2
 8005592:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	68ba      	ldr	r2, [r7, #8]
 8005598:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	88fa      	ldrh	r2, [r7, #6]
 800559e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	88fa      	ldrh	r2, [r7, #6]
 80055a4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2222      	movs	r2, #34	; 0x22
 80055b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d007      	beq.n	80055cc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68da      	ldr	r2, [r3, #12]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055ca:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	695a      	ldr	r2, [r3, #20]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f042 0201 	orr.w	r2, r2, #1
 80055da:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68da      	ldr	r2, [r3, #12]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f042 0220 	orr.w	r2, r2, #32
 80055ea:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3714      	adds	r7, #20
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bc80      	pop	{r7}
 80055f6:	4770      	bx	lr

080055f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b095      	sub	sp, #84	; 0x54
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	330c      	adds	r3, #12
 8005606:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800560a:	e853 3f00 	ldrex	r3, [r3]
 800560e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005612:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005616:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	330c      	adds	r3, #12
 800561e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005620:	643a      	str	r2, [r7, #64]	; 0x40
 8005622:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005624:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005626:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005628:	e841 2300 	strex	r3, r2, [r1]
 800562c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800562e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005630:	2b00      	cmp	r3, #0
 8005632:	d1e5      	bne.n	8005600 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	3314      	adds	r3, #20
 800563a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563c:	6a3b      	ldr	r3, [r7, #32]
 800563e:	e853 3f00 	ldrex	r3, [r3]
 8005642:	61fb      	str	r3, [r7, #28]
   return(result);
 8005644:	69fb      	ldr	r3, [r7, #28]
 8005646:	f023 0301 	bic.w	r3, r3, #1
 800564a:	64bb      	str	r3, [r7, #72]	; 0x48
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	3314      	adds	r3, #20
 8005652:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005654:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005656:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005658:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800565a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800565c:	e841 2300 	strex	r3, r2, [r1]
 8005660:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1e5      	bne.n	8005634 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800566c:	2b01      	cmp	r3, #1
 800566e:	d119      	bne.n	80056a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	330c      	adds	r3, #12
 8005676:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	e853 3f00 	ldrex	r3, [r3]
 800567e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	f023 0310 	bic.w	r3, r3, #16
 8005686:	647b      	str	r3, [r7, #68]	; 0x44
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	330c      	adds	r3, #12
 800568e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005690:	61ba      	str	r2, [r7, #24]
 8005692:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005694:	6979      	ldr	r1, [r7, #20]
 8005696:	69ba      	ldr	r2, [r7, #24]
 8005698:	e841 2300 	strex	r3, r2, [r1]
 800569c:	613b      	str	r3, [r7, #16]
   return(result);
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d1e5      	bne.n	8005670 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2220      	movs	r2, #32
 80056a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80056b2:	bf00      	nop
 80056b4:	3754      	adds	r7, #84	; 0x54
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bc80      	pop	{r7}
 80056ba:	4770      	bx	lr

080056bc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2200      	movs	r2, #0
 80056d4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f7ff ff41 	bl	800555e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056dc:	bf00      	nop
 80056de:	3710      	adds	r7, #16
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b085      	sub	sp, #20
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	2b21      	cmp	r3, #33	; 0x21
 80056f6:	d13e      	bne.n	8005776 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005700:	d114      	bne.n	800572c <UART_Transmit_IT+0x48>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	691b      	ldr	r3, [r3, #16]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d110      	bne.n	800572c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a1b      	ldr	r3, [r3, #32]
 800570e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	881b      	ldrh	r3, [r3, #0]
 8005714:	461a      	mov	r2, r3
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800571e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6a1b      	ldr	r3, [r3, #32]
 8005724:	1c9a      	adds	r2, r3, #2
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	621a      	str	r2, [r3, #32]
 800572a:	e008      	b.n	800573e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a1b      	ldr	r3, [r3, #32]
 8005730:	1c59      	adds	r1, r3, #1
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	6211      	str	r1, [r2, #32]
 8005736:	781a      	ldrb	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005742:	b29b      	uxth	r3, r3
 8005744:	3b01      	subs	r3, #1
 8005746:	b29b      	uxth	r3, r3
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	4619      	mov	r1, r3
 800574c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10f      	bne.n	8005772 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	68da      	ldr	r2, [r3, #12]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005760:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68da      	ldr	r2, [r3, #12]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005770:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005772:	2300      	movs	r3, #0
 8005774:	e000      	b.n	8005778 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005776:	2302      	movs	r3, #2
  }
}
 8005778:	4618      	mov	r0, r3
 800577a:	3714      	adds	r7, #20
 800577c:	46bd      	mov	sp, r7
 800577e:	bc80      	pop	{r7}
 8005780:	4770      	bx	lr

08005782 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005782:	b580      	push	{r7, lr}
 8005784:	b082      	sub	sp, #8
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68da      	ldr	r2, [r3, #12]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005798:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2220      	movs	r2, #32
 800579e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f7ff fed2 	bl	800554c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3708      	adds	r7, #8
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80057b2:	b580      	push	{r7, lr}
 80057b4:	b08c      	sub	sp, #48	; 0x30
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	2b22      	cmp	r3, #34	; 0x22
 80057c4:	f040 80ae 	bne.w	8005924 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057d0:	d117      	bne.n	8005802 <UART_Receive_IT+0x50>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d113      	bne.n	8005802 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80057da:	2300      	movs	r3, #0
 80057dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057e2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057f0:	b29a      	uxth	r2, r3
 80057f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057fa:	1c9a      	adds	r2, r3, #2
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	629a      	str	r2, [r3, #40]	; 0x28
 8005800:	e026      	b.n	8005850 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005806:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005808:	2300      	movs	r3, #0
 800580a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005814:	d007      	beq.n	8005826 <UART_Receive_IT+0x74>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d10a      	bne.n	8005834 <UART_Receive_IT+0x82>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d106      	bne.n	8005834 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	b2da      	uxtb	r2, r3
 800582e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005830:	701a      	strb	r2, [r3, #0]
 8005832:	e008      	b.n	8005846 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	b2db      	uxtb	r3, r3
 800583c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005840:	b2da      	uxtb	r2, r3
 8005842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005844:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800584a:	1c5a      	adds	r2, r3, #1
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005854:	b29b      	uxth	r3, r3
 8005856:	3b01      	subs	r3, #1
 8005858:	b29b      	uxth	r3, r3
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	4619      	mov	r1, r3
 800585e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005860:	2b00      	cmp	r3, #0
 8005862:	d15d      	bne.n	8005920 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68da      	ldr	r2, [r3, #12]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f022 0220 	bic.w	r2, r2, #32
 8005872:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68da      	ldr	r2, [r3, #12]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005882:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	695a      	ldr	r2, [r3, #20]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f022 0201 	bic.w	r2, r2, #1
 8005892:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2220      	movs	r2, #32
 8005898:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d135      	bne.n	8005916 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	330c      	adds	r3, #12
 80058b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	e853 3f00 	ldrex	r3, [r3]
 80058be:	613b      	str	r3, [r7, #16]
   return(result);
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	f023 0310 	bic.w	r3, r3, #16
 80058c6:	627b      	str	r3, [r7, #36]	; 0x24
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	330c      	adds	r3, #12
 80058ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058d0:	623a      	str	r2, [r7, #32]
 80058d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d4:	69f9      	ldr	r1, [r7, #28]
 80058d6:	6a3a      	ldr	r2, [r7, #32]
 80058d8:	e841 2300 	strex	r3, r2, [r1]
 80058dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1e5      	bne.n	80058b0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0310 	and.w	r3, r3, #16
 80058ee:	2b10      	cmp	r3, #16
 80058f0:	d10a      	bne.n	8005908 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058f2:	2300      	movs	r3, #0
 80058f4:	60fb      	str	r3, [r7, #12]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	60fb      	str	r3, [r7, #12]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	60fb      	str	r3, [r7, #12]
 8005906:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800590c:	4619      	mov	r1, r3
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f7ff fe2e 	bl	8005570 <HAL_UARTEx_RxEventCallback>
 8005914:	e002      	b.n	800591c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f7fc fb82 	bl	8002020 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800591c:	2300      	movs	r3, #0
 800591e:	e002      	b.n	8005926 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005920:	2300      	movs	r3, #0
 8005922:	e000      	b.n	8005926 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005924:	2302      	movs	r3, #2
  }
}
 8005926:	4618      	mov	r0, r3
 8005928:	3730      	adds	r7, #48	; 0x30
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
	...

08005930 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	68da      	ldr	r2, [r3, #12]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	430a      	orrs	r2, r1
 800594c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	689a      	ldr	r2, [r3, #8]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	695b      	ldr	r3, [r3, #20]
 800595c:	4313      	orrs	r3, r2
 800595e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800596a:	f023 030c 	bic.w	r3, r3, #12
 800596e:	687a      	ldr	r2, [r7, #4]
 8005970:	6812      	ldr	r2, [r2, #0]
 8005972:	68b9      	ldr	r1, [r7, #8]
 8005974:	430b      	orrs	r3, r1
 8005976:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	695b      	ldr	r3, [r3, #20]
 800597e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	699a      	ldr	r2, [r3, #24]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a2c      	ldr	r2, [pc, #176]	; (8005a44 <UART_SetConfig+0x114>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d103      	bne.n	80059a0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005998:	f7fe fa58 	bl	8003e4c <HAL_RCC_GetPCLK2Freq>
 800599c:	60f8      	str	r0, [r7, #12]
 800599e:	e002      	b.n	80059a6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80059a0:	f7fe fa40 	bl	8003e24 <HAL_RCC_GetPCLK1Freq>
 80059a4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	4613      	mov	r3, r2
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	4413      	add	r3, r2
 80059ae:	009a      	lsls	r2, r3, #2
 80059b0:	441a      	add	r2, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059bc:	4a22      	ldr	r2, [pc, #136]	; (8005a48 <UART_SetConfig+0x118>)
 80059be:	fba2 2303 	umull	r2, r3, r2, r3
 80059c2:	095b      	lsrs	r3, r3, #5
 80059c4:	0119      	lsls	r1, r3, #4
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	4613      	mov	r3, r2
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	4413      	add	r3, r2
 80059ce:	009a      	lsls	r2, r3, #2
 80059d0:	441a      	add	r2, r3
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80059dc:	4b1a      	ldr	r3, [pc, #104]	; (8005a48 <UART_SetConfig+0x118>)
 80059de:	fba3 0302 	umull	r0, r3, r3, r2
 80059e2:	095b      	lsrs	r3, r3, #5
 80059e4:	2064      	movs	r0, #100	; 0x64
 80059e6:	fb00 f303 	mul.w	r3, r0, r3
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	011b      	lsls	r3, r3, #4
 80059ee:	3332      	adds	r3, #50	; 0x32
 80059f0:	4a15      	ldr	r2, [pc, #84]	; (8005a48 <UART_SetConfig+0x118>)
 80059f2:	fba2 2303 	umull	r2, r3, r2, r3
 80059f6:	095b      	lsrs	r3, r3, #5
 80059f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059fc:	4419      	add	r1, r3
 80059fe:	68fa      	ldr	r2, [r7, #12]
 8005a00:	4613      	mov	r3, r2
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	4413      	add	r3, r2
 8005a06:	009a      	lsls	r2, r3, #2
 8005a08:	441a      	add	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a14:	4b0c      	ldr	r3, [pc, #48]	; (8005a48 <UART_SetConfig+0x118>)
 8005a16:	fba3 0302 	umull	r0, r3, r3, r2
 8005a1a:	095b      	lsrs	r3, r3, #5
 8005a1c:	2064      	movs	r0, #100	; 0x64
 8005a1e:	fb00 f303 	mul.w	r3, r0, r3
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	011b      	lsls	r3, r3, #4
 8005a26:	3332      	adds	r3, #50	; 0x32
 8005a28:	4a07      	ldr	r2, [pc, #28]	; (8005a48 <UART_SetConfig+0x118>)
 8005a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a2e:	095b      	lsrs	r3, r3, #5
 8005a30:	f003 020f 	and.w	r2, r3, #15
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	440a      	add	r2, r1
 8005a3a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005a3c:	bf00      	nop
 8005a3e:	3710      	adds	r7, #16
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	40013800 	.word	0x40013800
 8005a48:	51eb851f 	.word	0x51eb851f

08005a4c <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b087      	sub	sp, #28
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a60:	683a      	ldr	r2, [r7, #0]
 8005a62:	6812      	ldr	r2, [r2, #0]
 8005a64:	f023 0101 	bic.w	r1, r3, #1
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	2b08      	cmp	r3, #8
 8005a74:	d102      	bne.n	8005a7c <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005a76:	2340      	movs	r3, #64	; 0x40
 8005a78:	617b      	str	r3, [r7, #20]
 8005a7a:	e001      	b.n	8005a80 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8005a8c:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8005a92:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8005a98:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8005a9e:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8005aa4:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8005aaa:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8005ab0:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8005ab6:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8005abc:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	693a      	ldr	r2, [r7, #16]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ad4:	693a      	ldr	r2, [r7, #16]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8005ada:	4b10      	ldr	r3, [pc, #64]	; (8005b1c <FSMC_NORSRAM_Init+0xd0>)
 8005adc:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005ae4:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8005aec:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	43db      	mvns	r3, r3
 8005afc:	ea02 0103 	and.w	r1, r2, r3
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	4319      	orrs	r1, r3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8005b0e:	2300      	movs	r3, #0
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	371c      	adds	r7, #28
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bc80      	pop	{r7}
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	0008fb7f 	.word	0x0008fb7f

08005b20 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b085      	sub	sp, #20
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 8005b36:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 8005b3e:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 8005b46:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	691b      	ldr	r3, [r3, #16]
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 8005b50:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	3b02      	subs	r3, #2
 8005b58:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 8005b5a:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 8005b66:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3714      	adds	r7, #20
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bc80      	pop	{r7}
 8005b78:	4770      	bx	lr
	...

08005b7c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b085      	sub	sp, #20
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
 8005b88:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b90:	d11d      	bne.n	8005bce <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005b9a:	4b13      	ldr	r3, [pc, #76]	; (8005be8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	68ba      	ldr	r2, [r7, #8]
 8005ba0:	6811      	ldr	r1, [r2, #0]
 8005ba2:	68ba      	ldr	r2, [r7, #8]
 8005ba4:	6852      	ldr	r2, [r2, #4]
 8005ba6:	0112      	lsls	r2, r2, #4
 8005ba8:	4311      	orrs	r1, r2
 8005baa:	68ba      	ldr	r2, [r7, #8]
 8005bac:	6892      	ldr	r2, [r2, #8]
 8005bae:	0212      	lsls	r2, r2, #8
 8005bb0:	4311      	orrs	r1, r2
 8005bb2:	68ba      	ldr	r2, [r7, #8]
 8005bb4:	6992      	ldr	r2, [r2, #24]
 8005bb6:	4311      	orrs	r1, r2
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	68d2      	ldr	r2, [r2, #12]
 8005bbc:	0412      	lsls	r2, r2, #16
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	ea43 0102 	orr.w	r1, r3, r2
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005bcc:	e005      	b.n	8005bda <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8005bd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3714      	adds	r7, #20
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bc80      	pop	{r7}
 8005be4:	4770      	bx	lr
 8005be6:	bf00      	nop
 8005be8:	cff00000 	.word	0xcff00000

08005bec <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b085      	sub	sp, #20
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005bfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bfe:	2b84      	cmp	r3, #132	; 0x84
 8005c00:	d005      	beq.n	8005c0e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005c02:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	4413      	add	r3, r2
 8005c0a:	3303      	adds	r3, #3
 8005c0c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3714      	adds	r7, #20
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bc80      	pop	{r7}
 8005c18:	4770      	bx	lr

08005c1a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005c1e:	f000 fb6d 	bl	80062fc <vTaskStartScheduler>
  
  return osOK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	bd80      	pop	{r7, pc}

08005c28 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c2a:	b089      	sub	sp, #36	; 0x24
 8005c2c:	af04      	add	r7, sp, #16
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	695b      	ldr	r3, [r3, #20]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d020      	beq.n	8005c7c <osThreadCreate+0x54>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	699b      	ldr	r3, [r3, #24]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d01c      	beq.n	8005c7c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685c      	ldr	r4, [r3, #4]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681d      	ldr	r5, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	691e      	ldr	r6, [r3, #16]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005c54:	4618      	mov	r0, r3
 8005c56:	f7ff ffc9 	bl	8005bec <makeFreeRtosPriority>
 8005c5a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	695b      	ldr	r3, [r3, #20]
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c64:	9202      	str	r2, [sp, #8]
 8005c66:	9301      	str	r3, [sp, #4]
 8005c68:	9100      	str	r1, [sp, #0]
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	4632      	mov	r2, r6
 8005c6e:	4629      	mov	r1, r5
 8005c70:	4620      	mov	r0, r4
 8005c72:	f000 f8fe 	bl	8005e72 <xTaskCreateStatic>
 8005c76:	4603      	mov	r3, r0
 8005c78:	60fb      	str	r3, [r7, #12]
 8005c7a:	e01c      	b.n	8005cb6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	685c      	ldr	r4, [r3, #4]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c88:	b29e      	uxth	r6, r3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005c90:	4618      	mov	r0, r3
 8005c92:	f7ff ffab 	bl	8005bec <makeFreeRtosPriority>
 8005c96:	4602      	mov	r2, r0
 8005c98:	f107 030c 	add.w	r3, r7, #12
 8005c9c:	9301      	str	r3, [sp, #4]
 8005c9e:	9200      	str	r2, [sp, #0]
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	4632      	mov	r2, r6
 8005ca4:	4629      	mov	r1, r5
 8005ca6:	4620      	mov	r0, r4
 8005ca8:	f000 f940 	bl	8005f2c <xTaskCreate>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d001      	beq.n	8005cb6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	e000      	b.n	8005cb8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3714      	adds	r7, #20
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005cc0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d001      	beq.n	8005cd6 <osDelay+0x16>
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	e000      	b.n	8005cd8 <osDelay+0x18>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f000 fadb 	bl	8006294 <vTaskDelay>
  
  return osOK;
 8005cde:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3710      	adds	r7, #16
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d001      	beq.n	8005d00 <osDelayUntil+0x18>
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	e000      	b.n	8005d02 <osDelayUntil+0x1a>
 8005d00:	2301      	movs	r3, #1
 8005d02:	4619      	mov	r1, r3
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f000 fa47 	bl	8006198 <vTaskDelayUntil>
  
  return osOK;
 8005d0a:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f103 0208 	add.w	r2, r3, #8
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f04f 32ff 	mov.w	r2, #4294967295
 8005d2c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f103 0208 	add.w	r2, r3, #8
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f103 0208 	add.w	r2, r3, #8
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d48:	bf00      	nop
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bc80      	pop	{r7}
 8005d50:	4770      	bx	lr

08005d52 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d52:	b480      	push	{r7}
 8005d54:	b083      	sub	sp, #12
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bc80      	pop	{r7}
 8005d68:	4770      	bx	lr

08005d6a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d6a:	b480      	push	{r7}
 8005d6c:	b085      	sub	sp, #20
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
 8005d72:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	689a      	ldr	r2, [r3, #8]
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	683a      	ldr	r2, [r7, #0]
 8005d8e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	683a      	ldr	r2, [r7, #0]
 8005d94:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	687a      	ldr	r2, [r7, #4]
 8005d9a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	1c5a      	adds	r2, r3, #1
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	601a      	str	r2, [r3, #0]
}
 8005da6:	bf00      	nop
 8005da8:	3714      	adds	r7, #20
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bc80      	pop	{r7}
 8005dae:	4770      	bx	lr

08005db0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005db0:	b480      	push	{r7}
 8005db2:	b085      	sub	sp, #20
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc6:	d103      	bne.n	8005dd0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	691b      	ldr	r3, [r3, #16]
 8005dcc:	60fb      	str	r3, [r7, #12]
 8005dce:	e00c      	b.n	8005dea <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	3308      	adds	r3, #8
 8005dd4:	60fb      	str	r3, [r7, #12]
 8005dd6:	e002      	b.n	8005dde <vListInsert+0x2e>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	60fb      	str	r3, [r7, #12]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d2f6      	bcs.n	8005dd8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	683a      	ldr	r2, [r7, #0]
 8005df8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	68fa      	ldr	r2, [r7, #12]
 8005dfe:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	1c5a      	adds	r2, r3, #1
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	601a      	str	r2, [r3, #0]
}
 8005e16:	bf00      	nop
 8005e18:	3714      	adds	r7, #20
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bc80      	pop	{r7}
 8005e1e:	4770      	bx	lr

08005e20 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e20:	b480      	push	{r7}
 8005e22:	b085      	sub	sp, #20
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	6892      	ldr	r2, [r2, #8]
 8005e36:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	687a      	ldr	r2, [r7, #4]
 8005e3e:	6852      	ldr	r2, [r2, #4]
 8005e40:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d103      	bne.n	8005e54 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	689a      	ldr	r2, [r3, #8]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	1e5a      	subs	r2, r3, #1
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bc80      	pop	{r7}
 8005e70:	4770      	bx	lr

08005e72 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b08e      	sub	sp, #56	; 0x38
 8005e76:	af04      	add	r7, sp, #16
 8005e78:	60f8      	str	r0, [r7, #12]
 8005e7a:	60b9      	str	r1, [r7, #8]
 8005e7c:	607a      	str	r2, [r7, #4]
 8005e7e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005e80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d10a      	bne.n	8005e9c <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e8a:	f383 8811 	msr	BASEPRI, r3
 8005e8e:	f3bf 8f6f 	isb	sy
 8005e92:	f3bf 8f4f 	dsb	sy
 8005e96:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005e98:	bf00      	nop
 8005e9a:	e7fe      	b.n	8005e9a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10a      	bne.n	8005eb8 <xTaskCreateStatic+0x46>
	__asm volatile
 8005ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea6:	f383 8811 	msr	BASEPRI, r3
 8005eaa:	f3bf 8f6f 	isb	sy
 8005eae:	f3bf 8f4f 	dsb	sy
 8005eb2:	61fb      	str	r3, [r7, #28]
}
 8005eb4:	bf00      	nop
 8005eb6:	e7fe      	b.n	8005eb6 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005eb8:	2354      	movs	r3, #84	; 0x54
 8005eba:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	2b54      	cmp	r3, #84	; 0x54
 8005ec0:	d00a      	beq.n	8005ed8 <xTaskCreateStatic+0x66>
	__asm volatile
 8005ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ec6:	f383 8811 	msr	BASEPRI, r3
 8005eca:	f3bf 8f6f 	isb	sy
 8005ece:	f3bf 8f4f 	dsb	sy
 8005ed2:	61bb      	str	r3, [r7, #24]
}
 8005ed4:	bf00      	nop
 8005ed6:	e7fe      	b.n	8005ed6 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005ed8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d01e      	beq.n	8005f1e <xTaskCreateStatic+0xac>
 8005ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d01b      	beq.n	8005f1e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ee8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005eee:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef2:	2202      	movs	r2, #2
 8005ef4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005ef8:	2300      	movs	r3, #0
 8005efa:	9303      	str	r3, [sp, #12]
 8005efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efe:	9302      	str	r3, [sp, #8]
 8005f00:	f107 0314 	add.w	r3, r7, #20
 8005f04:	9301      	str	r3, [sp, #4]
 8005f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f08:	9300      	str	r3, [sp, #0]
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	68b9      	ldr	r1, [r7, #8]
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f000 f850 	bl	8005fb6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005f18:	f000 f8d4 	bl	80060c4 <prvAddNewTaskToReadyList>
 8005f1c:	e001      	b.n	8005f22 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005f22:	697b      	ldr	r3, [r7, #20]
	}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3728      	adds	r7, #40	; 0x28
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b08c      	sub	sp, #48	; 0x30
 8005f30:	af04      	add	r7, sp, #16
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	603b      	str	r3, [r7, #0]
 8005f38:	4613      	mov	r3, r2
 8005f3a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005f3c:	88fb      	ldrh	r3, [r7, #6]
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	4618      	mov	r0, r3
 8005f42:	f000 fee5 	bl	8006d10 <pvPortMalloc>
 8005f46:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d00e      	beq.n	8005f6c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005f4e:	2054      	movs	r0, #84	; 0x54
 8005f50:	f000 fede 	bl	8006d10 <pvPortMalloc>
 8005f54:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d003      	beq.n	8005f64 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	697a      	ldr	r2, [r7, #20]
 8005f60:	631a      	str	r2, [r3, #48]	; 0x30
 8005f62:	e005      	b.n	8005f70 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005f64:	6978      	ldr	r0, [r7, #20]
 8005f66:	f000 ff9f 	bl	8006ea8 <vPortFree>
 8005f6a:	e001      	b.n	8005f70 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d017      	beq.n	8005fa6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005f7e:	88fa      	ldrh	r2, [r7, #6]
 8005f80:	2300      	movs	r3, #0
 8005f82:	9303      	str	r3, [sp, #12]
 8005f84:	69fb      	ldr	r3, [r7, #28]
 8005f86:	9302      	str	r3, [sp, #8]
 8005f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f8a:	9301      	str	r3, [sp, #4]
 8005f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	68b9      	ldr	r1, [r7, #8]
 8005f94:	68f8      	ldr	r0, [r7, #12]
 8005f96:	f000 f80e 	bl	8005fb6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f9a:	69f8      	ldr	r0, [r7, #28]
 8005f9c:	f000 f892 	bl	80060c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	61bb      	str	r3, [r7, #24]
 8005fa4:	e002      	b.n	8005fac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8005faa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005fac:	69bb      	ldr	r3, [r7, #24]
	}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3720      	adds	r7, #32
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}

08005fb6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b088      	sub	sp, #32
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	60f8      	str	r0, [r7, #12]
 8005fbe:	60b9      	str	r1, [r7, #8]
 8005fc0:	607a      	str	r2, [r7, #4]
 8005fc2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005fce:	3b01      	subs	r3, #1
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	4413      	add	r3, r2
 8005fd4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	f023 0307 	bic.w	r3, r3, #7
 8005fdc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	f003 0307 	and.w	r3, r3, #7
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d00a      	beq.n	8005ffe <prvInitialiseNewTask+0x48>
	__asm volatile
 8005fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fec:	f383 8811 	msr	BASEPRI, r3
 8005ff0:	f3bf 8f6f 	isb	sy
 8005ff4:	f3bf 8f4f 	dsb	sy
 8005ff8:	617b      	str	r3, [r7, #20]
}
 8005ffa:	bf00      	nop
 8005ffc:	e7fe      	b.n	8005ffc <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d01f      	beq.n	8006044 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006004:	2300      	movs	r3, #0
 8006006:	61fb      	str	r3, [r7, #28]
 8006008:	e012      	b.n	8006030 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800600a:	68ba      	ldr	r2, [r7, #8]
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	4413      	add	r3, r2
 8006010:	7819      	ldrb	r1, [r3, #0]
 8006012:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	4413      	add	r3, r2
 8006018:	3334      	adds	r3, #52	; 0x34
 800601a:	460a      	mov	r2, r1
 800601c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800601e:	68ba      	ldr	r2, [r7, #8]
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	4413      	add	r3, r2
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d006      	beq.n	8006038 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	3301      	adds	r3, #1
 800602e:	61fb      	str	r3, [r7, #28]
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	2b0f      	cmp	r3, #15
 8006034:	d9e9      	bls.n	800600a <prvInitialiseNewTask+0x54>
 8006036:	e000      	b.n	800603a <prvInitialiseNewTask+0x84>
			{
				break;
 8006038:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800603a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006042:	e003      	b.n	800604c <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006046:	2200      	movs	r2, #0
 8006048:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800604c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800604e:	2b06      	cmp	r3, #6
 8006050:	d901      	bls.n	8006056 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006052:	2306      	movs	r3, #6
 8006054:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006058:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800605a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800605c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800605e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006060:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006064:	2200      	movs	r2, #0
 8006066:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800606a:	3304      	adds	r3, #4
 800606c:	4618      	mov	r0, r3
 800606e:	f7ff fe70 	bl	8005d52 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006074:	3318      	adds	r3, #24
 8006076:	4618      	mov	r0, r3
 8006078:	f7ff fe6b 	bl	8005d52 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800607c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800607e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006080:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006084:	f1c3 0207 	rsb	r2, r3, #7
 8006088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800608a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800608c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800608e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006090:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006094:	2200      	movs	r2, #0
 8006096:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800609a:	2200      	movs	r2, #0
 800609c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80060a0:	683a      	ldr	r2, [r7, #0]
 80060a2:	68f9      	ldr	r1, [r7, #12]
 80060a4:	69b8      	ldr	r0, [r7, #24]
 80060a6:	f000 fc81 	bl	80069ac <pxPortInitialiseStack>
 80060aa:	4602      	mov	r2, r0
 80060ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ae:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80060b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d002      	beq.n	80060bc <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80060b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060ba:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060bc:	bf00      	nop
 80060be:	3720      	adds	r7, #32
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80060cc:	f000 fd5e 	bl	8006b8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80060d0:	4b2a      	ldr	r3, [pc, #168]	; (800617c <prvAddNewTaskToReadyList+0xb8>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	3301      	adds	r3, #1
 80060d6:	4a29      	ldr	r2, [pc, #164]	; (800617c <prvAddNewTaskToReadyList+0xb8>)
 80060d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80060da:	4b29      	ldr	r3, [pc, #164]	; (8006180 <prvAddNewTaskToReadyList+0xbc>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d109      	bne.n	80060f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80060e2:	4a27      	ldr	r2, [pc, #156]	; (8006180 <prvAddNewTaskToReadyList+0xbc>)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80060e8:	4b24      	ldr	r3, [pc, #144]	; (800617c <prvAddNewTaskToReadyList+0xb8>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d110      	bne.n	8006112 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80060f0:	f000 fb38 	bl	8006764 <prvInitialiseTaskLists>
 80060f4:	e00d      	b.n	8006112 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80060f6:	4b23      	ldr	r3, [pc, #140]	; (8006184 <prvAddNewTaskToReadyList+0xc0>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d109      	bne.n	8006112 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80060fe:	4b20      	ldr	r3, [pc, #128]	; (8006180 <prvAddNewTaskToReadyList+0xbc>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006108:	429a      	cmp	r2, r3
 800610a:	d802      	bhi.n	8006112 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800610c:	4a1c      	ldr	r2, [pc, #112]	; (8006180 <prvAddNewTaskToReadyList+0xbc>)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006112:	4b1d      	ldr	r3, [pc, #116]	; (8006188 <prvAddNewTaskToReadyList+0xc4>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	3301      	adds	r3, #1
 8006118:	4a1b      	ldr	r2, [pc, #108]	; (8006188 <prvAddNewTaskToReadyList+0xc4>)
 800611a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006120:	2201      	movs	r2, #1
 8006122:	409a      	lsls	r2, r3
 8006124:	4b19      	ldr	r3, [pc, #100]	; (800618c <prvAddNewTaskToReadyList+0xc8>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4313      	orrs	r3, r2
 800612a:	4a18      	ldr	r2, [pc, #96]	; (800618c <prvAddNewTaskToReadyList+0xc8>)
 800612c:	6013      	str	r3, [r2, #0]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006132:	4613      	mov	r3, r2
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	4413      	add	r3, r2
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	4a15      	ldr	r2, [pc, #84]	; (8006190 <prvAddNewTaskToReadyList+0xcc>)
 800613c:	441a      	add	r2, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	3304      	adds	r3, #4
 8006142:	4619      	mov	r1, r3
 8006144:	4610      	mov	r0, r2
 8006146:	f7ff fe10 	bl	8005d6a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800614a:	f000 fd4f 	bl	8006bec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800614e:	4b0d      	ldr	r3, [pc, #52]	; (8006184 <prvAddNewTaskToReadyList+0xc0>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00e      	beq.n	8006174 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006156:	4b0a      	ldr	r3, [pc, #40]	; (8006180 <prvAddNewTaskToReadyList+0xbc>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006160:	429a      	cmp	r2, r3
 8006162:	d207      	bcs.n	8006174 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006164:	4b0b      	ldr	r3, [pc, #44]	; (8006194 <prvAddNewTaskToReadyList+0xd0>)
 8006166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800616a:	601a      	str	r2, [r3, #0]
 800616c:	f3bf 8f4f 	dsb	sy
 8006170:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006174:	bf00      	nop
 8006176:	3708      	adds	r7, #8
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}
 800617c:	20000c08 	.word	0x20000c08
 8006180:	20000b08 	.word	0x20000b08
 8006184:	20000c14 	.word	0x20000c14
 8006188:	20000c24 	.word	0x20000c24
 800618c:	20000c10 	.word	0x20000c10
 8006190:	20000b0c 	.word	0x20000b0c
 8006194:	e000ed04 	.word	0xe000ed04

08006198 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006198:	b580      	push	{r7, lr}
 800619a:	b08a      	sub	sp, #40	; 0x28
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80061a2:	2300      	movs	r3, #0
 80061a4:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10a      	bne.n	80061c2 <vTaskDelayUntil+0x2a>
	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061b0:	f383 8811 	msr	BASEPRI, r3
 80061b4:	f3bf 8f6f 	isb	sy
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	617b      	str	r3, [r7, #20]
}
 80061be:	bf00      	nop
 80061c0:	e7fe      	b.n	80061c0 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10a      	bne.n	80061de <vTaskDelayUntil+0x46>
	__asm volatile
 80061c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061cc:	f383 8811 	msr	BASEPRI, r3
 80061d0:	f3bf 8f6f 	isb	sy
 80061d4:	f3bf 8f4f 	dsb	sy
 80061d8:	613b      	str	r3, [r7, #16]
}
 80061da:	bf00      	nop
 80061dc:	e7fe      	b.n	80061dc <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 80061de:	4b2a      	ldr	r3, [pc, #168]	; (8006288 <vTaskDelayUntil+0xf0>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d00a      	beq.n	80061fc <vTaskDelayUntil+0x64>
	__asm volatile
 80061e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ea:	f383 8811 	msr	BASEPRI, r3
 80061ee:	f3bf 8f6f 	isb	sy
 80061f2:	f3bf 8f4f 	dsb	sy
 80061f6:	60fb      	str	r3, [r7, #12]
}
 80061f8:	bf00      	nop
 80061fa:	e7fe      	b.n	80061fa <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 80061fc:	f000 f8de 	bl	80063bc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006200:	4b22      	ldr	r3, [pc, #136]	; (800628c <vTaskDelayUntil+0xf4>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	683a      	ldr	r2, [r7, #0]
 800620c:	4413      	add	r3, r2
 800620e:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	6a3a      	ldr	r2, [r7, #32]
 8006216:	429a      	cmp	r2, r3
 8006218:	d20b      	bcs.n	8006232 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	69fa      	ldr	r2, [r7, #28]
 8006220:	429a      	cmp	r2, r3
 8006222:	d211      	bcs.n	8006248 <vTaskDelayUntil+0xb0>
 8006224:	69fa      	ldr	r2, [r7, #28]
 8006226:	6a3b      	ldr	r3, [r7, #32]
 8006228:	429a      	cmp	r2, r3
 800622a:	d90d      	bls.n	8006248 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800622c:	2301      	movs	r3, #1
 800622e:	627b      	str	r3, [r7, #36]	; 0x24
 8006230:	e00a      	b.n	8006248 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	69fa      	ldr	r2, [r7, #28]
 8006238:	429a      	cmp	r2, r3
 800623a:	d303      	bcc.n	8006244 <vTaskDelayUntil+0xac>
 800623c:	69fa      	ldr	r2, [r7, #28]
 800623e:	6a3b      	ldr	r3, [r7, #32]
 8006240:	429a      	cmp	r2, r3
 8006242:	d901      	bls.n	8006248 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006244:	2301      	movs	r3, #1
 8006246:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	69fa      	ldr	r2, [r7, #28]
 800624c:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800624e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006250:	2b00      	cmp	r3, #0
 8006252:	d006      	beq.n	8006262 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006254:	69fa      	ldr	r2, [r7, #28]
 8006256:	6a3b      	ldr	r3, [r7, #32]
 8006258:	1ad3      	subs	r3, r2, r3
 800625a:	2100      	movs	r1, #0
 800625c:	4618      	mov	r0, r3
 800625e:	f000 fb3f 	bl	80068e0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006262:	f000 f8b9 	bl	80063d8 <xTaskResumeAll>
 8006266:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d107      	bne.n	800627e <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800626e:	4b08      	ldr	r3, [pc, #32]	; (8006290 <vTaskDelayUntil+0xf8>)
 8006270:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006274:	601a      	str	r2, [r3, #0]
 8006276:	f3bf 8f4f 	dsb	sy
 800627a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800627e:	bf00      	nop
 8006280:	3728      	adds	r7, #40	; 0x28
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	20000c30 	.word	0x20000c30
 800628c:	20000c0c 	.word	0x20000c0c
 8006290:	e000ed04 	.word	0xe000ed04

08006294 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800629c:	2300      	movs	r3, #0
 800629e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d017      	beq.n	80062d6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80062a6:	4b13      	ldr	r3, [pc, #76]	; (80062f4 <vTaskDelay+0x60>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d00a      	beq.n	80062c4 <vTaskDelay+0x30>
	__asm volatile
 80062ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b2:	f383 8811 	msr	BASEPRI, r3
 80062b6:	f3bf 8f6f 	isb	sy
 80062ba:	f3bf 8f4f 	dsb	sy
 80062be:	60bb      	str	r3, [r7, #8]
}
 80062c0:	bf00      	nop
 80062c2:	e7fe      	b.n	80062c2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80062c4:	f000 f87a 	bl	80063bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80062c8:	2100      	movs	r1, #0
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 fb08 	bl	80068e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80062d0:	f000 f882 	bl	80063d8 <xTaskResumeAll>
 80062d4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d107      	bne.n	80062ec <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80062dc:	4b06      	ldr	r3, [pc, #24]	; (80062f8 <vTaskDelay+0x64>)
 80062de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062e2:	601a      	str	r2, [r3, #0]
 80062e4:	f3bf 8f4f 	dsb	sy
 80062e8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80062ec:	bf00      	nop
 80062ee:	3710      	adds	r7, #16
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	20000c30 	.word	0x20000c30
 80062f8:	e000ed04 	.word	0xe000ed04

080062fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b08a      	sub	sp, #40	; 0x28
 8006300:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006302:	2300      	movs	r3, #0
 8006304:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006306:	2300      	movs	r3, #0
 8006308:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800630a:	463a      	mov	r2, r7
 800630c:	1d39      	adds	r1, r7, #4
 800630e:	f107 0308 	add.w	r3, r7, #8
 8006312:	4618      	mov	r0, r3
 8006314:	f7fb fe6c 	bl	8001ff0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006318:	6839      	ldr	r1, [r7, #0]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	68ba      	ldr	r2, [r7, #8]
 800631e:	9202      	str	r2, [sp, #8]
 8006320:	9301      	str	r3, [sp, #4]
 8006322:	2300      	movs	r3, #0
 8006324:	9300      	str	r3, [sp, #0]
 8006326:	2300      	movs	r3, #0
 8006328:	460a      	mov	r2, r1
 800632a:	491e      	ldr	r1, [pc, #120]	; (80063a4 <vTaskStartScheduler+0xa8>)
 800632c:	481e      	ldr	r0, [pc, #120]	; (80063a8 <vTaskStartScheduler+0xac>)
 800632e:	f7ff fda0 	bl	8005e72 <xTaskCreateStatic>
 8006332:	4603      	mov	r3, r0
 8006334:	4a1d      	ldr	r2, [pc, #116]	; (80063ac <vTaskStartScheduler+0xb0>)
 8006336:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006338:	4b1c      	ldr	r3, [pc, #112]	; (80063ac <vTaskStartScheduler+0xb0>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d002      	beq.n	8006346 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006340:	2301      	movs	r3, #1
 8006342:	617b      	str	r3, [r7, #20]
 8006344:	e001      	b.n	800634a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006346:	2300      	movs	r3, #0
 8006348:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	2b01      	cmp	r3, #1
 800634e:	d116      	bne.n	800637e <vTaskStartScheduler+0x82>
	__asm volatile
 8006350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006354:	f383 8811 	msr	BASEPRI, r3
 8006358:	f3bf 8f6f 	isb	sy
 800635c:	f3bf 8f4f 	dsb	sy
 8006360:	613b      	str	r3, [r7, #16]
}
 8006362:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006364:	4b12      	ldr	r3, [pc, #72]	; (80063b0 <vTaskStartScheduler+0xb4>)
 8006366:	f04f 32ff 	mov.w	r2, #4294967295
 800636a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800636c:	4b11      	ldr	r3, [pc, #68]	; (80063b4 <vTaskStartScheduler+0xb8>)
 800636e:	2201      	movs	r2, #1
 8006370:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006372:	4b11      	ldr	r3, [pc, #68]	; (80063b8 <vTaskStartScheduler+0xbc>)
 8006374:	2200      	movs	r2, #0
 8006376:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006378:	f000 fb96 	bl	8006aa8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800637c:	e00e      	b.n	800639c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006384:	d10a      	bne.n	800639c <vTaskStartScheduler+0xa0>
	__asm volatile
 8006386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800638a:	f383 8811 	msr	BASEPRI, r3
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f3bf 8f4f 	dsb	sy
 8006396:	60fb      	str	r3, [r7, #12]
}
 8006398:	bf00      	nop
 800639a:	e7fe      	b.n	800639a <vTaskStartScheduler+0x9e>
}
 800639c:	bf00      	nop
 800639e:	3718      	adds	r7, #24
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}
 80063a4:	0800a170 	.word	0x0800a170
 80063a8:	08006735 	.word	0x08006735
 80063ac:	20000c2c 	.word	0x20000c2c
 80063b0:	20000c28 	.word	0x20000c28
 80063b4:	20000c14 	.word	0x20000c14
 80063b8:	20000c0c 	.word	0x20000c0c

080063bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80063bc:	b480      	push	{r7}
 80063be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80063c0:	4b04      	ldr	r3, [pc, #16]	; (80063d4 <vTaskSuspendAll+0x18>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	3301      	adds	r3, #1
 80063c6:	4a03      	ldr	r2, [pc, #12]	; (80063d4 <vTaskSuspendAll+0x18>)
 80063c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80063ca:	bf00      	nop
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bc80      	pop	{r7}
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	20000c30 	.word	0x20000c30

080063d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b084      	sub	sp, #16
 80063dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80063de:	2300      	movs	r3, #0
 80063e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80063e2:	2300      	movs	r3, #0
 80063e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80063e6:	4b41      	ldr	r3, [pc, #260]	; (80064ec <xTaskResumeAll+0x114>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d10a      	bne.n	8006404 <xTaskResumeAll+0x2c>
	__asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	603b      	str	r3, [r7, #0]
}
 8006400:	bf00      	nop
 8006402:	e7fe      	b.n	8006402 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006404:	f000 fbc2 	bl	8006b8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006408:	4b38      	ldr	r3, [pc, #224]	; (80064ec <xTaskResumeAll+0x114>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	3b01      	subs	r3, #1
 800640e:	4a37      	ldr	r2, [pc, #220]	; (80064ec <xTaskResumeAll+0x114>)
 8006410:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006412:	4b36      	ldr	r3, [pc, #216]	; (80064ec <xTaskResumeAll+0x114>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d161      	bne.n	80064de <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800641a:	4b35      	ldr	r3, [pc, #212]	; (80064f0 <xTaskResumeAll+0x118>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d05d      	beq.n	80064de <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006422:	e02e      	b.n	8006482 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006424:	4b33      	ldr	r3, [pc, #204]	; (80064f4 <xTaskResumeAll+0x11c>)
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	3318      	adds	r3, #24
 8006430:	4618      	mov	r0, r3
 8006432:	f7ff fcf5 	bl	8005e20 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	3304      	adds	r3, #4
 800643a:	4618      	mov	r0, r3
 800643c:	f7ff fcf0 	bl	8005e20 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006444:	2201      	movs	r2, #1
 8006446:	409a      	lsls	r2, r3
 8006448:	4b2b      	ldr	r3, [pc, #172]	; (80064f8 <xTaskResumeAll+0x120>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4313      	orrs	r3, r2
 800644e:	4a2a      	ldr	r2, [pc, #168]	; (80064f8 <xTaskResumeAll+0x120>)
 8006450:	6013      	str	r3, [r2, #0]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006456:	4613      	mov	r3, r2
 8006458:	009b      	lsls	r3, r3, #2
 800645a:	4413      	add	r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	4a27      	ldr	r2, [pc, #156]	; (80064fc <xTaskResumeAll+0x124>)
 8006460:	441a      	add	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	3304      	adds	r3, #4
 8006466:	4619      	mov	r1, r3
 8006468:	4610      	mov	r0, r2
 800646a:	f7ff fc7e 	bl	8005d6a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006472:	4b23      	ldr	r3, [pc, #140]	; (8006500 <xTaskResumeAll+0x128>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006478:	429a      	cmp	r2, r3
 800647a:	d302      	bcc.n	8006482 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800647c:	4b21      	ldr	r3, [pc, #132]	; (8006504 <xTaskResumeAll+0x12c>)
 800647e:	2201      	movs	r2, #1
 8006480:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006482:	4b1c      	ldr	r3, [pc, #112]	; (80064f4 <xTaskResumeAll+0x11c>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1cc      	bne.n	8006424 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d001      	beq.n	8006494 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006490:	f000 fa06 	bl	80068a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006494:	4b1c      	ldr	r3, [pc, #112]	; (8006508 <xTaskResumeAll+0x130>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d010      	beq.n	80064c2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80064a0:	f000 f836 	bl	8006510 <xTaskIncrementTick>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d002      	beq.n	80064b0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80064aa:	4b16      	ldr	r3, [pc, #88]	; (8006504 <xTaskResumeAll+0x12c>)
 80064ac:	2201      	movs	r2, #1
 80064ae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	3b01      	subs	r3, #1
 80064b4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d1f1      	bne.n	80064a0 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80064bc:	4b12      	ldr	r3, [pc, #72]	; (8006508 <xTaskResumeAll+0x130>)
 80064be:	2200      	movs	r2, #0
 80064c0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80064c2:	4b10      	ldr	r3, [pc, #64]	; (8006504 <xTaskResumeAll+0x12c>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d009      	beq.n	80064de <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80064ca:	2301      	movs	r3, #1
 80064cc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80064ce:	4b0f      	ldr	r3, [pc, #60]	; (800650c <xTaskResumeAll+0x134>)
 80064d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064d4:	601a      	str	r2, [r3, #0]
 80064d6:	f3bf 8f4f 	dsb	sy
 80064da:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80064de:	f000 fb85 	bl	8006bec <vPortExitCritical>

	return xAlreadyYielded;
 80064e2:	68bb      	ldr	r3, [r7, #8]
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3710      	adds	r7, #16
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	20000c30 	.word	0x20000c30
 80064f0:	20000c08 	.word	0x20000c08
 80064f4:	20000bc8 	.word	0x20000bc8
 80064f8:	20000c10 	.word	0x20000c10
 80064fc:	20000b0c 	.word	0x20000b0c
 8006500:	20000b08 	.word	0x20000b08
 8006504:	20000c1c 	.word	0x20000c1c
 8006508:	20000c18 	.word	0x20000c18
 800650c:	e000ed04 	.word	0xe000ed04

08006510 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b086      	sub	sp, #24
 8006514:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006516:	2300      	movs	r3, #0
 8006518:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800651a:	4b4e      	ldr	r3, [pc, #312]	; (8006654 <xTaskIncrementTick+0x144>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	f040 808e 	bne.w	8006640 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006524:	4b4c      	ldr	r3, [pc, #304]	; (8006658 <xTaskIncrementTick+0x148>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	3301      	adds	r3, #1
 800652a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800652c:	4a4a      	ldr	r2, [pc, #296]	; (8006658 <xTaskIncrementTick+0x148>)
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d120      	bne.n	800657a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006538:	4b48      	ldr	r3, [pc, #288]	; (800665c <xTaskIncrementTick+0x14c>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d00a      	beq.n	8006558 <xTaskIncrementTick+0x48>
	__asm volatile
 8006542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006546:	f383 8811 	msr	BASEPRI, r3
 800654a:	f3bf 8f6f 	isb	sy
 800654e:	f3bf 8f4f 	dsb	sy
 8006552:	603b      	str	r3, [r7, #0]
}
 8006554:	bf00      	nop
 8006556:	e7fe      	b.n	8006556 <xTaskIncrementTick+0x46>
 8006558:	4b40      	ldr	r3, [pc, #256]	; (800665c <xTaskIncrementTick+0x14c>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	60fb      	str	r3, [r7, #12]
 800655e:	4b40      	ldr	r3, [pc, #256]	; (8006660 <xTaskIncrementTick+0x150>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a3e      	ldr	r2, [pc, #248]	; (800665c <xTaskIncrementTick+0x14c>)
 8006564:	6013      	str	r3, [r2, #0]
 8006566:	4a3e      	ldr	r2, [pc, #248]	; (8006660 <xTaskIncrementTick+0x150>)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6013      	str	r3, [r2, #0]
 800656c:	4b3d      	ldr	r3, [pc, #244]	; (8006664 <xTaskIncrementTick+0x154>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	3301      	adds	r3, #1
 8006572:	4a3c      	ldr	r2, [pc, #240]	; (8006664 <xTaskIncrementTick+0x154>)
 8006574:	6013      	str	r3, [r2, #0]
 8006576:	f000 f993 	bl	80068a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800657a:	4b3b      	ldr	r3, [pc, #236]	; (8006668 <xTaskIncrementTick+0x158>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	693a      	ldr	r2, [r7, #16]
 8006580:	429a      	cmp	r2, r3
 8006582:	d348      	bcc.n	8006616 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006584:	4b35      	ldr	r3, [pc, #212]	; (800665c <xTaskIncrementTick+0x14c>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d104      	bne.n	8006598 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800658e:	4b36      	ldr	r3, [pc, #216]	; (8006668 <xTaskIncrementTick+0x158>)
 8006590:	f04f 32ff 	mov.w	r2, #4294967295
 8006594:	601a      	str	r2, [r3, #0]
					break;
 8006596:	e03e      	b.n	8006616 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006598:	4b30      	ldr	r3, [pc, #192]	; (800665c <xTaskIncrementTick+0x14c>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80065a8:	693a      	ldr	r2, [r7, #16]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d203      	bcs.n	80065b8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80065b0:	4a2d      	ldr	r2, [pc, #180]	; (8006668 <xTaskIncrementTick+0x158>)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80065b6:	e02e      	b.n	8006616 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	3304      	adds	r3, #4
 80065bc:	4618      	mov	r0, r3
 80065be:	f7ff fc2f 	bl	8005e20 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d004      	beq.n	80065d4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	3318      	adds	r3, #24
 80065ce:	4618      	mov	r0, r3
 80065d0:	f7ff fc26 	bl	8005e20 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d8:	2201      	movs	r2, #1
 80065da:	409a      	lsls	r2, r3
 80065dc:	4b23      	ldr	r3, [pc, #140]	; (800666c <xTaskIncrementTick+0x15c>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4313      	orrs	r3, r2
 80065e2:	4a22      	ldr	r2, [pc, #136]	; (800666c <xTaskIncrementTick+0x15c>)
 80065e4:	6013      	str	r3, [r2, #0]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065ea:	4613      	mov	r3, r2
 80065ec:	009b      	lsls	r3, r3, #2
 80065ee:	4413      	add	r3, r2
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	4a1f      	ldr	r2, [pc, #124]	; (8006670 <xTaskIncrementTick+0x160>)
 80065f4:	441a      	add	r2, r3
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	3304      	adds	r3, #4
 80065fa:	4619      	mov	r1, r3
 80065fc:	4610      	mov	r0, r2
 80065fe:	f7ff fbb4 	bl	8005d6a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006606:	4b1b      	ldr	r3, [pc, #108]	; (8006674 <xTaskIncrementTick+0x164>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800660c:	429a      	cmp	r2, r3
 800660e:	d3b9      	bcc.n	8006584 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006610:	2301      	movs	r3, #1
 8006612:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006614:	e7b6      	b.n	8006584 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006616:	4b17      	ldr	r3, [pc, #92]	; (8006674 <xTaskIncrementTick+0x164>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800661c:	4914      	ldr	r1, [pc, #80]	; (8006670 <xTaskIncrementTick+0x160>)
 800661e:	4613      	mov	r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	4413      	add	r3, r2
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	440b      	add	r3, r1
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	2b01      	cmp	r3, #1
 800662c:	d901      	bls.n	8006632 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800662e:	2301      	movs	r3, #1
 8006630:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006632:	4b11      	ldr	r3, [pc, #68]	; (8006678 <xTaskIncrementTick+0x168>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d007      	beq.n	800664a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800663a:	2301      	movs	r3, #1
 800663c:	617b      	str	r3, [r7, #20]
 800663e:	e004      	b.n	800664a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006640:	4b0e      	ldr	r3, [pc, #56]	; (800667c <xTaskIncrementTick+0x16c>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	3301      	adds	r3, #1
 8006646:	4a0d      	ldr	r2, [pc, #52]	; (800667c <xTaskIncrementTick+0x16c>)
 8006648:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800664a:	697b      	ldr	r3, [r7, #20]
}
 800664c:	4618      	mov	r0, r3
 800664e:	3718      	adds	r7, #24
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}
 8006654:	20000c30 	.word	0x20000c30
 8006658:	20000c0c 	.word	0x20000c0c
 800665c:	20000bc0 	.word	0x20000bc0
 8006660:	20000bc4 	.word	0x20000bc4
 8006664:	20000c20 	.word	0x20000c20
 8006668:	20000c28 	.word	0x20000c28
 800666c:	20000c10 	.word	0x20000c10
 8006670:	20000b0c 	.word	0x20000b0c
 8006674:	20000b08 	.word	0x20000b08
 8006678:	20000c1c 	.word	0x20000c1c
 800667c:	20000c18 	.word	0x20000c18

08006680 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006680:	b480      	push	{r7}
 8006682:	b087      	sub	sp, #28
 8006684:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006686:	4b26      	ldr	r3, [pc, #152]	; (8006720 <vTaskSwitchContext+0xa0>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d003      	beq.n	8006696 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800668e:	4b25      	ldr	r3, [pc, #148]	; (8006724 <vTaskSwitchContext+0xa4>)
 8006690:	2201      	movs	r2, #1
 8006692:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006694:	e03f      	b.n	8006716 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8006696:	4b23      	ldr	r3, [pc, #140]	; (8006724 <vTaskSwitchContext+0xa4>)
 8006698:	2200      	movs	r2, #0
 800669a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800669c:	4b22      	ldr	r3, [pc, #136]	; (8006728 <vTaskSwitchContext+0xa8>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	fab3 f383 	clz	r3, r3
 80066a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80066aa:	7afb      	ldrb	r3, [r7, #11]
 80066ac:	f1c3 031f 	rsb	r3, r3, #31
 80066b0:	617b      	str	r3, [r7, #20]
 80066b2:	491e      	ldr	r1, [pc, #120]	; (800672c <vTaskSwitchContext+0xac>)
 80066b4:	697a      	ldr	r2, [r7, #20]
 80066b6:	4613      	mov	r3, r2
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	4413      	add	r3, r2
 80066bc:	009b      	lsls	r3, r3, #2
 80066be:	440b      	add	r3, r1
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d10a      	bne.n	80066dc <vTaskSwitchContext+0x5c>
	__asm volatile
 80066c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ca:	f383 8811 	msr	BASEPRI, r3
 80066ce:	f3bf 8f6f 	isb	sy
 80066d2:	f3bf 8f4f 	dsb	sy
 80066d6:	607b      	str	r3, [r7, #4]
}
 80066d8:	bf00      	nop
 80066da:	e7fe      	b.n	80066da <vTaskSwitchContext+0x5a>
 80066dc:	697a      	ldr	r2, [r7, #20]
 80066de:	4613      	mov	r3, r2
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	4413      	add	r3, r2
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	4a11      	ldr	r2, [pc, #68]	; (800672c <vTaskSwitchContext+0xac>)
 80066e8:	4413      	add	r3, r2
 80066ea:	613b      	str	r3, [r7, #16]
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	685a      	ldr	r2, [r3, #4]
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	605a      	str	r2, [r3, #4]
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	685a      	ldr	r2, [r3, #4]
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	3308      	adds	r3, #8
 80066fe:	429a      	cmp	r2, r3
 8006700:	d104      	bne.n	800670c <vTaskSwitchContext+0x8c>
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	685a      	ldr	r2, [r3, #4]
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	605a      	str	r2, [r3, #4]
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	4a07      	ldr	r2, [pc, #28]	; (8006730 <vTaskSwitchContext+0xb0>)
 8006714:	6013      	str	r3, [r2, #0]
}
 8006716:	bf00      	nop
 8006718:	371c      	adds	r7, #28
 800671a:	46bd      	mov	sp, r7
 800671c:	bc80      	pop	{r7}
 800671e:	4770      	bx	lr
 8006720:	20000c30 	.word	0x20000c30
 8006724:	20000c1c 	.word	0x20000c1c
 8006728:	20000c10 	.word	0x20000c10
 800672c:	20000b0c 	.word	0x20000b0c
 8006730:	20000b08 	.word	0x20000b08

08006734 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b082      	sub	sp, #8
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800673c:	f000 f852 	bl	80067e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006740:	4b06      	ldr	r3, [pc, #24]	; (800675c <prvIdleTask+0x28>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2b01      	cmp	r3, #1
 8006746:	d9f9      	bls.n	800673c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006748:	4b05      	ldr	r3, [pc, #20]	; (8006760 <prvIdleTask+0x2c>)
 800674a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800674e:	601a      	str	r2, [r3, #0]
 8006750:	f3bf 8f4f 	dsb	sy
 8006754:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006758:	e7f0      	b.n	800673c <prvIdleTask+0x8>
 800675a:	bf00      	nop
 800675c:	20000b0c 	.word	0x20000b0c
 8006760:	e000ed04 	.word	0xe000ed04

08006764 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800676a:	2300      	movs	r3, #0
 800676c:	607b      	str	r3, [r7, #4]
 800676e:	e00c      	b.n	800678a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	4613      	mov	r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	4413      	add	r3, r2
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	4a12      	ldr	r2, [pc, #72]	; (80067c4 <prvInitialiseTaskLists+0x60>)
 800677c:	4413      	add	r3, r2
 800677e:	4618      	mov	r0, r3
 8006780:	f7ff fac8 	bl	8005d14 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	3301      	adds	r3, #1
 8006788:	607b      	str	r3, [r7, #4]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2b06      	cmp	r3, #6
 800678e:	d9ef      	bls.n	8006770 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006790:	480d      	ldr	r0, [pc, #52]	; (80067c8 <prvInitialiseTaskLists+0x64>)
 8006792:	f7ff fabf 	bl	8005d14 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006796:	480d      	ldr	r0, [pc, #52]	; (80067cc <prvInitialiseTaskLists+0x68>)
 8006798:	f7ff fabc 	bl	8005d14 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800679c:	480c      	ldr	r0, [pc, #48]	; (80067d0 <prvInitialiseTaskLists+0x6c>)
 800679e:	f7ff fab9 	bl	8005d14 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80067a2:	480c      	ldr	r0, [pc, #48]	; (80067d4 <prvInitialiseTaskLists+0x70>)
 80067a4:	f7ff fab6 	bl	8005d14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80067a8:	480b      	ldr	r0, [pc, #44]	; (80067d8 <prvInitialiseTaskLists+0x74>)
 80067aa:	f7ff fab3 	bl	8005d14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80067ae:	4b0b      	ldr	r3, [pc, #44]	; (80067dc <prvInitialiseTaskLists+0x78>)
 80067b0:	4a05      	ldr	r2, [pc, #20]	; (80067c8 <prvInitialiseTaskLists+0x64>)
 80067b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80067b4:	4b0a      	ldr	r3, [pc, #40]	; (80067e0 <prvInitialiseTaskLists+0x7c>)
 80067b6:	4a05      	ldr	r2, [pc, #20]	; (80067cc <prvInitialiseTaskLists+0x68>)
 80067b8:	601a      	str	r2, [r3, #0]
}
 80067ba:	bf00      	nop
 80067bc:	3708      	adds	r7, #8
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	20000b0c 	.word	0x20000b0c
 80067c8:	20000b98 	.word	0x20000b98
 80067cc:	20000bac 	.word	0x20000bac
 80067d0:	20000bc8 	.word	0x20000bc8
 80067d4:	20000bdc 	.word	0x20000bdc
 80067d8:	20000bf4 	.word	0x20000bf4
 80067dc:	20000bc0 	.word	0x20000bc0
 80067e0:	20000bc4 	.word	0x20000bc4

080067e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80067ea:	e019      	b.n	8006820 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80067ec:	f000 f9ce 	bl	8006b8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067f0:	4b10      	ldr	r3, [pc, #64]	; (8006834 <prvCheckTasksWaitingTermination+0x50>)
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	3304      	adds	r3, #4
 80067fc:	4618      	mov	r0, r3
 80067fe:	f7ff fb0f 	bl	8005e20 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006802:	4b0d      	ldr	r3, [pc, #52]	; (8006838 <prvCheckTasksWaitingTermination+0x54>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	3b01      	subs	r3, #1
 8006808:	4a0b      	ldr	r2, [pc, #44]	; (8006838 <prvCheckTasksWaitingTermination+0x54>)
 800680a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800680c:	4b0b      	ldr	r3, [pc, #44]	; (800683c <prvCheckTasksWaitingTermination+0x58>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	3b01      	subs	r3, #1
 8006812:	4a0a      	ldr	r2, [pc, #40]	; (800683c <prvCheckTasksWaitingTermination+0x58>)
 8006814:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006816:	f000 f9e9 	bl	8006bec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 f810 	bl	8006840 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006820:	4b06      	ldr	r3, [pc, #24]	; (800683c <prvCheckTasksWaitingTermination+0x58>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1e1      	bne.n	80067ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006828:	bf00      	nop
 800682a:	bf00      	nop
 800682c:	3708      	adds	r7, #8
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	20000bdc 	.word	0x20000bdc
 8006838:	20000c08 	.word	0x20000c08
 800683c:	20000bf0 	.word	0x20000bf0

08006840 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800684e:	2b00      	cmp	r3, #0
 8006850:	d108      	bne.n	8006864 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006856:	4618      	mov	r0, r3
 8006858:	f000 fb26 	bl	8006ea8 <vPortFree>
				vPortFree( pxTCB );
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f000 fb23 	bl	8006ea8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006862:	e018      	b.n	8006896 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800686a:	2b01      	cmp	r3, #1
 800686c:	d103      	bne.n	8006876 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 fb1a 	bl	8006ea8 <vPortFree>
	}
 8006874:	e00f      	b.n	8006896 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800687c:	2b02      	cmp	r3, #2
 800687e:	d00a      	beq.n	8006896 <prvDeleteTCB+0x56>
	__asm volatile
 8006880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006884:	f383 8811 	msr	BASEPRI, r3
 8006888:	f3bf 8f6f 	isb	sy
 800688c:	f3bf 8f4f 	dsb	sy
 8006890:	60fb      	str	r3, [r7, #12]
}
 8006892:	bf00      	nop
 8006894:	e7fe      	b.n	8006894 <prvDeleteTCB+0x54>
	}
 8006896:	bf00      	nop
 8006898:	3710      	adds	r7, #16
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
	...

080068a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80068a0:	b480      	push	{r7}
 80068a2:	b083      	sub	sp, #12
 80068a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068a6:	4b0c      	ldr	r3, [pc, #48]	; (80068d8 <prvResetNextTaskUnblockTime+0x38>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d104      	bne.n	80068ba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80068b0:	4b0a      	ldr	r3, [pc, #40]	; (80068dc <prvResetNextTaskUnblockTime+0x3c>)
 80068b2:	f04f 32ff 	mov.w	r2, #4294967295
 80068b6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80068b8:	e008      	b.n	80068cc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068ba:	4b07      	ldr	r3, [pc, #28]	; (80068d8 <prvResetNextTaskUnblockTime+0x38>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	4a04      	ldr	r2, [pc, #16]	; (80068dc <prvResetNextTaskUnblockTime+0x3c>)
 80068ca:	6013      	str	r3, [r2, #0]
}
 80068cc:	bf00      	nop
 80068ce:	370c      	adds	r7, #12
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bc80      	pop	{r7}
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	20000bc0 	.word	0x20000bc0
 80068dc:	20000c28 	.word	0x20000c28

080068e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80068ea:	4b29      	ldr	r3, [pc, #164]	; (8006990 <prvAddCurrentTaskToDelayedList+0xb0>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068f0:	4b28      	ldr	r3, [pc, #160]	; (8006994 <prvAddCurrentTaskToDelayedList+0xb4>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	3304      	adds	r3, #4
 80068f6:	4618      	mov	r0, r3
 80068f8:	f7ff fa92 	bl	8005e20 <uxListRemove>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d10b      	bne.n	800691a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006902:	4b24      	ldr	r3, [pc, #144]	; (8006994 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006908:	2201      	movs	r2, #1
 800690a:	fa02 f303 	lsl.w	r3, r2, r3
 800690e:	43da      	mvns	r2, r3
 8006910:	4b21      	ldr	r3, [pc, #132]	; (8006998 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4013      	ands	r3, r2
 8006916:	4a20      	ldr	r2, [pc, #128]	; (8006998 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006918:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006920:	d10a      	bne.n	8006938 <prvAddCurrentTaskToDelayedList+0x58>
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d007      	beq.n	8006938 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006928:	4b1a      	ldr	r3, [pc, #104]	; (8006994 <prvAddCurrentTaskToDelayedList+0xb4>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	3304      	adds	r3, #4
 800692e:	4619      	mov	r1, r3
 8006930:	481a      	ldr	r0, [pc, #104]	; (800699c <prvAddCurrentTaskToDelayedList+0xbc>)
 8006932:	f7ff fa1a 	bl	8005d6a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006936:	e026      	b.n	8006986 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4413      	add	r3, r2
 800693e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006940:	4b14      	ldr	r3, [pc, #80]	; (8006994 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68ba      	ldr	r2, [r7, #8]
 8006946:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	429a      	cmp	r2, r3
 800694e:	d209      	bcs.n	8006964 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006950:	4b13      	ldr	r3, [pc, #76]	; (80069a0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	4b0f      	ldr	r3, [pc, #60]	; (8006994 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	3304      	adds	r3, #4
 800695a:	4619      	mov	r1, r3
 800695c:	4610      	mov	r0, r2
 800695e:	f7ff fa27 	bl	8005db0 <vListInsert>
}
 8006962:	e010      	b.n	8006986 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006964:	4b0f      	ldr	r3, [pc, #60]	; (80069a4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	4b0a      	ldr	r3, [pc, #40]	; (8006994 <prvAddCurrentTaskToDelayedList+0xb4>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	3304      	adds	r3, #4
 800696e:	4619      	mov	r1, r3
 8006970:	4610      	mov	r0, r2
 8006972:	f7ff fa1d 	bl	8005db0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006976:	4b0c      	ldr	r3, [pc, #48]	; (80069a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	68ba      	ldr	r2, [r7, #8]
 800697c:	429a      	cmp	r2, r3
 800697e:	d202      	bcs.n	8006986 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006980:	4a09      	ldr	r2, [pc, #36]	; (80069a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	6013      	str	r3, [r2, #0]
}
 8006986:	bf00      	nop
 8006988:	3710      	adds	r7, #16
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}
 800698e:	bf00      	nop
 8006990:	20000c0c 	.word	0x20000c0c
 8006994:	20000b08 	.word	0x20000b08
 8006998:	20000c10 	.word	0x20000c10
 800699c:	20000bf4 	.word	0x20000bf4
 80069a0:	20000bc4 	.word	0x20000bc4
 80069a4:	20000bc0 	.word	0x20000bc0
 80069a8:	20000c28 	.word	0x20000c28

080069ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80069ac:	b480      	push	{r7}
 80069ae:	b085      	sub	sp, #20
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	3b04      	subs	r3, #4
 80069bc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80069c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	3b04      	subs	r3, #4
 80069ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	f023 0201 	bic.w	r2, r3, #1
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	3b04      	subs	r3, #4
 80069da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80069dc:	4a08      	ldr	r2, [pc, #32]	; (8006a00 <pxPortInitialiseStack+0x54>)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	3b14      	subs	r3, #20
 80069e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	3b20      	subs	r3, #32
 80069f2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80069f4:	68fb      	ldr	r3, [r7, #12]
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3714      	adds	r7, #20
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bc80      	pop	{r7}
 80069fe:	4770      	bx	lr
 8006a00:	08006a05 	.word	0x08006a05

08006a04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006a04:	b480      	push	{r7}
 8006a06:	b085      	sub	sp, #20
 8006a08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006a0e:	4b12      	ldr	r3, [pc, #72]	; (8006a58 <prvTaskExitError+0x54>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a16:	d00a      	beq.n	8006a2e <prvTaskExitError+0x2a>
	__asm volatile
 8006a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a1c:	f383 8811 	msr	BASEPRI, r3
 8006a20:	f3bf 8f6f 	isb	sy
 8006a24:	f3bf 8f4f 	dsb	sy
 8006a28:	60fb      	str	r3, [r7, #12]
}
 8006a2a:	bf00      	nop
 8006a2c:	e7fe      	b.n	8006a2c <prvTaskExitError+0x28>
	__asm volatile
 8006a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a32:	f383 8811 	msr	BASEPRI, r3
 8006a36:	f3bf 8f6f 	isb	sy
 8006a3a:	f3bf 8f4f 	dsb	sy
 8006a3e:	60bb      	str	r3, [r7, #8]
}
 8006a40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006a42:	bf00      	nop
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d0fc      	beq.n	8006a44 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006a4a:	bf00      	nop
 8006a4c:	bf00      	nop
 8006a4e:	3714      	adds	r7, #20
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bc80      	pop	{r7}
 8006a54:	4770      	bx	lr
 8006a56:	bf00      	nop
 8006a58:	2000003c 	.word	0x2000003c
 8006a5c:	00000000 	.word	0x00000000

08006a60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006a60:	4b07      	ldr	r3, [pc, #28]	; (8006a80 <pxCurrentTCBConst2>)
 8006a62:	6819      	ldr	r1, [r3, #0]
 8006a64:	6808      	ldr	r0, [r1, #0]
 8006a66:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006a6a:	f380 8809 	msr	PSP, r0
 8006a6e:	f3bf 8f6f 	isb	sy
 8006a72:	f04f 0000 	mov.w	r0, #0
 8006a76:	f380 8811 	msr	BASEPRI, r0
 8006a7a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006a7e:	4770      	bx	lr

08006a80 <pxCurrentTCBConst2>:
 8006a80:	20000b08 	.word	0x20000b08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006a84:	bf00      	nop
 8006a86:	bf00      	nop

08006a88 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006a88:	4806      	ldr	r0, [pc, #24]	; (8006aa4 <prvPortStartFirstTask+0x1c>)
 8006a8a:	6800      	ldr	r0, [r0, #0]
 8006a8c:	6800      	ldr	r0, [r0, #0]
 8006a8e:	f380 8808 	msr	MSP, r0
 8006a92:	b662      	cpsie	i
 8006a94:	b661      	cpsie	f
 8006a96:	f3bf 8f4f 	dsb	sy
 8006a9a:	f3bf 8f6f 	isb	sy
 8006a9e:	df00      	svc	0
 8006aa0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006aa2:	bf00      	nop
 8006aa4:	e000ed08 	.word	0xe000ed08

08006aa8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b084      	sub	sp, #16
 8006aac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006aae:	4b32      	ldr	r3, [pc, #200]	; (8006b78 <xPortStartScheduler+0xd0>)
 8006ab0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	781b      	ldrb	r3, [r3, #0]
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	22ff      	movs	r2, #255	; 0xff
 8006abe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	781b      	ldrb	r3, [r3, #0]
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ac8:	78fb      	ldrb	r3, [r7, #3]
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006ad0:	b2da      	uxtb	r2, r3
 8006ad2:	4b2a      	ldr	r3, [pc, #168]	; (8006b7c <xPortStartScheduler+0xd4>)
 8006ad4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ad6:	4b2a      	ldr	r3, [pc, #168]	; (8006b80 <xPortStartScheduler+0xd8>)
 8006ad8:	2207      	movs	r2, #7
 8006ada:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006adc:	e009      	b.n	8006af2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006ade:	4b28      	ldr	r3, [pc, #160]	; (8006b80 <xPortStartScheduler+0xd8>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	3b01      	subs	r3, #1
 8006ae4:	4a26      	ldr	r2, [pc, #152]	; (8006b80 <xPortStartScheduler+0xd8>)
 8006ae6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006ae8:	78fb      	ldrb	r3, [r7, #3]
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	005b      	lsls	r3, r3, #1
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006af2:	78fb      	ldrb	r3, [r7, #3]
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006afa:	2b80      	cmp	r3, #128	; 0x80
 8006afc:	d0ef      	beq.n	8006ade <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006afe:	4b20      	ldr	r3, [pc, #128]	; (8006b80 <xPortStartScheduler+0xd8>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f1c3 0307 	rsb	r3, r3, #7
 8006b06:	2b04      	cmp	r3, #4
 8006b08:	d00a      	beq.n	8006b20 <xPortStartScheduler+0x78>
	__asm volatile
 8006b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b0e:	f383 8811 	msr	BASEPRI, r3
 8006b12:	f3bf 8f6f 	isb	sy
 8006b16:	f3bf 8f4f 	dsb	sy
 8006b1a:	60bb      	str	r3, [r7, #8]
}
 8006b1c:	bf00      	nop
 8006b1e:	e7fe      	b.n	8006b1e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006b20:	4b17      	ldr	r3, [pc, #92]	; (8006b80 <xPortStartScheduler+0xd8>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	021b      	lsls	r3, r3, #8
 8006b26:	4a16      	ldr	r2, [pc, #88]	; (8006b80 <xPortStartScheduler+0xd8>)
 8006b28:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006b2a:	4b15      	ldr	r3, [pc, #84]	; (8006b80 <xPortStartScheduler+0xd8>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006b32:	4a13      	ldr	r2, [pc, #76]	; (8006b80 <xPortStartScheduler+0xd8>)
 8006b34:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	b2da      	uxtb	r2, r3
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006b3e:	4b11      	ldr	r3, [pc, #68]	; (8006b84 <xPortStartScheduler+0xdc>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a10      	ldr	r2, [pc, #64]	; (8006b84 <xPortStartScheduler+0xdc>)
 8006b44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006b48:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006b4a:	4b0e      	ldr	r3, [pc, #56]	; (8006b84 <xPortStartScheduler+0xdc>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4a0d      	ldr	r2, [pc, #52]	; (8006b84 <xPortStartScheduler+0xdc>)
 8006b50:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006b54:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006b56:	f000 f8b9 	bl	8006ccc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006b5a:	4b0b      	ldr	r3, [pc, #44]	; (8006b88 <xPortStartScheduler+0xe0>)
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006b60:	f7ff ff92 	bl	8006a88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006b64:	f7ff fd8c 	bl	8006680 <vTaskSwitchContext>
	prvTaskExitError();
 8006b68:	f7ff ff4c 	bl	8006a04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3710      	adds	r7, #16
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	e000e400 	.word	0xe000e400
 8006b7c:	20000c34 	.word	0x20000c34
 8006b80:	20000c38 	.word	0x20000c38
 8006b84:	e000ed20 	.word	0xe000ed20
 8006b88:	2000003c 	.word	0x2000003c

08006b8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
	__asm volatile
 8006b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b96:	f383 8811 	msr	BASEPRI, r3
 8006b9a:	f3bf 8f6f 	isb	sy
 8006b9e:	f3bf 8f4f 	dsb	sy
 8006ba2:	607b      	str	r3, [r7, #4]
}
 8006ba4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006ba6:	4b0f      	ldr	r3, [pc, #60]	; (8006be4 <vPortEnterCritical+0x58>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	3301      	adds	r3, #1
 8006bac:	4a0d      	ldr	r2, [pc, #52]	; (8006be4 <vPortEnterCritical+0x58>)
 8006bae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006bb0:	4b0c      	ldr	r3, [pc, #48]	; (8006be4 <vPortEnterCritical+0x58>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d10f      	bne.n	8006bd8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006bb8:	4b0b      	ldr	r3, [pc, #44]	; (8006be8 <vPortEnterCritical+0x5c>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	b2db      	uxtb	r3, r3
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d00a      	beq.n	8006bd8 <vPortEnterCritical+0x4c>
	__asm volatile
 8006bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bc6:	f383 8811 	msr	BASEPRI, r3
 8006bca:	f3bf 8f6f 	isb	sy
 8006bce:	f3bf 8f4f 	dsb	sy
 8006bd2:	603b      	str	r3, [r7, #0]
}
 8006bd4:	bf00      	nop
 8006bd6:	e7fe      	b.n	8006bd6 <vPortEnterCritical+0x4a>
	}
}
 8006bd8:	bf00      	nop
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bc80      	pop	{r7}
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	2000003c 	.word	0x2000003c
 8006be8:	e000ed04 	.word	0xe000ed04

08006bec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006bf2:	4b11      	ldr	r3, [pc, #68]	; (8006c38 <vPortExitCritical+0x4c>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d10a      	bne.n	8006c10 <vPortExitCritical+0x24>
	__asm volatile
 8006bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bfe:	f383 8811 	msr	BASEPRI, r3
 8006c02:	f3bf 8f6f 	isb	sy
 8006c06:	f3bf 8f4f 	dsb	sy
 8006c0a:	607b      	str	r3, [r7, #4]
}
 8006c0c:	bf00      	nop
 8006c0e:	e7fe      	b.n	8006c0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006c10:	4b09      	ldr	r3, [pc, #36]	; (8006c38 <vPortExitCritical+0x4c>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	3b01      	subs	r3, #1
 8006c16:	4a08      	ldr	r2, [pc, #32]	; (8006c38 <vPortExitCritical+0x4c>)
 8006c18:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006c1a:	4b07      	ldr	r3, [pc, #28]	; (8006c38 <vPortExitCritical+0x4c>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d105      	bne.n	8006c2e <vPortExitCritical+0x42>
 8006c22:	2300      	movs	r3, #0
 8006c24:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006c2c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006c2e:	bf00      	nop
 8006c30:	370c      	adds	r7, #12
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bc80      	pop	{r7}
 8006c36:	4770      	bx	lr
 8006c38:	2000003c 	.word	0x2000003c
 8006c3c:	00000000 	.word	0x00000000

08006c40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c40:	f3ef 8009 	mrs	r0, PSP
 8006c44:	f3bf 8f6f 	isb	sy
 8006c48:	4b0d      	ldr	r3, [pc, #52]	; (8006c80 <pxCurrentTCBConst>)
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006c50:	6010      	str	r0, [r2, #0]
 8006c52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006c56:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006c5a:	f380 8811 	msr	BASEPRI, r0
 8006c5e:	f7ff fd0f 	bl	8006680 <vTaskSwitchContext>
 8006c62:	f04f 0000 	mov.w	r0, #0
 8006c66:	f380 8811 	msr	BASEPRI, r0
 8006c6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006c6e:	6819      	ldr	r1, [r3, #0]
 8006c70:	6808      	ldr	r0, [r1, #0]
 8006c72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006c76:	f380 8809 	msr	PSP, r0
 8006c7a:	f3bf 8f6f 	isb	sy
 8006c7e:	4770      	bx	lr

08006c80 <pxCurrentTCBConst>:
 8006c80:	20000b08 	.word	0x20000b08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006c84:	bf00      	nop
 8006c86:	bf00      	nop

08006c88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c92:	f383 8811 	msr	BASEPRI, r3
 8006c96:	f3bf 8f6f 	isb	sy
 8006c9a:	f3bf 8f4f 	dsb	sy
 8006c9e:	607b      	str	r3, [r7, #4]
}
 8006ca0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006ca2:	f7ff fc35 	bl	8006510 <xTaskIncrementTick>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d003      	beq.n	8006cb4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006cac:	4b06      	ldr	r3, [pc, #24]	; (8006cc8 <SysTick_Handler+0x40>)
 8006cae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cb2:	601a      	str	r2, [r3, #0]
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	f383 8811 	msr	BASEPRI, r3
}
 8006cbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006cc0:	bf00      	nop
 8006cc2:	3708      	adds	r7, #8
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	e000ed04 	.word	0xe000ed04

08006ccc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006ccc:	b480      	push	{r7}
 8006cce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006cd0:	4b0a      	ldr	r3, [pc, #40]	; (8006cfc <vPortSetupTimerInterrupt+0x30>)
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006cd6:	4b0a      	ldr	r3, [pc, #40]	; (8006d00 <vPortSetupTimerInterrupt+0x34>)
 8006cd8:	2200      	movs	r2, #0
 8006cda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006cdc:	4b09      	ldr	r3, [pc, #36]	; (8006d04 <vPortSetupTimerInterrupt+0x38>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a09      	ldr	r2, [pc, #36]	; (8006d08 <vPortSetupTimerInterrupt+0x3c>)
 8006ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ce6:	099b      	lsrs	r3, r3, #6
 8006ce8:	4a08      	ldr	r2, [pc, #32]	; (8006d0c <vPortSetupTimerInterrupt+0x40>)
 8006cea:	3b01      	subs	r3, #1
 8006cec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006cee:	4b03      	ldr	r3, [pc, #12]	; (8006cfc <vPortSetupTimerInterrupt+0x30>)
 8006cf0:	2207      	movs	r2, #7
 8006cf2:	601a      	str	r2, [r3, #0]
}
 8006cf4:	bf00      	nop
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bc80      	pop	{r7}
 8006cfa:	4770      	bx	lr
 8006cfc:	e000e010 	.word	0xe000e010
 8006d00:	e000e018 	.word	0xe000e018
 8006d04:	20000030 	.word	0x20000030
 8006d08:	10624dd3 	.word	0x10624dd3
 8006d0c:	e000e014 	.word	0xe000e014

08006d10 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b08a      	sub	sp, #40	; 0x28
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d1c:	f7ff fb4e 	bl	80063bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d20:	4b5b      	ldr	r3, [pc, #364]	; (8006e90 <pvPortMalloc+0x180>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d101      	bne.n	8006d2c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d28:	f000 f920 	bl	8006f6c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d2c:	4b59      	ldr	r3, [pc, #356]	; (8006e94 <pvPortMalloc+0x184>)
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4013      	ands	r3, r2
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	f040 8093 	bne.w	8006e60 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d01d      	beq.n	8006d7c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006d40:	2208      	movs	r2, #8
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	4413      	add	r3, r2
 8006d46:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f003 0307 	and.w	r3, r3, #7
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d014      	beq.n	8006d7c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f023 0307 	bic.w	r3, r3, #7
 8006d58:	3308      	adds	r3, #8
 8006d5a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f003 0307 	and.w	r3, r3, #7
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d00a      	beq.n	8006d7c <pvPortMalloc+0x6c>
	__asm volatile
 8006d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d6a:	f383 8811 	msr	BASEPRI, r3
 8006d6e:	f3bf 8f6f 	isb	sy
 8006d72:	f3bf 8f4f 	dsb	sy
 8006d76:	617b      	str	r3, [r7, #20]
}
 8006d78:	bf00      	nop
 8006d7a:	e7fe      	b.n	8006d7a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d06e      	beq.n	8006e60 <pvPortMalloc+0x150>
 8006d82:	4b45      	ldr	r3, [pc, #276]	; (8006e98 <pvPortMalloc+0x188>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d869      	bhi.n	8006e60 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d8c:	4b43      	ldr	r3, [pc, #268]	; (8006e9c <pvPortMalloc+0x18c>)
 8006d8e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006d90:	4b42      	ldr	r3, [pc, #264]	; (8006e9c <pvPortMalloc+0x18c>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d96:	e004      	b.n	8006da2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d903      	bls.n	8006db4 <pvPortMalloc+0xa4>
 8006dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d1f1      	bne.n	8006d98 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006db4:	4b36      	ldr	r3, [pc, #216]	; (8006e90 <pvPortMalloc+0x180>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d050      	beq.n	8006e60 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006dbe:	6a3b      	ldr	r3, [r7, #32]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	2208      	movs	r2, #8
 8006dc4:	4413      	add	r3, r2
 8006dc6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	6a3b      	ldr	r3, [r7, #32]
 8006dce:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd2:	685a      	ldr	r2, [r3, #4]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	1ad2      	subs	r2, r2, r3
 8006dd8:	2308      	movs	r3, #8
 8006dda:	005b      	lsls	r3, r3, #1
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d91f      	bls.n	8006e20 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006de0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4413      	add	r3, r2
 8006de6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	f003 0307 	and.w	r3, r3, #7
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d00a      	beq.n	8006e08 <pvPortMalloc+0xf8>
	__asm volatile
 8006df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006df6:	f383 8811 	msr	BASEPRI, r3
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	f3bf 8f4f 	dsb	sy
 8006e02:	613b      	str	r3, [r7, #16]
}
 8006e04:	bf00      	nop
 8006e06:	e7fe      	b.n	8006e06 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e0a:	685a      	ldr	r2, [r3, #4]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	1ad2      	subs	r2, r2, r3
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e1a:	69b8      	ldr	r0, [r7, #24]
 8006e1c:	f000 f908 	bl	8007030 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e20:	4b1d      	ldr	r3, [pc, #116]	; (8006e98 <pvPortMalloc+0x188>)
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	1ad3      	subs	r3, r2, r3
 8006e2a:	4a1b      	ldr	r2, [pc, #108]	; (8006e98 <pvPortMalloc+0x188>)
 8006e2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e2e:	4b1a      	ldr	r3, [pc, #104]	; (8006e98 <pvPortMalloc+0x188>)
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	4b1b      	ldr	r3, [pc, #108]	; (8006ea0 <pvPortMalloc+0x190>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	429a      	cmp	r2, r3
 8006e38:	d203      	bcs.n	8006e42 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e3a:	4b17      	ldr	r3, [pc, #92]	; (8006e98 <pvPortMalloc+0x188>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a18      	ldr	r2, [pc, #96]	; (8006ea0 <pvPortMalloc+0x190>)
 8006e40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e44:	685a      	ldr	r2, [r3, #4]
 8006e46:	4b13      	ldr	r3, [pc, #76]	; (8006e94 <pvPortMalloc+0x184>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e52:	2200      	movs	r2, #0
 8006e54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e56:	4b13      	ldr	r3, [pc, #76]	; (8006ea4 <pvPortMalloc+0x194>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	4a11      	ldr	r2, [pc, #68]	; (8006ea4 <pvPortMalloc+0x194>)
 8006e5e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e60:	f7ff faba 	bl	80063d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e64:	69fb      	ldr	r3, [r7, #28]
 8006e66:	f003 0307 	and.w	r3, r3, #7
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d00a      	beq.n	8006e84 <pvPortMalloc+0x174>
	__asm volatile
 8006e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e72:	f383 8811 	msr	BASEPRI, r3
 8006e76:	f3bf 8f6f 	isb	sy
 8006e7a:	f3bf 8f4f 	dsb	sy
 8006e7e:	60fb      	str	r3, [r7, #12]
}
 8006e80:	bf00      	nop
 8006e82:	e7fe      	b.n	8006e82 <pvPortMalloc+0x172>
	return pvReturn;
 8006e84:	69fb      	ldr	r3, [r7, #28]
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3728      	adds	r7, #40	; 0x28
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	20001844 	.word	0x20001844
 8006e94:	20001858 	.word	0x20001858
 8006e98:	20001848 	.word	0x20001848
 8006e9c:	2000183c 	.word	0x2000183c
 8006ea0:	2000184c 	.word	0x2000184c
 8006ea4:	20001850 	.word	0x20001850

08006ea8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b086      	sub	sp, #24
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d04d      	beq.n	8006f56 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006eba:	2308      	movs	r3, #8
 8006ebc:	425b      	negs	r3, r3
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	685a      	ldr	r2, [r3, #4]
 8006ecc:	4b24      	ldr	r3, [pc, #144]	; (8006f60 <vPortFree+0xb8>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10a      	bne.n	8006eec <vPortFree+0x44>
	__asm volatile
 8006ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eda:	f383 8811 	msr	BASEPRI, r3
 8006ede:	f3bf 8f6f 	isb	sy
 8006ee2:	f3bf 8f4f 	dsb	sy
 8006ee6:	60fb      	str	r3, [r7, #12]
}
 8006ee8:	bf00      	nop
 8006eea:	e7fe      	b.n	8006eea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d00a      	beq.n	8006f0a <vPortFree+0x62>
	__asm volatile
 8006ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef8:	f383 8811 	msr	BASEPRI, r3
 8006efc:	f3bf 8f6f 	isb	sy
 8006f00:	f3bf 8f4f 	dsb	sy
 8006f04:	60bb      	str	r3, [r7, #8]
}
 8006f06:	bf00      	nop
 8006f08:	e7fe      	b.n	8006f08 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	685a      	ldr	r2, [r3, #4]
 8006f0e:	4b14      	ldr	r3, [pc, #80]	; (8006f60 <vPortFree+0xb8>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4013      	ands	r3, r2
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d01e      	beq.n	8006f56 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d11a      	bne.n	8006f56 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	685a      	ldr	r2, [r3, #4]
 8006f24:	4b0e      	ldr	r3, [pc, #56]	; (8006f60 <vPortFree+0xb8>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	43db      	mvns	r3, r3
 8006f2a:	401a      	ands	r2, r3
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006f30:	f7ff fa44 	bl	80063bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	685a      	ldr	r2, [r3, #4]
 8006f38:	4b0a      	ldr	r3, [pc, #40]	; (8006f64 <vPortFree+0xbc>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	4a09      	ldr	r2, [pc, #36]	; (8006f64 <vPortFree+0xbc>)
 8006f40:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006f42:	6938      	ldr	r0, [r7, #16]
 8006f44:	f000 f874 	bl	8007030 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006f48:	4b07      	ldr	r3, [pc, #28]	; (8006f68 <vPortFree+0xc0>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	3301      	adds	r3, #1
 8006f4e:	4a06      	ldr	r2, [pc, #24]	; (8006f68 <vPortFree+0xc0>)
 8006f50:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006f52:	f7ff fa41 	bl	80063d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f56:	bf00      	nop
 8006f58:	3718      	adds	r7, #24
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	20001858 	.word	0x20001858
 8006f64:	20001848 	.word	0x20001848
 8006f68:	20001854 	.word	0x20001854

08006f6c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b085      	sub	sp, #20
 8006f70:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f72:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006f76:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f78:	4b27      	ldr	r3, [pc, #156]	; (8007018 <prvHeapInit+0xac>)
 8006f7a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f003 0307 	and.w	r3, r3, #7
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00c      	beq.n	8006fa0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	3307      	adds	r3, #7
 8006f8a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f023 0307 	bic.w	r3, r3, #7
 8006f92:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f94:	68ba      	ldr	r2, [r7, #8]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	4a1f      	ldr	r2, [pc, #124]	; (8007018 <prvHeapInit+0xac>)
 8006f9c:	4413      	add	r3, r2
 8006f9e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006fa4:	4a1d      	ldr	r2, [pc, #116]	; (800701c <prvHeapInit+0xb0>)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006faa:	4b1c      	ldr	r3, [pc, #112]	; (800701c <prvHeapInit+0xb0>)
 8006fac:	2200      	movs	r2, #0
 8006fae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	68ba      	ldr	r2, [r7, #8]
 8006fb4:	4413      	add	r3, r2
 8006fb6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006fb8:	2208      	movs	r2, #8
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	1a9b      	subs	r3, r3, r2
 8006fbe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f023 0307 	bic.w	r3, r3, #7
 8006fc6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	4a15      	ldr	r2, [pc, #84]	; (8007020 <prvHeapInit+0xb4>)
 8006fcc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006fce:	4b14      	ldr	r3, [pc, #80]	; (8007020 <prvHeapInit+0xb4>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006fd6:	4b12      	ldr	r3, [pc, #72]	; (8007020 <prvHeapInit+0xb4>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	68fa      	ldr	r2, [r7, #12]
 8006fe6:	1ad2      	subs	r2, r2, r3
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006fec:	4b0c      	ldr	r3, [pc, #48]	; (8007020 <prvHeapInit+0xb4>)
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	4a0a      	ldr	r2, [pc, #40]	; (8007024 <prvHeapInit+0xb8>)
 8006ffa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	4a09      	ldr	r2, [pc, #36]	; (8007028 <prvHeapInit+0xbc>)
 8007002:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007004:	4b09      	ldr	r3, [pc, #36]	; (800702c <prvHeapInit+0xc0>)
 8007006:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800700a:	601a      	str	r2, [r3, #0]
}
 800700c:	bf00      	nop
 800700e:	3714      	adds	r7, #20
 8007010:	46bd      	mov	sp, r7
 8007012:	bc80      	pop	{r7}
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	20000c3c 	.word	0x20000c3c
 800701c:	2000183c 	.word	0x2000183c
 8007020:	20001844 	.word	0x20001844
 8007024:	2000184c 	.word	0x2000184c
 8007028:	20001848 	.word	0x20001848
 800702c:	20001858 	.word	0x20001858

08007030 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007030:	b480      	push	{r7}
 8007032:	b085      	sub	sp, #20
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007038:	4b27      	ldr	r3, [pc, #156]	; (80070d8 <prvInsertBlockIntoFreeList+0xa8>)
 800703a:	60fb      	str	r3, [r7, #12]
 800703c:	e002      	b.n	8007044 <prvInsertBlockIntoFreeList+0x14>
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	60fb      	str	r3, [r7, #12]
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	429a      	cmp	r2, r3
 800704c:	d8f7      	bhi.n	800703e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	68ba      	ldr	r2, [r7, #8]
 8007058:	4413      	add	r3, r2
 800705a:	687a      	ldr	r2, [r7, #4]
 800705c:	429a      	cmp	r2, r3
 800705e:	d108      	bne.n	8007072 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	685a      	ldr	r2, [r3, #4]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	441a      	add	r2, r3
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	68ba      	ldr	r2, [r7, #8]
 800707c:	441a      	add	r2, r3
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	429a      	cmp	r2, r3
 8007084:	d118      	bne.n	80070b8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	4b14      	ldr	r3, [pc, #80]	; (80070dc <prvInsertBlockIntoFreeList+0xac>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	429a      	cmp	r2, r3
 8007090:	d00d      	beq.n	80070ae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	685a      	ldr	r2, [r3, #4]
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	441a      	add	r2, r3
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	601a      	str	r2, [r3, #0]
 80070ac:	e008      	b.n	80070c0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80070ae:	4b0b      	ldr	r3, [pc, #44]	; (80070dc <prvInsertBlockIntoFreeList+0xac>)
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	601a      	str	r2, [r3, #0]
 80070b6:	e003      	b.n	80070c0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80070c0:	68fa      	ldr	r2, [r7, #12]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d002      	beq.n	80070ce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070ce:	bf00      	nop
 80070d0:	3714      	adds	r7, #20
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bc80      	pop	{r7}
 80070d6:	4770      	bx	lr
 80070d8:	2000183c 	.word	0x2000183c
 80070dc:	20001844 	.word	0x20001844

080070e0 <__errno>:
 80070e0:	4b01      	ldr	r3, [pc, #4]	; (80070e8 <__errno+0x8>)
 80070e2:	6818      	ldr	r0, [r3, #0]
 80070e4:	4770      	bx	lr
 80070e6:	bf00      	nop
 80070e8:	20000040 	.word	0x20000040

080070ec <__sflush_r>:
 80070ec:	898a      	ldrh	r2, [r1, #12]
 80070ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070f0:	4605      	mov	r5, r0
 80070f2:	0710      	lsls	r0, r2, #28
 80070f4:	460c      	mov	r4, r1
 80070f6:	d457      	bmi.n	80071a8 <__sflush_r+0xbc>
 80070f8:	684b      	ldr	r3, [r1, #4]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	dc04      	bgt.n	8007108 <__sflush_r+0x1c>
 80070fe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007100:	2b00      	cmp	r3, #0
 8007102:	dc01      	bgt.n	8007108 <__sflush_r+0x1c>
 8007104:	2000      	movs	r0, #0
 8007106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007108:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800710a:	2e00      	cmp	r6, #0
 800710c:	d0fa      	beq.n	8007104 <__sflush_r+0x18>
 800710e:	2300      	movs	r3, #0
 8007110:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007114:	682f      	ldr	r7, [r5, #0]
 8007116:	602b      	str	r3, [r5, #0]
 8007118:	d032      	beq.n	8007180 <__sflush_r+0x94>
 800711a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800711c:	89a3      	ldrh	r3, [r4, #12]
 800711e:	075a      	lsls	r2, r3, #29
 8007120:	d505      	bpl.n	800712e <__sflush_r+0x42>
 8007122:	6863      	ldr	r3, [r4, #4]
 8007124:	1ac0      	subs	r0, r0, r3
 8007126:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007128:	b10b      	cbz	r3, 800712e <__sflush_r+0x42>
 800712a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800712c:	1ac0      	subs	r0, r0, r3
 800712e:	2300      	movs	r3, #0
 8007130:	4602      	mov	r2, r0
 8007132:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007134:	4628      	mov	r0, r5
 8007136:	6a21      	ldr	r1, [r4, #32]
 8007138:	47b0      	blx	r6
 800713a:	1c43      	adds	r3, r0, #1
 800713c:	89a3      	ldrh	r3, [r4, #12]
 800713e:	d106      	bne.n	800714e <__sflush_r+0x62>
 8007140:	6829      	ldr	r1, [r5, #0]
 8007142:	291d      	cmp	r1, #29
 8007144:	d82c      	bhi.n	80071a0 <__sflush_r+0xb4>
 8007146:	4a29      	ldr	r2, [pc, #164]	; (80071ec <__sflush_r+0x100>)
 8007148:	40ca      	lsrs	r2, r1
 800714a:	07d6      	lsls	r6, r2, #31
 800714c:	d528      	bpl.n	80071a0 <__sflush_r+0xb4>
 800714e:	2200      	movs	r2, #0
 8007150:	6062      	str	r2, [r4, #4]
 8007152:	6922      	ldr	r2, [r4, #16]
 8007154:	04d9      	lsls	r1, r3, #19
 8007156:	6022      	str	r2, [r4, #0]
 8007158:	d504      	bpl.n	8007164 <__sflush_r+0x78>
 800715a:	1c42      	adds	r2, r0, #1
 800715c:	d101      	bne.n	8007162 <__sflush_r+0x76>
 800715e:	682b      	ldr	r3, [r5, #0]
 8007160:	b903      	cbnz	r3, 8007164 <__sflush_r+0x78>
 8007162:	6560      	str	r0, [r4, #84]	; 0x54
 8007164:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007166:	602f      	str	r7, [r5, #0]
 8007168:	2900      	cmp	r1, #0
 800716a:	d0cb      	beq.n	8007104 <__sflush_r+0x18>
 800716c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007170:	4299      	cmp	r1, r3
 8007172:	d002      	beq.n	800717a <__sflush_r+0x8e>
 8007174:	4628      	mov	r0, r5
 8007176:	f000 fa29 	bl	80075cc <_free_r>
 800717a:	2000      	movs	r0, #0
 800717c:	6360      	str	r0, [r4, #52]	; 0x34
 800717e:	e7c2      	b.n	8007106 <__sflush_r+0x1a>
 8007180:	6a21      	ldr	r1, [r4, #32]
 8007182:	2301      	movs	r3, #1
 8007184:	4628      	mov	r0, r5
 8007186:	47b0      	blx	r6
 8007188:	1c41      	adds	r1, r0, #1
 800718a:	d1c7      	bne.n	800711c <__sflush_r+0x30>
 800718c:	682b      	ldr	r3, [r5, #0]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d0c4      	beq.n	800711c <__sflush_r+0x30>
 8007192:	2b1d      	cmp	r3, #29
 8007194:	d001      	beq.n	800719a <__sflush_r+0xae>
 8007196:	2b16      	cmp	r3, #22
 8007198:	d101      	bne.n	800719e <__sflush_r+0xb2>
 800719a:	602f      	str	r7, [r5, #0]
 800719c:	e7b2      	b.n	8007104 <__sflush_r+0x18>
 800719e:	89a3      	ldrh	r3, [r4, #12]
 80071a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071a4:	81a3      	strh	r3, [r4, #12]
 80071a6:	e7ae      	b.n	8007106 <__sflush_r+0x1a>
 80071a8:	690f      	ldr	r7, [r1, #16]
 80071aa:	2f00      	cmp	r7, #0
 80071ac:	d0aa      	beq.n	8007104 <__sflush_r+0x18>
 80071ae:	0793      	lsls	r3, r2, #30
 80071b0:	bf18      	it	ne
 80071b2:	2300      	movne	r3, #0
 80071b4:	680e      	ldr	r6, [r1, #0]
 80071b6:	bf08      	it	eq
 80071b8:	694b      	ldreq	r3, [r1, #20]
 80071ba:	1bf6      	subs	r6, r6, r7
 80071bc:	600f      	str	r7, [r1, #0]
 80071be:	608b      	str	r3, [r1, #8]
 80071c0:	2e00      	cmp	r6, #0
 80071c2:	dd9f      	ble.n	8007104 <__sflush_r+0x18>
 80071c4:	4633      	mov	r3, r6
 80071c6:	463a      	mov	r2, r7
 80071c8:	4628      	mov	r0, r5
 80071ca:	6a21      	ldr	r1, [r4, #32]
 80071cc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80071d0:	47e0      	blx	ip
 80071d2:	2800      	cmp	r0, #0
 80071d4:	dc06      	bgt.n	80071e4 <__sflush_r+0xf8>
 80071d6:	89a3      	ldrh	r3, [r4, #12]
 80071d8:	f04f 30ff 	mov.w	r0, #4294967295
 80071dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071e0:	81a3      	strh	r3, [r4, #12]
 80071e2:	e790      	b.n	8007106 <__sflush_r+0x1a>
 80071e4:	4407      	add	r7, r0
 80071e6:	1a36      	subs	r6, r6, r0
 80071e8:	e7ea      	b.n	80071c0 <__sflush_r+0xd4>
 80071ea:	bf00      	nop
 80071ec:	20400001 	.word	0x20400001

080071f0 <_fflush_r>:
 80071f0:	b538      	push	{r3, r4, r5, lr}
 80071f2:	690b      	ldr	r3, [r1, #16]
 80071f4:	4605      	mov	r5, r0
 80071f6:	460c      	mov	r4, r1
 80071f8:	b913      	cbnz	r3, 8007200 <_fflush_r+0x10>
 80071fa:	2500      	movs	r5, #0
 80071fc:	4628      	mov	r0, r5
 80071fe:	bd38      	pop	{r3, r4, r5, pc}
 8007200:	b118      	cbz	r0, 800720a <_fflush_r+0x1a>
 8007202:	6983      	ldr	r3, [r0, #24]
 8007204:	b90b      	cbnz	r3, 800720a <_fflush_r+0x1a>
 8007206:	f000 f887 	bl	8007318 <__sinit>
 800720a:	4b14      	ldr	r3, [pc, #80]	; (800725c <_fflush_r+0x6c>)
 800720c:	429c      	cmp	r4, r3
 800720e:	d11b      	bne.n	8007248 <_fflush_r+0x58>
 8007210:	686c      	ldr	r4, [r5, #4]
 8007212:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d0ef      	beq.n	80071fa <_fflush_r+0xa>
 800721a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800721c:	07d0      	lsls	r0, r2, #31
 800721e:	d404      	bmi.n	800722a <_fflush_r+0x3a>
 8007220:	0599      	lsls	r1, r3, #22
 8007222:	d402      	bmi.n	800722a <_fflush_r+0x3a>
 8007224:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007226:	f7fb fde7 	bl	8002df8 <__retarget_lock_acquire_recursive>
 800722a:	4628      	mov	r0, r5
 800722c:	4621      	mov	r1, r4
 800722e:	f7ff ff5d 	bl	80070ec <__sflush_r>
 8007232:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007234:	4605      	mov	r5, r0
 8007236:	07da      	lsls	r2, r3, #31
 8007238:	d4e0      	bmi.n	80071fc <_fflush_r+0xc>
 800723a:	89a3      	ldrh	r3, [r4, #12]
 800723c:	059b      	lsls	r3, r3, #22
 800723e:	d4dd      	bmi.n	80071fc <_fflush_r+0xc>
 8007240:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007242:	f7fb fded 	bl	8002e20 <__retarget_lock_release_recursive>
 8007246:	e7d9      	b.n	80071fc <_fflush_r+0xc>
 8007248:	4b05      	ldr	r3, [pc, #20]	; (8007260 <_fflush_r+0x70>)
 800724a:	429c      	cmp	r4, r3
 800724c:	d101      	bne.n	8007252 <_fflush_r+0x62>
 800724e:	68ac      	ldr	r4, [r5, #8]
 8007250:	e7df      	b.n	8007212 <_fflush_r+0x22>
 8007252:	4b04      	ldr	r3, [pc, #16]	; (8007264 <_fflush_r+0x74>)
 8007254:	429c      	cmp	r4, r3
 8007256:	bf08      	it	eq
 8007258:	68ec      	ldreq	r4, [r5, #12]
 800725a:	e7da      	b.n	8007212 <_fflush_r+0x22>
 800725c:	0800a7b4 	.word	0x0800a7b4
 8007260:	0800a7d4 	.word	0x0800a7d4
 8007264:	0800a794 	.word	0x0800a794

08007268 <std>:
 8007268:	2300      	movs	r3, #0
 800726a:	b510      	push	{r4, lr}
 800726c:	4604      	mov	r4, r0
 800726e:	e9c0 3300 	strd	r3, r3, [r0]
 8007272:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007276:	6083      	str	r3, [r0, #8]
 8007278:	8181      	strh	r1, [r0, #12]
 800727a:	6643      	str	r3, [r0, #100]	; 0x64
 800727c:	81c2      	strh	r2, [r0, #14]
 800727e:	6183      	str	r3, [r0, #24]
 8007280:	4619      	mov	r1, r3
 8007282:	2208      	movs	r2, #8
 8007284:	305c      	adds	r0, #92	; 0x5c
 8007286:	f000 f985 	bl	8007594 <memset>
 800728a:	4b05      	ldr	r3, [pc, #20]	; (80072a0 <std+0x38>)
 800728c:	6224      	str	r4, [r4, #32]
 800728e:	6263      	str	r3, [r4, #36]	; 0x24
 8007290:	4b04      	ldr	r3, [pc, #16]	; (80072a4 <std+0x3c>)
 8007292:	62a3      	str	r3, [r4, #40]	; 0x28
 8007294:	4b04      	ldr	r3, [pc, #16]	; (80072a8 <std+0x40>)
 8007296:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007298:	4b04      	ldr	r3, [pc, #16]	; (80072ac <std+0x44>)
 800729a:	6323      	str	r3, [r4, #48]	; 0x30
 800729c:	bd10      	pop	{r4, pc}
 800729e:	bf00      	nop
 80072a0:	08008065 	.word	0x08008065
 80072a4:	08008087 	.word	0x08008087
 80072a8:	080080bf 	.word	0x080080bf
 80072ac:	080080e3 	.word	0x080080e3

080072b0 <_cleanup_r>:
 80072b0:	4901      	ldr	r1, [pc, #4]	; (80072b8 <_cleanup_r+0x8>)
 80072b2:	f000 b8af 	b.w	8007414 <_fwalk_reent>
 80072b6:	bf00      	nop
 80072b8:	080071f1 	.word	0x080071f1

080072bc <__sfmoreglue>:
 80072bc:	2268      	movs	r2, #104	; 0x68
 80072be:	b570      	push	{r4, r5, r6, lr}
 80072c0:	1e4d      	subs	r5, r1, #1
 80072c2:	4355      	muls	r5, r2
 80072c4:	460e      	mov	r6, r1
 80072c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80072ca:	f000 f9e7 	bl	800769c <_malloc_r>
 80072ce:	4604      	mov	r4, r0
 80072d0:	b140      	cbz	r0, 80072e4 <__sfmoreglue+0x28>
 80072d2:	2100      	movs	r1, #0
 80072d4:	e9c0 1600 	strd	r1, r6, [r0]
 80072d8:	300c      	adds	r0, #12
 80072da:	60a0      	str	r0, [r4, #8]
 80072dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80072e0:	f000 f958 	bl	8007594 <memset>
 80072e4:	4620      	mov	r0, r4
 80072e6:	bd70      	pop	{r4, r5, r6, pc}

080072e8 <__sfp_lock_acquire>:
 80072e8:	4801      	ldr	r0, [pc, #4]	; (80072f0 <__sfp_lock_acquire+0x8>)
 80072ea:	f7fb bd85 	b.w	8002df8 <__retarget_lock_acquire_recursive>
 80072ee:	bf00      	nop
 80072f0:	20000b04 	.word	0x20000b04

080072f4 <__sfp_lock_release>:
 80072f4:	4801      	ldr	r0, [pc, #4]	; (80072fc <__sfp_lock_release+0x8>)
 80072f6:	f7fb bd93 	b.w	8002e20 <__retarget_lock_release_recursive>
 80072fa:	bf00      	nop
 80072fc:	20000b04 	.word	0x20000b04

08007300 <__sinit_lock_acquire>:
 8007300:	4801      	ldr	r0, [pc, #4]	; (8007308 <__sinit_lock_acquire+0x8>)
 8007302:	f7fb bd79 	b.w	8002df8 <__retarget_lock_acquire_recursive>
 8007306:	bf00      	nop
 8007308:	20000b04 	.word	0x20000b04

0800730c <__sinit_lock_release>:
 800730c:	4801      	ldr	r0, [pc, #4]	; (8007314 <__sinit_lock_release+0x8>)
 800730e:	f7fb bd87 	b.w	8002e20 <__retarget_lock_release_recursive>
 8007312:	bf00      	nop
 8007314:	20000b04 	.word	0x20000b04

08007318 <__sinit>:
 8007318:	b510      	push	{r4, lr}
 800731a:	4604      	mov	r4, r0
 800731c:	f7ff fff0 	bl	8007300 <__sinit_lock_acquire>
 8007320:	69a3      	ldr	r3, [r4, #24]
 8007322:	b11b      	cbz	r3, 800732c <__sinit+0x14>
 8007324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007328:	f7ff bff0 	b.w	800730c <__sinit_lock_release>
 800732c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007330:	6523      	str	r3, [r4, #80]	; 0x50
 8007332:	4b13      	ldr	r3, [pc, #76]	; (8007380 <__sinit+0x68>)
 8007334:	4a13      	ldr	r2, [pc, #76]	; (8007384 <__sinit+0x6c>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	62a2      	str	r2, [r4, #40]	; 0x28
 800733a:	42a3      	cmp	r3, r4
 800733c:	bf08      	it	eq
 800733e:	2301      	moveq	r3, #1
 8007340:	4620      	mov	r0, r4
 8007342:	bf08      	it	eq
 8007344:	61a3      	streq	r3, [r4, #24]
 8007346:	f000 f81f 	bl	8007388 <__sfp>
 800734a:	6060      	str	r0, [r4, #4]
 800734c:	4620      	mov	r0, r4
 800734e:	f000 f81b 	bl	8007388 <__sfp>
 8007352:	60a0      	str	r0, [r4, #8]
 8007354:	4620      	mov	r0, r4
 8007356:	f000 f817 	bl	8007388 <__sfp>
 800735a:	2200      	movs	r2, #0
 800735c:	2104      	movs	r1, #4
 800735e:	60e0      	str	r0, [r4, #12]
 8007360:	6860      	ldr	r0, [r4, #4]
 8007362:	f7ff ff81 	bl	8007268 <std>
 8007366:	2201      	movs	r2, #1
 8007368:	2109      	movs	r1, #9
 800736a:	68a0      	ldr	r0, [r4, #8]
 800736c:	f7ff ff7c 	bl	8007268 <std>
 8007370:	2202      	movs	r2, #2
 8007372:	2112      	movs	r1, #18
 8007374:	68e0      	ldr	r0, [r4, #12]
 8007376:	f7ff ff77 	bl	8007268 <std>
 800737a:	2301      	movs	r3, #1
 800737c:	61a3      	str	r3, [r4, #24]
 800737e:	e7d1      	b.n	8007324 <__sinit+0xc>
 8007380:	0800a7f4 	.word	0x0800a7f4
 8007384:	080072b1 	.word	0x080072b1

08007388 <__sfp>:
 8007388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800738a:	4607      	mov	r7, r0
 800738c:	f7ff ffac 	bl	80072e8 <__sfp_lock_acquire>
 8007390:	4b1e      	ldr	r3, [pc, #120]	; (800740c <__sfp+0x84>)
 8007392:	681e      	ldr	r6, [r3, #0]
 8007394:	69b3      	ldr	r3, [r6, #24]
 8007396:	b913      	cbnz	r3, 800739e <__sfp+0x16>
 8007398:	4630      	mov	r0, r6
 800739a:	f7ff ffbd 	bl	8007318 <__sinit>
 800739e:	3648      	adds	r6, #72	; 0x48
 80073a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80073a4:	3b01      	subs	r3, #1
 80073a6:	d503      	bpl.n	80073b0 <__sfp+0x28>
 80073a8:	6833      	ldr	r3, [r6, #0]
 80073aa:	b30b      	cbz	r3, 80073f0 <__sfp+0x68>
 80073ac:	6836      	ldr	r6, [r6, #0]
 80073ae:	e7f7      	b.n	80073a0 <__sfp+0x18>
 80073b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80073b4:	b9d5      	cbnz	r5, 80073ec <__sfp+0x64>
 80073b6:	4b16      	ldr	r3, [pc, #88]	; (8007410 <__sfp+0x88>)
 80073b8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80073bc:	60e3      	str	r3, [r4, #12]
 80073be:	6665      	str	r5, [r4, #100]	; 0x64
 80073c0:	f7fb fcf4 	bl	8002dac <__retarget_lock_init_recursive>
 80073c4:	f7ff ff96 	bl	80072f4 <__sfp_lock_release>
 80073c8:	2208      	movs	r2, #8
 80073ca:	4629      	mov	r1, r5
 80073cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80073d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80073d4:	6025      	str	r5, [r4, #0]
 80073d6:	61a5      	str	r5, [r4, #24]
 80073d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80073dc:	f000 f8da 	bl	8007594 <memset>
 80073e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80073e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80073e8:	4620      	mov	r0, r4
 80073ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073ec:	3468      	adds	r4, #104	; 0x68
 80073ee:	e7d9      	b.n	80073a4 <__sfp+0x1c>
 80073f0:	2104      	movs	r1, #4
 80073f2:	4638      	mov	r0, r7
 80073f4:	f7ff ff62 	bl	80072bc <__sfmoreglue>
 80073f8:	4604      	mov	r4, r0
 80073fa:	6030      	str	r0, [r6, #0]
 80073fc:	2800      	cmp	r0, #0
 80073fe:	d1d5      	bne.n	80073ac <__sfp+0x24>
 8007400:	f7ff ff78 	bl	80072f4 <__sfp_lock_release>
 8007404:	230c      	movs	r3, #12
 8007406:	603b      	str	r3, [r7, #0]
 8007408:	e7ee      	b.n	80073e8 <__sfp+0x60>
 800740a:	bf00      	nop
 800740c:	0800a7f4 	.word	0x0800a7f4
 8007410:	ffff0001 	.word	0xffff0001

08007414 <_fwalk_reent>:
 8007414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007418:	4606      	mov	r6, r0
 800741a:	4688      	mov	r8, r1
 800741c:	2700      	movs	r7, #0
 800741e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007422:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007426:	f1b9 0901 	subs.w	r9, r9, #1
 800742a:	d505      	bpl.n	8007438 <_fwalk_reent+0x24>
 800742c:	6824      	ldr	r4, [r4, #0]
 800742e:	2c00      	cmp	r4, #0
 8007430:	d1f7      	bne.n	8007422 <_fwalk_reent+0xe>
 8007432:	4638      	mov	r0, r7
 8007434:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007438:	89ab      	ldrh	r3, [r5, #12]
 800743a:	2b01      	cmp	r3, #1
 800743c:	d907      	bls.n	800744e <_fwalk_reent+0x3a>
 800743e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007442:	3301      	adds	r3, #1
 8007444:	d003      	beq.n	800744e <_fwalk_reent+0x3a>
 8007446:	4629      	mov	r1, r5
 8007448:	4630      	mov	r0, r6
 800744a:	47c0      	blx	r8
 800744c:	4307      	orrs	r7, r0
 800744e:	3568      	adds	r5, #104	; 0x68
 8007450:	e7e9      	b.n	8007426 <_fwalk_reent+0x12>
	...

08007454 <__libc_init_array>:
 8007454:	b570      	push	{r4, r5, r6, lr}
 8007456:	2600      	movs	r6, #0
 8007458:	4d0c      	ldr	r5, [pc, #48]	; (800748c <__libc_init_array+0x38>)
 800745a:	4c0d      	ldr	r4, [pc, #52]	; (8007490 <__libc_init_array+0x3c>)
 800745c:	1b64      	subs	r4, r4, r5
 800745e:	10a4      	asrs	r4, r4, #2
 8007460:	42a6      	cmp	r6, r4
 8007462:	d109      	bne.n	8007478 <__libc_init_array+0x24>
 8007464:	f002 fd44 	bl	8009ef0 <_init>
 8007468:	2600      	movs	r6, #0
 800746a:	4d0a      	ldr	r5, [pc, #40]	; (8007494 <__libc_init_array+0x40>)
 800746c:	4c0a      	ldr	r4, [pc, #40]	; (8007498 <__libc_init_array+0x44>)
 800746e:	1b64      	subs	r4, r4, r5
 8007470:	10a4      	asrs	r4, r4, #2
 8007472:	42a6      	cmp	r6, r4
 8007474:	d105      	bne.n	8007482 <__libc_init_array+0x2e>
 8007476:	bd70      	pop	{r4, r5, r6, pc}
 8007478:	f855 3b04 	ldr.w	r3, [r5], #4
 800747c:	4798      	blx	r3
 800747e:	3601      	adds	r6, #1
 8007480:	e7ee      	b.n	8007460 <__libc_init_array+0xc>
 8007482:	f855 3b04 	ldr.w	r3, [r5], #4
 8007486:	4798      	blx	r3
 8007488:	3601      	adds	r6, #1
 800748a:	e7f2      	b.n	8007472 <__libc_init_array+0x1e>
 800748c:	0800ab6c 	.word	0x0800ab6c
 8007490:	0800ab6c 	.word	0x0800ab6c
 8007494:	0800ab6c 	.word	0x0800ab6c
 8007498:	0800ab70 	.word	0x0800ab70

0800749c <__swhatbuf_r>:
 800749c:	b570      	push	{r4, r5, r6, lr}
 800749e:	460e      	mov	r6, r1
 80074a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074a4:	4614      	mov	r4, r2
 80074a6:	2900      	cmp	r1, #0
 80074a8:	461d      	mov	r5, r3
 80074aa:	b096      	sub	sp, #88	; 0x58
 80074ac:	da08      	bge.n	80074c0 <__swhatbuf_r+0x24>
 80074ae:	2200      	movs	r2, #0
 80074b0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80074b4:	602a      	str	r2, [r5, #0]
 80074b6:	061a      	lsls	r2, r3, #24
 80074b8:	d410      	bmi.n	80074dc <__swhatbuf_r+0x40>
 80074ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074be:	e00e      	b.n	80074de <__swhatbuf_r+0x42>
 80074c0:	466a      	mov	r2, sp
 80074c2:	f001 fccf 	bl	8008e64 <_fstat_r>
 80074c6:	2800      	cmp	r0, #0
 80074c8:	dbf1      	blt.n	80074ae <__swhatbuf_r+0x12>
 80074ca:	9a01      	ldr	r2, [sp, #4]
 80074cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80074d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80074d4:	425a      	negs	r2, r3
 80074d6:	415a      	adcs	r2, r3
 80074d8:	602a      	str	r2, [r5, #0]
 80074da:	e7ee      	b.n	80074ba <__swhatbuf_r+0x1e>
 80074dc:	2340      	movs	r3, #64	; 0x40
 80074de:	2000      	movs	r0, #0
 80074e0:	6023      	str	r3, [r4, #0]
 80074e2:	b016      	add	sp, #88	; 0x58
 80074e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080074e8 <__smakebuf_r>:
 80074e8:	898b      	ldrh	r3, [r1, #12]
 80074ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80074ec:	079d      	lsls	r5, r3, #30
 80074ee:	4606      	mov	r6, r0
 80074f0:	460c      	mov	r4, r1
 80074f2:	d507      	bpl.n	8007504 <__smakebuf_r+0x1c>
 80074f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80074f8:	6023      	str	r3, [r4, #0]
 80074fa:	6123      	str	r3, [r4, #16]
 80074fc:	2301      	movs	r3, #1
 80074fe:	6163      	str	r3, [r4, #20]
 8007500:	b002      	add	sp, #8
 8007502:	bd70      	pop	{r4, r5, r6, pc}
 8007504:	466a      	mov	r2, sp
 8007506:	ab01      	add	r3, sp, #4
 8007508:	f7ff ffc8 	bl	800749c <__swhatbuf_r>
 800750c:	9900      	ldr	r1, [sp, #0]
 800750e:	4605      	mov	r5, r0
 8007510:	4630      	mov	r0, r6
 8007512:	f000 f8c3 	bl	800769c <_malloc_r>
 8007516:	b948      	cbnz	r0, 800752c <__smakebuf_r+0x44>
 8007518:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800751c:	059a      	lsls	r2, r3, #22
 800751e:	d4ef      	bmi.n	8007500 <__smakebuf_r+0x18>
 8007520:	f023 0303 	bic.w	r3, r3, #3
 8007524:	f043 0302 	orr.w	r3, r3, #2
 8007528:	81a3      	strh	r3, [r4, #12]
 800752a:	e7e3      	b.n	80074f4 <__smakebuf_r+0xc>
 800752c:	4b0d      	ldr	r3, [pc, #52]	; (8007564 <__smakebuf_r+0x7c>)
 800752e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007530:	89a3      	ldrh	r3, [r4, #12]
 8007532:	6020      	str	r0, [r4, #0]
 8007534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007538:	81a3      	strh	r3, [r4, #12]
 800753a:	9b00      	ldr	r3, [sp, #0]
 800753c:	6120      	str	r0, [r4, #16]
 800753e:	6163      	str	r3, [r4, #20]
 8007540:	9b01      	ldr	r3, [sp, #4]
 8007542:	b15b      	cbz	r3, 800755c <__smakebuf_r+0x74>
 8007544:	4630      	mov	r0, r6
 8007546:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800754a:	f001 fc9d 	bl	8008e88 <_isatty_r>
 800754e:	b128      	cbz	r0, 800755c <__smakebuf_r+0x74>
 8007550:	89a3      	ldrh	r3, [r4, #12]
 8007552:	f023 0303 	bic.w	r3, r3, #3
 8007556:	f043 0301 	orr.w	r3, r3, #1
 800755a:	81a3      	strh	r3, [r4, #12]
 800755c:	89a0      	ldrh	r0, [r4, #12]
 800755e:	4305      	orrs	r5, r0
 8007560:	81a5      	strh	r5, [r4, #12]
 8007562:	e7cd      	b.n	8007500 <__smakebuf_r+0x18>
 8007564:	080072b1 	.word	0x080072b1

08007568 <malloc>:
 8007568:	4b02      	ldr	r3, [pc, #8]	; (8007574 <malloc+0xc>)
 800756a:	4601      	mov	r1, r0
 800756c:	6818      	ldr	r0, [r3, #0]
 800756e:	f000 b895 	b.w	800769c <_malloc_r>
 8007572:	bf00      	nop
 8007574:	20000040 	.word	0x20000040

08007578 <memcpy>:
 8007578:	440a      	add	r2, r1
 800757a:	4291      	cmp	r1, r2
 800757c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007580:	d100      	bne.n	8007584 <memcpy+0xc>
 8007582:	4770      	bx	lr
 8007584:	b510      	push	{r4, lr}
 8007586:	f811 4b01 	ldrb.w	r4, [r1], #1
 800758a:	4291      	cmp	r1, r2
 800758c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007590:	d1f9      	bne.n	8007586 <memcpy+0xe>
 8007592:	bd10      	pop	{r4, pc}

08007594 <memset>:
 8007594:	4603      	mov	r3, r0
 8007596:	4402      	add	r2, r0
 8007598:	4293      	cmp	r3, r2
 800759a:	d100      	bne.n	800759e <memset+0xa>
 800759c:	4770      	bx	lr
 800759e:	f803 1b01 	strb.w	r1, [r3], #1
 80075a2:	e7f9      	b.n	8007598 <memset+0x4>

080075a4 <_calloc_r>:
 80075a4:	b570      	push	{r4, r5, r6, lr}
 80075a6:	fba1 5402 	umull	r5, r4, r1, r2
 80075aa:	b934      	cbnz	r4, 80075ba <_calloc_r+0x16>
 80075ac:	4629      	mov	r1, r5
 80075ae:	f000 f875 	bl	800769c <_malloc_r>
 80075b2:	4606      	mov	r6, r0
 80075b4:	b928      	cbnz	r0, 80075c2 <_calloc_r+0x1e>
 80075b6:	4630      	mov	r0, r6
 80075b8:	bd70      	pop	{r4, r5, r6, pc}
 80075ba:	220c      	movs	r2, #12
 80075bc:	2600      	movs	r6, #0
 80075be:	6002      	str	r2, [r0, #0]
 80075c0:	e7f9      	b.n	80075b6 <_calloc_r+0x12>
 80075c2:	462a      	mov	r2, r5
 80075c4:	4621      	mov	r1, r4
 80075c6:	f7ff ffe5 	bl	8007594 <memset>
 80075ca:	e7f4      	b.n	80075b6 <_calloc_r+0x12>

080075cc <_free_r>:
 80075cc:	b538      	push	{r3, r4, r5, lr}
 80075ce:	4605      	mov	r5, r0
 80075d0:	2900      	cmp	r1, #0
 80075d2:	d040      	beq.n	8007656 <_free_r+0x8a>
 80075d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075d8:	1f0c      	subs	r4, r1, #4
 80075da:	2b00      	cmp	r3, #0
 80075dc:	bfb8      	it	lt
 80075de:	18e4      	addlt	r4, r4, r3
 80075e0:	f001 fc86 	bl	8008ef0 <__malloc_lock>
 80075e4:	4a1c      	ldr	r2, [pc, #112]	; (8007658 <_free_r+0x8c>)
 80075e6:	6813      	ldr	r3, [r2, #0]
 80075e8:	b933      	cbnz	r3, 80075f8 <_free_r+0x2c>
 80075ea:	6063      	str	r3, [r4, #4]
 80075ec:	6014      	str	r4, [r2, #0]
 80075ee:	4628      	mov	r0, r5
 80075f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075f4:	f001 bc82 	b.w	8008efc <__malloc_unlock>
 80075f8:	42a3      	cmp	r3, r4
 80075fa:	d908      	bls.n	800760e <_free_r+0x42>
 80075fc:	6820      	ldr	r0, [r4, #0]
 80075fe:	1821      	adds	r1, r4, r0
 8007600:	428b      	cmp	r3, r1
 8007602:	bf01      	itttt	eq
 8007604:	6819      	ldreq	r1, [r3, #0]
 8007606:	685b      	ldreq	r3, [r3, #4]
 8007608:	1809      	addeq	r1, r1, r0
 800760a:	6021      	streq	r1, [r4, #0]
 800760c:	e7ed      	b.n	80075ea <_free_r+0x1e>
 800760e:	461a      	mov	r2, r3
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	b10b      	cbz	r3, 8007618 <_free_r+0x4c>
 8007614:	42a3      	cmp	r3, r4
 8007616:	d9fa      	bls.n	800760e <_free_r+0x42>
 8007618:	6811      	ldr	r1, [r2, #0]
 800761a:	1850      	adds	r0, r2, r1
 800761c:	42a0      	cmp	r0, r4
 800761e:	d10b      	bne.n	8007638 <_free_r+0x6c>
 8007620:	6820      	ldr	r0, [r4, #0]
 8007622:	4401      	add	r1, r0
 8007624:	1850      	adds	r0, r2, r1
 8007626:	4283      	cmp	r3, r0
 8007628:	6011      	str	r1, [r2, #0]
 800762a:	d1e0      	bne.n	80075ee <_free_r+0x22>
 800762c:	6818      	ldr	r0, [r3, #0]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	4401      	add	r1, r0
 8007632:	6011      	str	r1, [r2, #0]
 8007634:	6053      	str	r3, [r2, #4]
 8007636:	e7da      	b.n	80075ee <_free_r+0x22>
 8007638:	d902      	bls.n	8007640 <_free_r+0x74>
 800763a:	230c      	movs	r3, #12
 800763c:	602b      	str	r3, [r5, #0]
 800763e:	e7d6      	b.n	80075ee <_free_r+0x22>
 8007640:	6820      	ldr	r0, [r4, #0]
 8007642:	1821      	adds	r1, r4, r0
 8007644:	428b      	cmp	r3, r1
 8007646:	bf01      	itttt	eq
 8007648:	6819      	ldreq	r1, [r3, #0]
 800764a:	685b      	ldreq	r3, [r3, #4]
 800764c:	1809      	addeq	r1, r1, r0
 800764e:	6021      	streq	r1, [r4, #0]
 8007650:	6063      	str	r3, [r4, #4]
 8007652:	6054      	str	r4, [r2, #4]
 8007654:	e7cb      	b.n	80075ee <_free_r+0x22>
 8007656:	bd38      	pop	{r3, r4, r5, pc}
 8007658:	2000185c 	.word	0x2000185c

0800765c <sbrk_aligned>:
 800765c:	b570      	push	{r4, r5, r6, lr}
 800765e:	4e0e      	ldr	r6, [pc, #56]	; (8007698 <sbrk_aligned+0x3c>)
 8007660:	460c      	mov	r4, r1
 8007662:	6831      	ldr	r1, [r6, #0]
 8007664:	4605      	mov	r5, r0
 8007666:	b911      	cbnz	r1, 800766e <sbrk_aligned+0x12>
 8007668:	f000 fcec 	bl	8008044 <_sbrk_r>
 800766c:	6030      	str	r0, [r6, #0]
 800766e:	4621      	mov	r1, r4
 8007670:	4628      	mov	r0, r5
 8007672:	f000 fce7 	bl	8008044 <_sbrk_r>
 8007676:	1c43      	adds	r3, r0, #1
 8007678:	d00a      	beq.n	8007690 <sbrk_aligned+0x34>
 800767a:	1cc4      	adds	r4, r0, #3
 800767c:	f024 0403 	bic.w	r4, r4, #3
 8007680:	42a0      	cmp	r0, r4
 8007682:	d007      	beq.n	8007694 <sbrk_aligned+0x38>
 8007684:	1a21      	subs	r1, r4, r0
 8007686:	4628      	mov	r0, r5
 8007688:	f000 fcdc 	bl	8008044 <_sbrk_r>
 800768c:	3001      	adds	r0, #1
 800768e:	d101      	bne.n	8007694 <sbrk_aligned+0x38>
 8007690:	f04f 34ff 	mov.w	r4, #4294967295
 8007694:	4620      	mov	r0, r4
 8007696:	bd70      	pop	{r4, r5, r6, pc}
 8007698:	20001860 	.word	0x20001860

0800769c <_malloc_r>:
 800769c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076a0:	1ccd      	adds	r5, r1, #3
 80076a2:	f025 0503 	bic.w	r5, r5, #3
 80076a6:	3508      	adds	r5, #8
 80076a8:	2d0c      	cmp	r5, #12
 80076aa:	bf38      	it	cc
 80076ac:	250c      	movcc	r5, #12
 80076ae:	2d00      	cmp	r5, #0
 80076b0:	4607      	mov	r7, r0
 80076b2:	db01      	blt.n	80076b8 <_malloc_r+0x1c>
 80076b4:	42a9      	cmp	r1, r5
 80076b6:	d905      	bls.n	80076c4 <_malloc_r+0x28>
 80076b8:	230c      	movs	r3, #12
 80076ba:	2600      	movs	r6, #0
 80076bc:	603b      	str	r3, [r7, #0]
 80076be:	4630      	mov	r0, r6
 80076c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076c4:	4e2e      	ldr	r6, [pc, #184]	; (8007780 <_malloc_r+0xe4>)
 80076c6:	f001 fc13 	bl	8008ef0 <__malloc_lock>
 80076ca:	6833      	ldr	r3, [r6, #0]
 80076cc:	461c      	mov	r4, r3
 80076ce:	bb34      	cbnz	r4, 800771e <_malloc_r+0x82>
 80076d0:	4629      	mov	r1, r5
 80076d2:	4638      	mov	r0, r7
 80076d4:	f7ff ffc2 	bl	800765c <sbrk_aligned>
 80076d8:	1c43      	adds	r3, r0, #1
 80076da:	4604      	mov	r4, r0
 80076dc:	d14d      	bne.n	800777a <_malloc_r+0xde>
 80076de:	6834      	ldr	r4, [r6, #0]
 80076e0:	4626      	mov	r6, r4
 80076e2:	2e00      	cmp	r6, #0
 80076e4:	d140      	bne.n	8007768 <_malloc_r+0xcc>
 80076e6:	6823      	ldr	r3, [r4, #0]
 80076e8:	4631      	mov	r1, r6
 80076ea:	4638      	mov	r0, r7
 80076ec:	eb04 0803 	add.w	r8, r4, r3
 80076f0:	f000 fca8 	bl	8008044 <_sbrk_r>
 80076f4:	4580      	cmp	r8, r0
 80076f6:	d13a      	bne.n	800776e <_malloc_r+0xd2>
 80076f8:	6821      	ldr	r1, [r4, #0]
 80076fa:	3503      	adds	r5, #3
 80076fc:	1a6d      	subs	r5, r5, r1
 80076fe:	f025 0503 	bic.w	r5, r5, #3
 8007702:	3508      	adds	r5, #8
 8007704:	2d0c      	cmp	r5, #12
 8007706:	bf38      	it	cc
 8007708:	250c      	movcc	r5, #12
 800770a:	4638      	mov	r0, r7
 800770c:	4629      	mov	r1, r5
 800770e:	f7ff ffa5 	bl	800765c <sbrk_aligned>
 8007712:	3001      	adds	r0, #1
 8007714:	d02b      	beq.n	800776e <_malloc_r+0xd2>
 8007716:	6823      	ldr	r3, [r4, #0]
 8007718:	442b      	add	r3, r5
 800771a:	6023      	str	r3, [r4, #0]
 800771c:	e00e      	b.n	800773c <_malloc_r+0xa0>
 800771e:	6822      	ldr	r2, [r4, #0]
 8007720:	1b52      	subs	r2, r2, r5
 8007722:	d41e      	bmi.n	8007762 <_malloc_r+0xc6>
 8007724:	2a0b      	cmp	r2, #11
 8007726:	d916      	bls.n	8007756 <_malloc_r+0xba>
 8007728:	1961      	adds	r1, r4, r5
 800772a:	42a3      	cmp	r3, r4
 800772c:	6025      	str	r5, [r4, #0]
 800772e:	bf18      	it	ne
 8007730:	6059      	strne	r1, [r3, #4]
 8007732:	6863      	ldr	r3, [r4, #4]
 8007734:	bf08      	it	eq
 8007736:	6031      	streq	r1, [r6, #0]
 8007738:	5162      	str	r2, [r4, r5]
 800773a:	604b      	str	r3, [r1, #4]
 800773c:	4638      	mov	r0, r7
 800773e:	f104 060b 	add.w	r6, r4, #11
 8007742:	f001 fbdb 	bl	8008efc <__malloc_unlock>
 8007746:	f026 0607 	bic.w	r6, r6, #7
 800774a:	1d23      	adds	r3, r4, #4
 800774c:	1af2      	subs	r2, r6, r3
 800774e:	d0b6      	beq.n	80076be <_malloc_r+0x22>
 8007750:	1b9b      	subs	r3, r3, r6
 8007752:	50a3      	str	r3, [r4, r2]
 8007754:	e7b3      	b.n	80076be <_malloc_r+0x22>
 8007756:	6862      	ldr	r2, [r4, #4]
 8007758:	42a3      	cmp	r3, r4
 800775a:	bf0c      	ite	eq
 800775c:	6032      	streq	r2, [r6, #0]
 800775e:	605a      	strne	r2, [r3, #4]
 8007760:	e7ec      	b.n	800773c <_malloc_r+0xa0>
 8007762:	4623      	mov	r3, r4
 8007764:	6864      	ldr	r4, [r4, #4]
 8007766:	e7b2      	b.n	80076ce <_malloc_r+0x32>
 8007768:	4634      	mov	r4, r6
 800776a:	6876      	ldr	r6, [r6, #4]
 800776c:	e7b9      	b.n	80076e2 <_malloc_r+0x46>
 800776e:	230c      	movs	r3, #12
 8007770:	4638      	mov	r0, r7
 8007772:	603b      	str	r3, [r7, #0]
 8007774:	f001 fbc2 	bl	8008efc <__malloc_unlock>
 8007778:	e7a1      	b.n	80076be <_malloc_r+0x22>
 800777a:	6025      	str	r5, [r4, #0]
 800777c:	e7de      	b.n	800773c <_malloc_r+0xa0>
 800777e:	bf00      	nop
 8007780:	2000185c 	.word	0x2000185c

08007784 <__cvt>:
 8007784:	2b00      	cmp	r3, #0
 8007786:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800778a:	461f      	mov	r7, r3
 800778c:	bfbb      	ittet	lt
 800778e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8007792:	461f      	movlt	r7, r3
 8007794:	2300      	movge	r3, #0
 8007796:	232d      	movlt	r3, #45	; 0x2d
 8007798:	b088      	sub	sp, #32
 800779a:	4614      	mov	r4, r2
 800779c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800779e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80077a0:	7013      	strb	r3, [r2, #0]
 80077a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80077a4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80077a8:	f023 0820 	bic.w	r8, r3, #32
 80077ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80077b0:	d005      	beq.n	80077be <__cvt+0x3a>
 80077b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80077b6:	d100      	bne.n	80077ba <__cvt+0x36>
 80077b8:	3501      	adds	r5, #1
 80077ba:	2302      	movs	r3, #2
 80077bc:	e000      	b.n	80077c0 <__cvt+0x3c>
 80077be:	2303      	movs	r3, #3
 80077c0:	aa07      	add	r2, sp, #28
 80077c2:	9204      	str	r2, [sp, #16]
 80077c4:	aa06      	add	r2, sp, #24
 80077c6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80077ca:	e9cd 3500 	strd	r3, r5, [sp]
 80077ce:	4622      	mov	r2, r4
 80077d0:	463b      	mov	r3, r7
 80077d2:	f000 fd59 	bl	8008288 <_dtoa_r>
 80077d6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80077da:	4606      	mov	r6, r0
 80077dc:	d102      	bne.n	80077e4 <__cvt+0x60>
 80077de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077e0:	07db      	lsls	r3, r3, #31
 80077e2:	d522      	bpl.n	800782a <__cvt+0xa6>
 80077e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80077e8:	eb06 0905 	add.w	r9, r6, r5
 80077ec:	d110      	bne.n	8007810 <__cvt+0x8c>
 80077ee:	7833      	ldrb	r3, [r6, #0]
 80077f0:	2b30      	cmp	r3, #48	; 0x30
 80077f2:	d10a      	bne.n	800780a <__cvt+0x86>
 80077f4:	2200      	movs	r2, #0
 80077f6:	2300      	movs	r3, #0
 80077f8:	4620      	mov	r0, r4
 80077fa:	4639      	mov	r1, r7
 80077fc:	f7f9 f944 	bl	8000a88 <__aeabi_dcmpeq>
 8007800:	b918      	cbnz	r0, 800780a <__cvt+0x86>
 8007802:	f1c5 0501 	rsb	r5, r5, #1
 8007806:	f8ca 5000 	str.w	r5, [sl]
 800780a:	f8da 3000 	ldr.w	r3, [sl]
 800780e:	4499      	add	r9, r3
 8007810:	2200      	movs	r2, #0
 8007812:	2300      	movs	r3, #0
 8007814:	4620      	mov	r0, r4
 8007816:	4639      	mov	r1, r7
 8007818:	f7f9 f936 	bl	8000a88 <__aeabi_dcmpeq>
 800781c:	b108      	cbz	r0, 8007822 <__cvt+0x9e>
 800781e:	f8cd 901c 	str.w	r9, [sp, #28]
 8007822:	2230      	movs	r2, #48	; 0x30
 8007824:	9b07      	ldr	r3, [sp, #28]
 8007826:	454b      	cmp	r3, r9
 8007828:	d307      	bcc.n	800783a <__cvt+0xb6>
 800782a:	4630      	mov	r0, r6
 800782c:	9b07      	ldr	r3, [sp, #28]
 800782e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007830:	1b9b      	subs	r3, r3, r6
 8007832:	6013      	str	r3, [r2, #0]
 8007834:	b008      	add	sp, #32
 8007836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800783a:	1c59      	adds	r1, r3, #1
 800783c:	9107      	str	r1, [sp, #28]
 800783e:	701a      	strb	r2, [r3, #0]
 8007840:	e7f0      	b.n	8007824 <__cvt+0xa0>

08007842 <__exponent>:
 8007842:	4603      	mov	r3, r0
 8007844:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007846:	2900      	cmp	r1, #0
 8007848:	f803 2b02 	strb.w	r2, [r3], #2
 800784c:	bfb6      	itet	lt
 800784e:	222d      	movlt	r2, #45	; 0x2d
 8007850:	222b      	movge	r2, #43	; 0x2b
 8007852:	4249      	neglt	r1, r1
 8007854:	2909      	cmp	r1, #9
 8007856:	7042      	strb	r2, [r0, #1]
 8007858:	dd2b      	ble.n	80078b2 <__exponent+0x70>
 800785a:	f10d 0407 	add.w	r4, sp, #7
 800785e:	46a4      	mov	ip, r4
 8007860:	270a      	movs	r7, #10
 8007862:	fb91 f6f7 	sdiv	r6, r1, r7
 8007866:	460a      	mov	r2, r1
 8007868:	46a6      	mov	lr, r4
 800786a:	fb07 1516 	mls	r5, r7, r6, r1
 800786e:	2a63      	cmp	r2, #99	; 0x63
 8007870:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8007874:	4631      	mov	r1, r6
 8007876:	f104 34ff 	add.w	r4, r4, #4294967295
 800787a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800787e:	dcf0      	bgt.n	8007862 <__exponent+0x20>
 8007880:	3130      	adds	r1, #48	; 0x30
 8007882:	f1ae 0502 	sub.w	r5, lr, #2
 8007886:	f804 1c01 	strb.w	r1, [r4, #-1]
 800788a:	4629      	mov	r1, r5
 800788c:	1c44      	adds	r4, r0, #1
 800788e:	4561      	cmp	r1, ip
 8007890:	d30a      	bcc.n	80078a8 <__exponent+0x66>
 8007892:	f10d 0209 	add.w	r2, sp, #9
 8007896:	eba2 020e 	sub.w	r2, r2, lr
 800789a:	4565      	cmp	r5, ip
 800789c:	bf88      	it	hi
 800789e:	2200      	movhi	r2, #0
 80078a0:	4413      	add	r3, r2
 80078a2:	1a18      	subs	r0, r3, r0
 80078a4:	b003      	add	sp, #12
 80078a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078a8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078ac:	f804 2f01 	strb.w	r2, [r4, #1]!
 80078b0:	e7ed      	b.n	800788e <__exponent+0x4c>
 80078b2:	2330      	movs	r3, #48	; 0x30
 80078b4:	3130      	adds	r1, #48	; 0x30
 80078b6:	7083      	strb	r3, [r0, #2]
 80078b8:	70c1      	strb	r1, [r0, #3]
 80078ba:	1d03      	adds	r3, r0, #4
 80078bc:	e7f1      	b.n	80078a2 <__exponent+0x60>
	...

080078c0 <_printf_float>:
 80078c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078c4:	b091      	sub	sp, #68	; 0x44
 80078c6:	460c      	mov	r4, r1
 80078c8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80078cc:	4616      	mov	r6, r2
 80078ce:	461f      	mov	r7, r3
 80078d0:	4605      	mov	r5, r0
 80078d2:	f001 fae9 	bl	8008ea8 <_localeconv_r>
 80078d6:	6803      	ldr	r3, [r0, #0]
 80078d8:	4618      	mov	r0, r3
 80078da:	9309      	str	r3, [sp, #36]	; 0x24
 80078dc:	f7f8 fca8 	bl	8000230 <strlen>
 80078e0:	2300      	movs	r3, #0
 80078e2:	930e      	str	r3, [sp, #56]	; 0x38
 80078e4:	f8d8 3000 	ldr.w	r3, [r8]
 80078e8:	900a      	str	r0, [sp, #40]	; 0x28
 80078ea:	3307      	adds	r3, #7
 80078ec:	f023 0307 	bic.w	r3, r3, #7
 80078f0:	f103 0208 	add.w	r2, r3, #8
 80078f4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80078f8:	f8d4 b000 	ldr.w	fp, [r4]
 80078fc:	f8c8 2000 	str.w	r2, [r8]
 8007900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007904:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007908:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800790c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8007910:	930b      	str	r3, [sp, #44]	; 0x2c
 8007912:	f04f 32ff 	mov.w	r2, #4294967295
 8007916:	4640      	mov	r0, r8
 8007918:	4b9c      	ldr	r3, [pc, #624]	; (8007b8c <_printf_float+0x2cc>)
 800791a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800791c:	f7f9 f8e6 	bl	8000aec <__aeabi_dcmpun>
 8007920:	bb70      	cbnz	r0, 8007980 <_printf_float+0xc0>
 8007922:	f04f 32ff 	mov.w	r2, #4294967295
 8007926:	4640      	mov	r0, r8
 8007928:	4b98      	ldr	r3, [pc, #608]	; (8007b8c <_printf_float+0x2cc>)
 800792a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800792c:	f7f9 f8c0 	bl	8000ab0 <__aeabi_dcmple>
 8007930:	bb30      	cbnz	r0, 8007980 <_printf_float+0xc0>
 8007932:	2200      	movs	r2, #0
 8007934:	2300      	movs	r3, #0
 8007936:	4640      	mov	r0, r8
 8007938:	4651      	mov	r1, sl
 800793a:	f7f9 f8af 	bl	8000a9c <__aeabi_dcmplt>
 800793e:	b110      	cbz	r0, 8007946 <_printf_float+0x86>
 8007940:	232d      	movs	r3, #45	; 0x2d
 8007942:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007946:	4b92      	ldr	r3, [pc, #584]	; (8007b90 <_printf_float+0x2d0>)
 8007948:	4892      	ldr	r0, [pc, #584]	; (8007b94 <_printf_float+0x2d4>)
 800794a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800794e:	bf94      	ite	ls
 8007950:	4698      	movls	r8, r3
 8007952:	4680      	movhi	r8, r0
 8007954:	2303      	movs	r3, #3
 8007956:	f04f 0a00 	mov.w	sl, #0
 800795a:	6123      	str	r3, [r4, #16]
 800795c:	f02b 0304 	bic.w	r3, fp, #4
 8007960:	6023      	str	r3, [r4, #0]
 8007962:	4633      	mov	r3, r6
 8007964:	4621      	mov	r1, r4
 8007966:	4628      	mov	r0, r5
 8007968:	9700      	str	r7, [sp, #0]
 800796a:	aa0f      	add	r2, sp, #60	; 0x3c
 800796c:	f000 f9d4 	bl	8007d18 <_printf_common>
 8007970:	3001      	adds	r0, #1
 8007972:	f040 8090 	bne.w	8007a96 <_printf_float+0x1d6>
 8007976:	f04f 30ff 	mov.w	r0, #4294967295
 800797a:	b011      	add	sp, #68	; 0x44
 800797c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007980:	4642      	mov	r2, r8
 8007982:	4653      	mov	r3, sl
 8007984:	4640      	mov	r0, r8
 8007986:	4651      	mov	r1, sl
 8007988:	f7f9 f8b0 	bl	8000aec <__aeabi_dcmpun>
 800798c:	b148      	cbz	r0, 80079a2 <_printf_float+0xe2>
 800798e:	f1ba 0f00 	cmp.w	sl, #0
 8007992:	bfb8      	it	lt
 8007994:	232d      	movlt	r3, #45	; 0x2d
 8007996:	4880      	ldr	r0, [pc, #512]	; (8007b98 <_printf_float+0x2d8>)
 8007998:	bfb8      	it	lt
 800799a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800799e:	4b7f      	ldr	r3, [pc, #508]	; (8007b9c <_printf_float+0x2dc>)
 80079a0:	e7d3      	b.n	800794a <_printf_float+0x8a>
 80079a2:	6863      	ldr	r3, [r4, #4]
 80079a4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80079a8:	1c5a      	adds	r2, r3, #1
 80079aa:	d142      	bne.n	8007a32 <_printf_float+0x172>
 80079ac:	2306      	movs	r3, #6
 80079ae:	6063      	str	r3, [r4, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	9206      	str	r2, [sp, #24]
 80079b4:	aa0e      	add	r2, sp, #56	; 0x38
 80079b6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80079ba:	aa0d      	add	r2, sp, #52	; 0x34
 80079bc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80079c0:	9203      	str	r2, [sp, #12]
 80079c2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80079c6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80079ca:	6023      	str	r3, [r4, #0]
 80079cc:	6863      	ldr	r3, [r4, #4]
 80079ce:	4642      	mov	r2, r8
 80079d0:	9300      	str	r3, [sp, #0]
 80079d2:	4628      	mov	r0, r5
 80079d4:	4653      	mov	r3, sl
 80079d6:	910b      	str	r1, [sp, #44]	; 0x2c
 80079d8:	f7ff fed4 	bl	8007784 <__cvt>
 80079dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80079de:	4680      	mov	r8, r0
 80079e0:	2947      	cmp	r1, #71	; 0x47
 80079e2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80079e4:	d108      	bne.n	80079f8 <_printf_float+0x138>
 80079e6:	1cc8      	adds	r0, r1, #3
 80079e8:	db02      	blt.n	80079f0 <_printf_float+0x130>
 80079ea:	6863      	ldr	r3, [r4, #4]
 80079ec:	4299      	cmp	r1, r3
 80079ee:	dd40      	ble.n	8007a72 <_printf_float+0x1b2>
 80079f0:	f1a9 0902 	sub.w	r9, r9, #2
 80079f4:	fa5f f989 	uxtb.w	r9, r9
 80079f8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80079fc:	d81f      	bhi.n	8007a3e <_printf_float+0x17e>
 80079fe:	464a      	mov	r2, r9
 8007a00:	3901      	subs	r1, #1
 8007a02:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007a06:	910d      	str	r1, [sp, #52]	; 0x34
 8007a08:	f7ff ff1b 	bl	8007842 <__exponent>
 8007a0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a0e:	4682      	mov	sl, r0
 8007a10:	1813      	adds	r3, r2, r0
 8007a12:	2a01      	cmp	r2, #1
 8007a14:	6123      	str	r3, [r4, #16]
 8007a16:	dc02      	bgt.n	8007a1e <_printf_float+0x15e>
 8007a18:	6822      	ldr	r2, [r4, #0]
 8007a1a:	07d2      	lsls	r2, r2, #31
 8007a1c:	d501      	bpl.n	8007a22 <_printf_float+0x162>
 8007a1e:	3301      	adds	r3, #1
 8007a20:	6123      	str	r3, [r4, #16]
 8007a22:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d09b      	beq.n	8007962 <_printf_float+0xa2>
 8007a2a:	232d      	movs	r3, #45	; 0x2d
 8007a2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a30:	e797      	b.n	8007962 <_printf_float+0xa2>
 8007a32:	2947      	cmp	r1, #71	; 0x47
 8007a34:	d1bc      	bne.n	80079b0 <_printf_float+0xf0>
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d1ba      	bne.n	80079b0 <_printf_float+0xf0>
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e7b7      	b.n	80079ae <_printf_float+0xee>
 8007a3e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007a42:	d118      	bne.n	8007a76 <_printf_float+0x1b6>
 8007a44:	2900      	cmp	r1, #0
 8007a46:	6863      	ldr	r3, [r4, #4]
 8007a48:	dd0b      	ble.n	8007a62 <_printf_float+0x1a2>
 8007a4a:	6121      	str	r1, [r4, #16]
 8007a4c:	b913      	cbnz	r3, 8007a54 <_printf_float+0x194>
 8007a4e:	6822      	ldr	r2, [r4, #0]
 8007a50:	07d0      	lsls	r0, r2, #31
 8007a52:	d502      	bpl.n	8007a5a <_printf_float+0x19a>
 8007a54:	3301      	adds	r3, #1
 8007a56:	440b      	add	r3, r1
 8007a58:	6123      	str	r3, [r4, #16]
 8007a5a:	f04f 0a00 	mov.w	sl, #0
 8007a5e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007a60:	e7df      	b.n	8007a22 <_printf_float+0x162>
 8007a62:	b913      	cbnz	r3, 8007a6a <_printf_float+0x1aa>
 8007a64:	6822      	ldr	r2, [r4, #0]
 8007a66:	07d2      	lsls	r2, r2, #31
 8007a68:	d501      	bpl.n	8007a6e <_printf_float+0x1ae>
 8007a6a:	3302      	adds	r3, #2
 8007a6c:	e7f4      	b.n	8007a58 <_printf_float+0x198>
 8007a6e:	2301      	movs	r3, #1
 8007a70:	e7f2      	b.n	8007a58 <_printf_float+0x198>
 8007a72:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007a76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a78:	4299      	cmp	r1, r3
 8007a7a:	db05      	blt.n	8007a88 <_printf_float+0x1c8>
 8007a7c:	6823      	ldr	r3, [r4, #0]
 8007a7e:	6121      	str	r1, [r4, #16]
 8007a80:	07d8      	lsls	r0, r3, #31
 8007a82:	d5ea      	bpl.n	8007a5a <_printf_float+0x19a>
 8007a84:	1c4b      	adds	r3, r1, #1
 8007a86:	e7e7      	b.n	8007a58 <_printf_float+0x198>
 8007a88:	2900      	cmp	r1, #0
 8007a8a:	bfcc      	ite	gt
 8007a8c:	2201      	movgt	r2, #1
 8007a8e:	f1c1 0202 	rsble	r2, r1, #2
 8007a92:	4413      	add	r3, r2
 8007a94:	e7e0      	b.n	8007a58 <_printf_float+0x198>
 8007a96:	6823      	ldr	r3, [r4, #0]
 8007a98:	055a      	lsls	r2, r3, #21
 8007a9a:	d407      	bmi.n	8007aac <_printf_float+0x1ec>
 8007a9c:	6923      	ldr	r3, [r4, #16]
 8007a9e:	4642      	mov	r2, r8
 8007aa0:	4631      	mov	r1, r6
 8007aa2:	4628      	mov	r0, r5
 8007aa4:	47b8      	blx	r7
 8007aa6:	3001      	adds	r0, #1
 8007aa8:	d12b      	bne.n	8007b02 <_printf_float+0x242>
 8007aaa:	e764      	b.n	8007976 <_printf_float+0xb6>
 8007aac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007ab0:	f240 80dd 	bls.w	8007c6e <_printf_float+0x3ae>
 8007ab4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ab8:	2200      	movs	r2, #0
 8007aba:	2300      	movs	r3, #0
 8007abc:	f7f8 ffe4 	bl	8000a88 <__aeabi_dcmpeq>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	d033      	beq.n	8007b2c <_printf_float+0x26c>
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	4631      	mov	r1, r6
 8007ac8:	4628      	mov	r0, r5
 8007aca:	4a35      	ldr	r2, [pc, #212]	; (8007ba0 <_printf_float+0x2e0>)
 8007acc:	47b8      	blx	r7
 8007ace:	3001      	adds	r0, #1
 8007ad0:	f43f af51 	beq.w	8007976 <_printf_float+0xb6>
 8007ad4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	db02      	blt.n	8007ae2 <_printf_float+0x222>
 8007adc:	6823      	ldr	r3, [r4, #0]
 8007ade:	07d8      	lsls	r0, r3, #31
 8007ae0:	d50f      	bpl.n	8007b02 <_printf_float+0x242>
 8007ae2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ae6:	4631      	mov	r1, r6
 8007ae8:	4628      	mov	r0, r5
 8007aea:	47b8      	blx	r7
 8007aec:	3001      	adds	r0, #1
 8007aee:	f43f af42 	beq.w	8007976 <_printf_float+0xb6>
 8007af2:	f04f 0800 	mov.w	r8, #0
 8007af6:	f104 091a 	add.w	r9, r4, #26
 8007afa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007afc:	3b01      	subs	r3, #1
 8007afe:	4543      	cmp	r3, r8
 8007b00:	dc09      	bgt.n	8007b16 <_printf_float+0x256>
 8007b02:	6823      	ldr	r3, [r4, #0]
 8007b04:	079b      	lsls	r3, r3, #30
 8007b06:	f100 8102 	bmi.w	8007d0e <_printf_float+0x44e>
 8007b0a:	68e0      	ldr	r0, [r4, #12]
 8007b0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b0e:	4298      	cmp	r0, r3
 8007b10:	bfb8      	it	lt
 8007b12:	4618      	movlt	r0, r3
 8007b14:	e731      	b.n	800797a <_printf_float+0xba>
 8007b16:	2301      	movs	r3, #1
 8007b18:	464a      	mov	r2, r9
 8007b1a:	4631      	mov	r1, r6
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	47b8      	blx	r7
 8007b20:	3001      	adds	r0, #1
 8007b22:	f43f af28 	beq.w	8007976 <_printf_float+0xb6>
 8007b26:	f108 0801 	add.w	r8, r8, #1
 8007b2a:	e7e6      	b.n	8007afa <_printf_float+0x23a>
 8007b2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	dc38      	bgt.n	8007ba4 <_printf_float+0x2e4>
 8007b32:	2301      	movs	r3, #1
 8007b34:	4631      	mov	r1, r6
 8007b36:	4628      	mov	r0, r5
 8007b38:	4a19      	ldr	r2, [pc, #100]	; (8007ba0 <_printf_float+0x2e0>)
 8007b3a:	47b8      	blx	r7
 8007b3c:	3001      	adds	r0, #1
 8007b3e:	f43f af1a 	beq.w	8007976 <_printf_float+0xb6>
 8007b42:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007b46:	4313      	orrs	r3, r2
 8007b48:	d102      	bne.n	8007b50 <_printf_float+0x290>
 8007b4a:	6823      	ldr	r3, [r4, #0]
 8007b4c:	07d9      	lsls	r1, r3, #31
 8007b4e:	d5d8      	bpl.n	8007b02 <_printf_float+0x242>
 8007b50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b54:	4631      	mov	r1, r6
 8007b56:	4628      	mov	r0, r5
 8007b58:	47b8      	blx	r7
 8007b5a:	3001      	adds	r0, #1
 8007b5c:	f43f af0b 	beq.w	8007976 <_printf_float+0xb6>
 8007b60:	f04f 0900 	mov.w	r9, #0
 8007b64:	f104 0a1a 	add.w	sl, r4, #26
 8007b68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b6a:	425b      	negs	r3, r3
 8007b6c:	454b      	cmp	r3, r9
 8007b6e:	dc01      	bgt.n	8007b74 <_printf_float+0x2b4>
 8007b70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b72:	e794      	b.n	8007a9e <_printf_float+0x1de>
 8007b74:	2301      	movs	r3, #1
 8007b76:	4652      	mov	r2, sl
 8007b78:	4631      	mov	r1, r6
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	47b8      	blx	r7
 8007b7e:	3001      	adds	r0, #1
 8007b80:	f43f aef9 	beq.w	8007976 <_printf_float+0xb6>
 8007b84:	f109 0901 	add.w	r9, r9, #1
 8007b88:	e7ee      	b.n	8007b68 <_printf_float+0x2a8>
 8007b8a:	bf00      	nop
 8007b8c:	7fefffff 	.word	0x7fefffff
 8007b90:	0800a7f8 	.word	0x0800a7f8
 8007b94:	0800a7fc 	.word	0x0800a7fc
 8007b98:	0800a804 	.word	0x0800a804
 8007b9c:	0800a800 	.word	0x0800a800
 8007ba0:	0800a808 	.word	0x0800a808
 8007ba4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007ba6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	bfa8      	it	ge
 8007bac:	461a      	movge	r2, r3
 8007bae:	2a00      	cmp	r2, #0
 8007bb0:	4691      	mov	r9, r2
 8007bb2:	dc37      	bgt.n	8007c24 <_printf_float+0x364>
 8007bb4:	f04f 0b00 	mov.w	fp, #0
 8007bb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bbc:	f104 021a 	add.w	r2, r4, #26
 8007bc0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007bc4:	ebaa 0309 	sub.w	r3, sl, r9
 8007bc8:	455b      	cmp	r3, fp
 8007bca:	dc33      	bgt.n	8007c34 <_printf_float+0x374>
 8007bcc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007bd0:	429a      	cmp	r2, r3
 8007bd2:	db3b      	blt.n	8007c4c <_printf_float+0x38c>
 8007bd4:	6823      	ldr	r3, [r4, #0]
 8007bd6:	07da      	lsls	r2, r3, #31
 8007bd8:	d438      	bmi.n	8007c4c <_printf_float+0x38c>
 8007bda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bdc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007bde:	eba3 020a 	sub.w	r2, r3, sl
 8007be2:	eba3 0901 	sub.w	r9, r3, r1
 8007be6:	4591      	cmp	r9, r2
 8007be8:	bfa8      	it	ge
 8007bea:	4691      	movge	r9, r2
 8007bec:	f1b9 0f00 	cmp.w	r9, #0
 8007bf0:	dc34      	bgt.n	8007c5c <_printf_float+0x39c>
 8007bf2:	f04f 0800 	mov.w	r8, #0
 8007bf6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bfa:	f104 0a1a 	add.w	sl, r4, #26
 8007bfe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007c02:	1a9b      	subs	r3, r3, r2
 8007c04:	eba3 0309 	sub.w	r3, r3, r9
 8007c08:	4543      	cmp	r3, r8
 8007c0a:	f77f af7a 	ble.w	8007b02 <_printf_float+0x242>
 8007c0e:	2301      	movs	r3, #1
 8007c10:	4652      	mov	r2, sl
 8007c12:	4631      	mov	r1, r6
 8007c14:	4628      	mov	r0, r5
 8007c16:	47b8      	blx	r7
 8007c18:	3001      	adds	r0, #1
 8007c1a:	f43f aeac 	beq.w	8007976 <_printf_float+0xb6>
 8007c1e:	f108 0801 	add.w	r8, r8, #1
 8007c22:	e7ec      	b.n	8007bfe <_printf_float+0x33e>
 8007c24:	4613      	mov	r3, r2
 8007c26:	4631      	mov	r1, r6
 8007c28:	4642      	mov	r2, r8
 8007c2a:	4628      	mov	r0, r5
 8007c2c:	47b8      	blx	r7
 8007c2e:	3001      	adds	r0, #1
 8007c30:	d1c0      	bne.n	8007bb4 <_printf_float+0x2f4>
 8007c32:	e6a0      	b.n	8007976 <_printf_float+0xb6>
 8007c34:	2301      	movs	r3, #1
 8007c36:	4631      	mov	r1, r6
 8007c38:	4628      	mov	r0, r5
 8007c3a:	920b      	str	r2, [sp, #44]	; 0x2c
 8007c3c:	47b8      	blx	r7
 8007c3e:	3001      	adds	r0, #1
 8007c40:	f43f ae99 	beq.w	8007976 <_printf_float+0xb6>
 8007c44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007c46:	f10b 0b01 	add.w	fp, fp, #1
 8007c4a:	e7b9      	b.n	8007bc0 <_printf_float+0x300>
 8007c4c:	4631      	mov	r1, r6
 8007c4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c52:	4628      	mov	r0, r5
 8007c54:	47b8      	blx	r7
 8007c56:	3001      	adds	r0, #1
 8007c58:	d1bf      	bne.n	8007bda <_printf_float+0x31a>
 8007c5a:	e68c      	b.n	8007976 <_printf_float+0xb6>
 8007c5c:	464b      	mov	r3, r9
 8007c5e:	4631      	mov	r1, r6
 8007c60:	4628      	mov	r0, r5
 8007c62:	eb08 020a 	add.w	r2, r8, sl
 8007c66:	47b8      	blx	r7
 8007c68:	3001      	adds	r0, #1
 8007c6a:	d1c2      	bne.n	8007bf2 <_printf_float+0x332>
 8007c6c:	e683      	b.n	8007976 <_printf_float+0xb6>
 8007c6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c70:	2a01      	cmp	r2, #1
 8007c72:	dc01      	bgt.n	8007c78 <_printf_float+0x3b8>
 8007c74:	07db      	lsls	r3, r3, #31
 8007c76:	d537      	bpl.n	8007ce8 <_printf_float+0x428>
 8007c78:	2301      	movs	r3, #1
 8007c7a:	4642      	mov	r2, r8
 8007c7c:	4631      	mov	r1, r6
 8007c7e:	4628      	mov	r0, r5
 8007c80:	47b8      	blx	r7
 8007c82:	3001      	adds	r0, #1
 8007c84:	f43f ae77 	beq.w	8007976 <_printf_float+0xb6>
 8007c88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c8c:	4631      	mov	r1, r6
 8007c8e:	4628      	mov	r0, r5
 8007c90:	47b8      	blx	r7
 8007c92:	3001      	adds	r0, #1
 8007c94:	f43f ae6f 	beq.w	8007976 <_printf_float+0xb6>
 8007c98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	f7f8 fef2 	bl	8000a88 <__aeabi_dcmpeq>
 8007ca4:	b9d8      	cbnz	r0, 8007cde <_printf_float+0x41e>
 8007ca6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ca8:	f108 0201 	add.w	r2, r8, #1
 8007cac:	3b01      	subs	r3, #1
 8007cae:	4631      	mov	r1, r6
 8007cb0:	4628      	mov	r0, r5
 8007cb2:	47b8      	blx	r7
 8007cb4:	3001      	adds	r0, #1
 8007cb6:	d10e      	bne.n	8007cd6 <_printf_float+0x416>
 8007cb8:	e65d      	b.n	8007976 <_printf_float+0xb6>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	464a      	mov	r2, r9
 8007cbe:	4631      	mov	r1, r6
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	47b8      	blx	r7
 8007cc4:	3001      	adds	r0, #1
 8007cc6:	f43f ae56 	beq.w	8007976 <_printf_float+0xb6>
 8007cca:	f108 0801 	add.w	r8, r8, #1
 8007cce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	4543      	cmp	r3, r8
 8007cd4:	dcf1      	bgt.n	8007cba <_printf_float+0x3fa>
 8007cd6:	4653      	mov	r3, sl
 8007cd8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007cdc:	e6e0      	b.n	8007aa0 <_printf_float+0x1e0>
 8007cde:	f04f 0800 	mov.w	r8, #0
 8007ce2:	f104 091a 	add.w	r9, r4, #26
 8007ce6:	e7f2      	b.n	8007cce <_printf_float+0x40e>
 8007ce8:	2301      	movs	r3, #1
 8007cea:	4642      	mov	r2, r8
 8007cec:	e7df      	b.n	8007cae <_printf_float+0x3ee>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	464a      	mov	r2, r9
 8007cf2:	4631      	mov	r1, r6
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	47b8      	blx	r7
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	f43f ae3c 	beq.w	8007976 <_printf_float+0xb6>
 8007cfe:	f108 0801 	add.w	r8, r8, #1
 8007d02:	68e3      	ldr	r3, [r4, #12]
 8007d04:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007d06:	1a5b      	subs	r3, r3, r1
 8007d08:	4543      	cmp	r3, r8
 8007d0a:	dcf0      	bgt.n	8007cee <_printf_float+0x42e>
 8007d0c:	e6fd      	b.n	8007b0a <_printf_float+0x24a>
 8007d0e:	f04f 0800 	mov.w	r8, #0
 8007d12:	f104 0919 	add.w	r9, r4, #25
 8007d16:	e7f4      	b.n	8007d02 <_printf_float+0x442>

08007d18 <_printf_common>:
 8007d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d1c:	4616      	mov	r6, r2
 8007d1e:	4699      	mov	r9, r3
 8007d20:	688a      	ldr	r2, [r1, #8]
 8007d22:	690b      	ldr	r3, [r1, #16]
 8007d24:	4607      	mov	r7, r0
 8007d26:	4293      	cmp	r3, r2
 8007d28:	bfb8      	it	lt
 8007d2a:	4613      	movlt	r3, r2
 8007d2c:	6033      	str	r3, [r6, #0]
 8007d2e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d32:	460c      	mov	r4, r1
 8007d34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d38:	b10a      	cbz	r2, 8007d3e <_printf_common+0x26>
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	6033      	str	r3, [r6, #0]
 8007d3e:	6823      	ldr	r3, [r4, #0]
 8007d40:	0699      	lsls	r1, r3, #26
 8007d42:	bf42      	ittt	mi
 8007d44:	6833      	ldrmi	r3, [r6, #0]
 8007d46:	3302      	addmi	r3, #2
 8007d48:	6033      	strmi	r3, [r6, #0]
 8007d4a:	6825      	ldr	r5, [r4, #0]
 8007d4c:	f015 0506 	ands.w	r5, r5, #6
 8007d50:	d106      	bne.n	8007d60 <_printf_common+0x48>
 8007d52:	f104 0a19 	add.w	sl, r4, #25
 8007d56:	68e3      	ldr	r3, [r4, #12]
 8007d58:	6832      	ldr	r2, [r6, #0]
 8007d5a:	1a9b      	subs	r3, r3, r2
 8007d5c:	42ab      	cmp	r3, r5
 8007d5e:	dc28      	bgt.n	8007db2 <_printf_common+0x9a>
 8007d60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d64:	1e13      	subs	r3, r2, #0
 8007d66:	6822      	ldr	r2, [r4, #0]
 8007d68:	bf18      	it	ne
 8007d6a:	2301      	movne	r3, #1
 8007d6c:	0692      	lsls	r2, r2, #26
 8007d6e:	d42d      	bmi.n	8007dcc <_printf_common+0xb4>
 8007d70:	4649      	mov	r1, r9
 8007d72:	4638      	mov	r0, r7
 8007d74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d78:	47c0      	blx	r8
 8007d7a:	3001      	adds	r0, #1
 8007d7c:	d020      	beq.n	8007dc0 <_printf_common+0xa8>
 8007d7e:	6823      	ldr	r3, [r4, #0]
 8007d80:	68e5      	ldr	r5, [r4, #12]
 8007d82:	f003 0306 	and.w	r3, r3, #6
 8007d86:	2b04      	cmp	r3, #4
 8007d88:	bf18      	it	ne
 8007d8a:	2500      	movne	r5, #0
 8007d8c:	6832      	ldr	r2, [r6, #0]
 8007d8e:	f04f 0600 	mov.w	r6, #0
 8007d92:	68a3      	ldr	r3, [r4, #8]
 8007d94:	bf08      	it	eq
 8007d96:	1aad      	subeq	r5, r5, r2
 8007d98:	6922      	ldr	r2, [r4, #16]
 8007d9a:	bf08      	it	eq
 8007d9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007da0:	4293      	cmp	r3, r2
 8007da2:	bfc4      	itt	gt
 8007da4:	1a9b      	subgt	r3, r3, r2
 8007da6:	18ed      	addgt	r5, r5, r3
 8007da8:	341a      	adds	r4, #26
 8007daa:	42b5      	cmp	r5, r6
 8007dac:	d11a      	bne.n	8007de4 <_printf_common+0xcc>
 8007dae:	2000      	movs	r0, #0
 8007db0:	e008      	b.n	8007dc4 <_printf_common+0xac>
 8007db2:	2301      	movs	r3, #1
 8007db4:	4652      	mov	r2, sl
 8007db6:	4649      	mov	r1, r9
 8007db8:	4638      	mov	r0, r7
 8007dba:	47c0      	blx	r8
 8007dbc:	3001      	adds	r0, #1
 8007dbe:	d103      	bne.n	8007dc8 <_printf_common+0xb0>
 8007dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8007dc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dc8:	3501      	adds	r5, #1
 8007dca:	e7c4      	b.n	8007d56 <_printf_common+0x3e>
 8007dcc:	2030      	movs	r0, #48	; 0x30
 8007dce:	18e1      	adds	r1, r4, r3
 8007dd0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007dd4:	1c5a      	adds	r2, r3, #1
 8007dd6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007dda:	4422      	add	r2, r4
 8007ddc:	3302      	adds	r3, #2
 8007dde:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007de2:	e7c5      	b.n	8007d70 <_printf_common+0x58>
 8007de4:	2301      	movs	r3, #1
 8007de6:	4622      	mov	r2, r4
 8007de8:	4649      	mov	r1, r9
 8007dea:	4638      	mov	r0, r7
 8007dec:	47c0      	blx	r8
 8007dee:	3001      	adds	r0, #1
 8007df0:	d0e6      	beq.n	8007dc0 <_printf_common+0xa8>
 8007df2:	3601      	adds	r6, #1
 8007df4:	e7d9      	b.n	8007daa <_printf_common+0x92>
	...

08007df8 <_printf_i>:
 8007df8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dfc:	7e0f      	ldrb	r7, [r1, #24]
 8007dfe:	4691      	mov	r9, r2
 8007e00:	2f78      	cmp	r7, #120	; 0x78
 8007e02:	4680      	mov	r8, r0
 8007e04:	460c      	mov	r4, r1
 8007e06:	469a      	mov	sl, r3
 8007e08:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007e0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007e0e:	d807      	bhi.n	8007e20 <_printf_i+0x28>
 8007e10:	2f62      	cmp	r7, #98	; 0x62
 8007e12:	d80a      	bhi.n	8007e2a <_printf_i+0x32>
 8007e14:	2f00      	cmp	r7, #0
 8007e16:	f000 80d9 	beq.w	8007fcc <_printf_i+0x1d4>
 8007e1a:	2f58      	cmp	r7, #88	; 0x58
 8007e1c:	f000 80a4 	beq.w	8007f68 <_printf_i+0x170>
 8007e20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e28:	e03a      	b.n	8007ea0 <_printf_i+0xa8>
 8007e2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e2e:	2b15      	cmp	r3, #21
 8007e30:	d8f6      	bhi.n	8007e20 <_printf_i+0x28>
 8007e32:	a101      	add	r1, pc, #4	; (adr r1, 8007e38 <_printf_i+0x40>)
 8007e34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e38:	08007e91 	.word	0x08007e91
 8007e3c:	08007ea5 	.word	0x08007ea5
 8007e40:	08007e21 	.word	0x08007e21
 8007e44:	08007e21 	.word	0x08007e21
 8007e48:	08007e21 	.word	0x08007e21
 8007e4c:	08007e21 	.word	0x08007e21
 8007e50:	08007ea5 	.word	0x08007ea5
 8007e54:	08007e21 	.word	0x08007e21
 8007e58:	08007e21 	.word	0x08007e21
 8007e5c:	08007e21 	.word	0x08007e21
 8007e60:	08007e21 	.word	0x08007e21
 8007e64:	08007fb3 	.word	0x08007fb3
 8007e68:	08007ed5 	.word	0x08007ed5
 8007e6c:	08007f95 	.word	0x08007f95
 8007e70:	08007e21 	.word	0x08007e21
 8007e74:	08007e21 	.word	0x08007e21
 8007e78:	08007fd5 	.word	0x08007fd5
 8007e7c:	08007e21 	.word	0x08007e21
 8007e80:	08007ed5 	.word	0x08007ed5
 8007e84:	08007e21 	.word	0x08007e21
 8007e88:	08007e21 	.word	0x08007e21
 8007e8c:	08007f9d 	.word	0x08007f9d
 8007e90:	682b      	ldr	r3, [r5, #0]
 8007e92:	1d1a      	adds	r2, r3, #4
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	602a      	str	r2, [r5, #0]
 8007e98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	e0a4      	b.n	8007fee <_printf_i+0x1f6>
 8007ea4:	6820      	ldr	r0, [r4, #0]
 8007ea6:	6829      	ldr	r1, [r5, #0]
 8007ea8:	0606      	lsls	r6, r0, #24
 8007eaa:	f101 0304 	add.w	r3, r1, #4
 8007eae:	d50a      	bpl.n	8007ec6 <_printf_i+0xce>
 8007eb0:	680e      	ldr	r6, [r1, #0]
 8007eb2:	602b      	str	r3, [r5, #0]
 8007eb4:	2e00      	cmp	r6, #0
 8007eb6:	da03      	bge.n	8007ec0 <_printf_i+0xc8>
 8007eb8:	232d      	movs	r3, #45	; 0x2d
 8007eba:	4276      	negs	r6, r6
 8007ebc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ec0:	230a      	movs	r3, #10
 8007ec2:	485e      	ldr	r0, [pc, #376]	; (800803c <_printf_i+0x244>)
 8007ec4:	e019      	b.n	8007efa <_printf_i+0x102>
 8007ec6:	680e      	ldr	r6, [r1, #0]
 8007ec8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007ecc:	602b      	str	r3, [r5, #0]
 8007ece:	bf18      	it	ne
 8007ed0:	b236      	sxthne	r6, r6
 8007ed2:	e7ef      	b.n	8007eb4 <_printf_i+0xbc>
 8007ed4:	682b      	ldr	r3, [r5, #0]
 8007ed6:	6820      	ldr	r0, [r4, #0]
 8007ed8:	1d19      	adds	r1, r3, #4
 8007eda:	6029      	str	r1, [r5, #0]
 8007edc:	0601      	lsls	r1, r0, #24
 8007ede:	d501      	bpl.n	8007ee4 <_printf_i+0xec>
 8007ee0:	681e      	ldr	r6, [r3, #0]
 8007ee2:	e002      	b.n	8007eea <_printf_i+0xf2>
 8007ee4:	0646      	lsls	r6, r0, #25
 8007ee6:	d5fb      	bpl.n	8007ee0 <_printf_i+0xe8>
 8007ee8:	881e      	ldrh	r6, [r3, #0]
 8007eea:	2f6f      	cmp	r7, #111	; 0x6f
 8007eec:	bf0c      	ite	eq
 8007eee:	2308      	moveq	r3, #8
 8007ef0:	230a      	movne	r3, #10
 8007ef2:	4852      	ldr	r0, [pc, #328]	; (800803c <_printf_i+0x244>)
 8007ef4:	2100      	movs	r1, #0
 8007ef6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007efa:	6865      	ldr	r5, [r4, #4]
 8007efc:	2d00      	cmp	r5, #0
 8007efe:	bfa8      	it	ge
 8007f00:	6821      	ldrge	r1, [r4, #0]
 8007f02:	60a5      	str	r5, [r4, #8]
 8007f04:	bfa4      	itt	ge
 8007f06:	f021 0104 	bicge.w	r1, r1, #4
 8007f0a:	6021      	strge	r1, [r4, #0]
 8007f0c:	b90e      	cbnz	r6, 8007f12 <_printf_i+0x11a>
 8007f0e:	2d00      	cmp	r5, #0
 8007f10:	d04d      	beq.n	8007fae <_printf_i+0x1b6>
 8007f12:	4615      	mov	r5, r2
 8007f14:	fbb6 f1f3 	udiv	r1, r6, r3
 8007f18:	fb03 6711 	mls	r7, r3, r1, r6
 8007f1c:	5dc7      	ldrb	r7, [r0, r7]
 8007f1e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007f22:	4637      	mov	r7, r6
 8007f24:	42bb      	cmp	r3, r7
 8007f26:	460e      	mov	r6, r1
 8007f28:	d9f4      	bls.n	8007f14 <_printf_i+0x11c>
 8007f2a:	2b08      	cmp	r3, #8
 8007f2c:	d10b      	bne.n	8007f46 <_printf_i+0x14e>
 8007f2e:	6823      	ldr	r3, [r4, #0]
 8007f30:	07de      	lsls	r6, r3, #31
 8007f32:	d508      	bpl.n	8007f46 <_printf_i+0x14e>
 8007f34:	6923      	ldr	r3, [r4, #16]
 8007f36:	6861      	ldr	r1, [r4, #4]
 8007f38:	4299      	cmp	r1, r3
 8007f3a:	bfde      	ittt	le
 8007f3c:	2330      	movle	r3, #48	; 0x30
 8007f3e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f42:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007f46:	1b52      	subs	r2, r2, r5
 8007f48:	6122      	str	r2, [r4, #16]
 8007f4a:	464b      	mov	r3, r9
 8007f4c:	4621      	mov	r1, r4
 8007f4e:	4640      	mov	r0, r8
 8007f50:	f8cd a000 	str.w	sl, [sp]
 8007f54:	aa03      	add	r2, sp, #12
 8007f56:	f7ff fedf 	bl	8007d18 <_printf_common>
 8007f5a:	3001      	adds	r0, #1
 8007f5c:	d14c      	bne.n	8007ff8 <_printf_i+0x200>
 8007f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f62:	b004      	add	sp, #16
 8007f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f68:	4834      	ldr	r0, [pc, #208]	; (800803c <_printf_i+0x244>)
 8007f6a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007f6e:	6829      	ldr	r1, [r5, #0]
 8007f70:	6823      	ldr	r3, [r4, #0]
 8007f72:	f851 6b04 	ldr.w	r6, [r1], #4
 8007f76:	6029      	str	r1, [r5, #0]
 8007f78:	061d      	lsls	r5, r3, #24
 8007f7a:	d514      	bpl.n	8007fa6 <_printf_i+0x1ae>
 8007f7c:	07df      	lsls	r7, r3, #31
 8007f7e:	bf44      	itt	mi
 8007f80:	f043 0320 	orrmi.w	r3, r3, #32
 8007f84:	6023      	strmi	r3, [r4, #0]
 8007f86:	b91e      	cbnz	r6, 8007f90 <_printf_i+0x198>
 8007f88:	6823      	ldr	r3, [r4, #0]
 8007f8a:	f023 0320 	bic.w	r3, r3, #32
 8007f8e:	6023      	str	r3, [r4, #0]
 8007f90:	2310      	movs	r3, #16
 8007f92:	e7af      	b.n	8007ef4 <_printf_i+0xfc>
 8007f94:	6823      	ldr	r3, [r4, #0]
 8007f96:	f043 0320 	orr.w	r3, r3, #32
 8007f9a:	6023      	str	r3, [r4, #0]
 8007f9c:	2378      	movs	r3, #120	; 0x78
 8007f9e:	4828      	ldr	r0, [pc, #160]	; (8008040 <_printf_i+0x248>)
 8007fa0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007fa4:	e7e3      	b.n	8007f6e <_printf_i+0x176>
 8007fa6:	0659      	lsls	r1, r3, #25
 8007fa8:	bf48      	it	mi
 8007faa:	b2b6      	uxthmi	r6, r6
 8007fac:	e7e6      	b.n	8007f7c <_printf_i+0x184>
 8007fae:	4615      	mov	r5, r2
 8007fb0:	e7bb      	b.n	8007f2a <_printf_i+0x132>
 8007fb2:	682b      	ldr	r3, [r5, #0]
 8007fb4:	6826      	ldr	r6, [r4, #0]
 8007fb6:	1d18      	adds	r0, r3, #4
 8007fb8:	6961      	ldr	r1, [r4, #20]
 8007fba:	6028      	str	r0, [r5, #0]
 8007fbc:	0635      	lsls	r5, r6, #24
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	d501      	bpl.n	8007fc6 <_printf_i+0x1ce>
 8007fc2:	6019      	str	r1, [r3, #0]
 8007fc4:	e002      	b.n	8007fcc <_printf_i+0x1d4>
 8007fc6:	0670      	lsls	r0, r6, #25
 8007fc8:	d5fb      	bpl.n	8007fc2 <_printf_i+0x1ca>
 8007fca:	8019      	strh	r1, [r3, #0]
 8007fcc:	2300      	movs	r3, #0
 8007fce:	4615      	mov	r5, r2
 8007fd0:	6123      	str	r3, [r4, #16]
 8007fd2:	e7ba      	b.n	8007f4a <_printf_i+0x152>
 8007fd4:	682b      	ldr	r3, [r5, #0]
 8007fd6:	2100      	movs	r1, #0
 8007fd8:	1d1a      	adds	r2, r3, #4
 8007fda:	602a      	str	r2, [r5, #0]
 8007fdc:	681d      	ldr	r5, [r3, #0]
 8007fde:	6862      	ldr	r2, [r4, #4]
 8007fe0:	4628      	mov	r0, r5
 8007fe2:	f000 ff77 	bl	8008ed4 <memchr>
 8007fe6:	b108      	cbz	r0, 8007fec <_printf_i+0x1f4>
 8007fe8:	1b40      	subs	r0, r0, r5
 8007fea:	6060      	str	r0, [r4, #4]
 8007fec:	6863      	ldr	r3, [r4, #4]
 8007fee:	6123      	str	r3, [r4, #16]
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ff6:	e7a8      	b.n	8007f4a <_printf_i+0x152>
 8007ff8:	462a      	mov	r2, r5
 8007ffa:	4649      	mov	r1, r9
 8007ffc:	4640      	mov	r0, r8
 8007ffe:	6923      	ldr	r3, [r4, #16]
 8008000:	47d0      	blx	sl
 8008002:	3001      	adds	r0, #1
 8008004:	d0ab      	beq.n	8007f5e <_printf_i+0x166>
 8008006:	6823      	ldr	r3, [r4, #0]
 8008008:	079b      	lsls	r3, r3, #30
 800800a:	d413      	bmi.n	8008034 <_printf_i+0x23c>
 800800c:	68e0      	ldr	r0, [r4, #12]
 800800e:	9b03      	ldr	r3, [sp, #12]
 8008010:	4298      	cmp	r0, r3
 8008012:	bfb8      	it	lt
 8008014:	4618      	movlt	r0, r3
 8008016:	e7a4      	b.n	8007f62 <_printf_i+0x16a>
 8008018:	2301      	movs	r3, #1
 800801a:	4632      	mov	r2, r6
 800801c:	4649      	mov	r1, r9
 800801e:	4640      	mov	r0, r8
 8008020:	47d0      	blx	sl
 8008022:	3001      	adds	r0, #1
 8008024:	d09b      	beq.n	8007f5e <_printf_i+0x166>
 8008026:	3501      	adds	r5, #1
 8008028:	68e3      	ldr	r3, [r4, #12]
 800802a:	9903      	ldr	r1, [sp, #12]
 800802c:	1a5b      	subs	r3, r3, r1
 800802e:	42ab      	cmp	r3, r5
 8008030:	dcf2      	bgt.n	8008018 <_printf_i+0x220>
 8008032:	e7eb      	b.n	800800c <_printf_i+0x214>
 8008034:	2500      	movs	r5, #0
 8008036:	f104 0619 	add.w	r6, r4, #25
 800803a:	e7f5      	b.n	8008028 <_printf_i+0x230>
 800803c:	0800a80a 	.word	0x0800a80a
 8008040:	0800a81b 	.word	0x0800a81b

08008044 <_sbrk_r>:
 8008044:	b538      	push	{r3, r4, r5, lr}
 8008046:	2300      	movs	r3, #0
 8008048:	4d05      	ldr	r5, [pc, #20]	; (8008060 <_sbrk_r+0x1c>)
 800804a:	4604      	mov	r4, r0
 800804c:	4608      	mov	r0, r1
 800804e:	602b      	str	r3, [r5, #0]
 8008050:	f7fa fe30 	bl	8002cb4 <_sbrk>
 8008054:	1c43      	adds	r3, r0, #1
 8008056:	d102      	bne.n	800805e <_sbrk_r+0x1a>
 8008058:	682b      	ldr	r3, [r5, #0]
 800805a:	b103      	cbz	r3, 800805e <_sbrk_r+0x1a>
 800805c:	6023      	str	r3, [r4, #0]
 800805e:	bd38      	pop	{r3, r4, r5, pc}
 8008060:	20001864 	.word	0x20001864

08008064 <__sread>:
 8008064:	b510      	push	{r4, lr}
 8008066:	460c      	mov	r4, r1
 8008068:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800806c:	f001 fc58 	bl	8009920 <_read_r>
 8008070:	2800      	cmp	r0, #0
 8008072:	bfab      	itete	ge
 8008074:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008076:	89a3      	ldrhlt	r3, [r4, #12]
 8008078:	181b      	addge	r3, r3, r0
 800807a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800807e:	bfac      	ite	ge
 8008080:	6563      	strge	r3, [r4, #84]	; 0x54
 8008082:	81a3      	strhlt	r3, [r4, #12]
 8008084:	bd10      	pop	{r4, pc}

08008086 <__swrite>:
 8008086:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800808a:	461f      	mov	r7, r3
 800808c:	898b      	ldrh	r3, [r1, #12]
 800808e:	4605      	mov	r5, r0
 8008090:	05db      	lsls	r3, r3, #23
 8008092:	460c      	mov	r4, r1
 8008094:	4616      	mov	r6, r2
 8008096:	d505      	bpl.n	80080a4 <__swrite+0x1e>
 8008098:	2302      	movs	r3, #2
 800809a:	2200      	movs	r2, #0
 800809c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080a0:	f000 ff06 	bl	8008eb0 <_lseek_r>
 80080a4:	89a3      	ldrh	r3, [r4, #12]
 80080a6:	4632      	mov	r2, r6
 80080a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080ac:	81a3      	strh	r3, [r4, #12]
 80080ae:	4628      	mov	r0, r5
 80080b0:	463b      	mov	r3, r7
 80080b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080ba:	f000 b837 	b.w	800812c <_write_r>

080080be <__sseek>:
 80080be:	b510      	push	{r4, lr}
 80080c0:	460c      	mov	r4, r1
 80080c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080c6:	f000 fef3 	bl	8008eb0 <_lseek_r>
 80080ca:	1c43      	adds	r3, r0, #1
 80080cc:	89a3      	ldrh	r3, [r4, #12]
 80080ce:	bf15      	itete	ne
 80080d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80080d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80080d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80080da:	81a3      	strheq	r3, [r4, #12]
 80080dc:	bf18      	it	ne
 80080de:	81a3      	strhne	r3, [r4, #12]
 80080e0:	bd10      	pop	{r4, pc}

080080e2 <__sclose>:
 80080e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080e6:	f000 b833 	b.w	8008150 <_close_r>
	...

080080ec <_vsiprintf_r>:
 80080ec:	b500      	push	{lr}
 80080ee:	b09b      	sub	sp, #108	; 0x6c
 80080f0:	9100      	str	r1, [sp, #0]
 80080f2:	9104      	str	r1, [sp, #16]
 80080f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80080f8:	9105      	str	r1, [sp, #20]
 80080fa:	9102      	str	r1, [sp, #8]
 80080fc:	4905      	ldr	r1, [pc, #20]	; (8008114 <_vsiprintf_r+0x28>)
 80080fe:	9103      	str	r1, [sp, #12]
 8008100:	4669      	mov	r1, sp
 8008102:	f001 fb0d 	bl	8009720 <_svfiprintf_r>
 8008106:	2200      	movs	r2, #0
 8008108:	9b00      	ldr	r3, [sp, #0]
 800810a:	701a      	strb	r2, [r3, #0]
 800810c:	b01b      	add	sp, #108	; 0x6c
 800810e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008112:	bf00      	nop
 8008114:	ffff0208 	.word	0xffff0208

08008118 <vsiprintf>:
 8008118:	4613      	mov	r3, r2
 800811a:	460a      	mov	r2, r1
 800811c:	4601      	mov	r1, r0
 800811e:	4802      	ldr	r0, [pc, #8]	; (8008128 <vsiprintf+0x10>)
 8008120:	6800      	ldr	r0, [r0, #0]
 8008122:	f7ff bfe3 	b.w	80080ec <_vsiprintf_r>
 8008126:	bf00      	nop
 8008128:	20000040 	.word	0x20000040

0800812c <_write_r>:
 800812c:	b538      	push	{r3, r4, r5, lr}
 800812e:	4604      	mov	r4, r0
 8008130:	4608      	mov	r0, r1
 8008132:	4611      	mov	r1, r2
 8008134:	2200      	movs	r2, #0
 8008136:	4d05      	ldr	r5, [pc, #20]	; (800814c <_write_r+0x20>)
 8008138:	602a      	str	r2, [r5, #0]
 800813a:	461a      	mov	r2, r3
 800813c:	f7fa fd6e 	bl	8002c1c <_write>
 8008140:	1c43      	adds	r3, r0, #1
 8008142:	d102      	bne.n	800814a <_write_r+0x1e>
 8008144:	682b      	ldr	r3, [r5, #0]
 8008146:	b103      	cbz	r3, 800814a <_write_r+0x1e>
 8008148:	6023      	str	r3, [r4, #0]
 800814a:	bd38      	pop	{r3, r4, r5, pc}
 800814c:	20001864 	.word	0x20001864

08008150 <_close_r>:
 8008150:	b538      	push	{r3, r4, r5, lr}
 8008152:	2300      	movs	r3, #0
 8008154:	4d05      	ldr	r5, [pc, #20]	; (800816c <_close_r+0x1c>)
 8008156:	4604      	mov	r4, r0
 8008158:	4608      	mov	r0, r1
 800815a:	602b      	str	r3, [r5, #0]
 800815c:	f7fa fd7a 	bl	8002c54 <_close>
 8008160:	1c43      	adds	r3, r0, #1
 8008162:	d102      	bne.n	800816a <_close_r+0x1a>
 8008164:	682b      	ldr	r3, [r5, #0]
 8008166:	b103      	cbz	r3, 800816a <_close_r+0x1a>
 8008168:	6023      	str	r3, [r4, #0]
 800816a:	bd38      	pop	{r3, r4, r5, pc}
 800816c:	20001864 	.word	0x20001864

08008170 <quorem>:
 8008170:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008174:	6903      	ldr	r3, [r0, #16]
 8008176:	690c      	ldr	r4, [r1, #16]
 8008178:	4607      	mov	r7, r0
 800817a:	42a3      	cmp	r3, r4
 800817c:	f2c0 8082 	blt.w	8008284 <quorem+0x114>
 8008180:	3c01      	subs	r4, #1
 8008182:	f100 0514 	add.w	r5, r0, #20
 8008186:	f101 0814 	add.w	r8, r1, #20
 800818a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800818e:	9301      	str	r3, [sp, #4]
 8008190:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008194:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008198:	3301      	adds	r3, #1
 800819a:	429a      	cmp	r2, r3
 800819c:	fbb2 f6f3 	udiv	r6, r2, r3
 80081a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80081a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80081a8:	d331      	bcc.n	800820e <quorem+0x9e>
 80081aa:	f04f 0e00 	mov.w	lr, #0
 80081ae:	4640      	mov	r0, r8
 80081b0:	46ac      	mov	ip, r5
 80081b2:	46f2      	mov	sl, lr
 80081b4:	f850 2b04 	ldr.w	r2, [r0], #4
 80081b8:	b293      	uxth	r3, r2
 80081ba:	fb06 e303 	mla	r3, r6, r3, lr
 80081be:	0c12      	lsrs	r2, r2, #16
 80081c0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	fb06 e202 	mla	r2, r6, r2, lr
 80081ca:	ebaa 0303 	sub.w	r3, sl, r3
 80081ce:	f8dc a000 	ldr.w	sl, [ip]
 80081d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80081d6:	fa1f fa8a 	uxth.w	sl, sl
 80081da:	4453      	add	r3, sl
 80081dc:	f8dc a000 	ldr.w	sl, [ip]
 80081e0:	b292      	uxth	r2, r2
 80081e2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80081e6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081f0:	4581      	cmp	r9, r0
 80081f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80081f6:	f84c 3b04 	str.w	r3, [ip], #4
 80081fa:	d2db      	bcs.n	80081b4 <quorem+0x44>
 80081fc:	f855 300b 	ldr.w	r3, [r5, fp]
 8008200:	b92b      	cbnz	r3, 800820e <quorem+0x9e>
 8008202:	9b01      	ldr	r3, [sp, #4]
 8008204:	3b04      	subs	r3, #4
 8008206:	429d      	cmp	r5, r3
 8008208:	461a      	mov	r2, r3
 800820a:	d32f      	bcc.n	800826c <quorem+0xfc>
 800820c:	613c      	str	r4, [r7, #16]
 800820e:	4638      	mov	r0, r7
 8008210:	f001 f8f8 	bl	8009404 <__mcmp>
 8008214:	2800      	cmp	r0, #0
 8008216:	db25      	blt.n	8008264 <quorem+0xf4>
 8008218:	4628      	mov	r0, r5
 800821a:	f04f 0c00 	mov.w	ip, #0
 800821e:	3601      	adds	r6, #1
 8008220:	f858 1b04 	ldr.w	r1, [r8], #4
 8008224:	f8d0 e000 	ldr.w	lr, [r0]
 8008228:	b28b      	uxth	r3, r1
 800822a:	ebac 0303 	sub.w	r3, ip, r3
 800822e:	fa1f f28e 	uxth.w	r2, lr
 8008232:	4413      	add	r3, r2
 8008234:	0c0a      	lsrs	r2, r1, #16
 8008236:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800823a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800823e:	b29b      	uxth	r3, r3
 8008240:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008244:	45c1      	cmp	r9, r8
 8008246:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800824a:	f840 3b04 	str.w	r3, [r0], #4
 800824e:	d2e7      	bcs.n	8008220 <quorem+0xb0>
 8008250:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008254:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008258:	b922      	cbnz	r2, 8008264 <quorem+0xf4>
 800825a:	3b04      	subs	r3, #4
 800825c:	429d      	cmp	r5, r3
 800825e:	461a      	mov	r2, r3
 8008260:	d30a      	bcc.n	8008278 <quorem+0x108>
 8008262:	613c      	str	r4, [r7, #16]
 8008264:	4630      	mov	r0, r6
 8008266:	b003      	add	sp, #12
 8008268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800826c:	6812      	ldr	r2, [r2, #0]
 800826e:	3b04      	subs	r3, #4
 8008270:	2a00      	cmp	r2, #0
 8008272:	d1cb      	bne.n	800820c <quorem+0x9c>
 8008274:	3c01      	subs	r4, #1
 8008276:	e7c6      	b.n	8008206 <quorem+0x96>
 8008278:	6812      	ldr	r2, [r2, #0]
 800827a:	3b04      	subs	r3, #4
 800827c:	2a00      	cmp	r2, #0
 800827e:	d1f0      	bne.n	8008262 <quorem+0xf2>
 8008280:	3c01      	subs	r4, #1
 8008282:	e7eb      	b.n	800825c <quorem+0xec>
 8008284:	2000      	movs	r0, #0
 8008286:	e7ee      	b.n	8008266 <quorem+0xf6>

08008288 <_dtoa_r>:
 8008288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800828c:	4616      	mov	r6, r2
 800828e:	461f      	mov	r7, r3
 8008290:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008292:	b099      	sub	sp, #100	; 0x64
 8008294:	4605      	mov	r5, r0
 8008296:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800829a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800829e:	b974      	cbnz	r4, 80082be <_dtoa_r+0x36>
 80082a0:	2010      	movs	r0, #16
 80082a2:	f7ff f961 	bl	8007568 <malloc>
 80082a6:	4602      	mov	r2, r0
 80082a8:	6268      	str	r0, [r5, #36]	; 0x24
 80082aa:	b920      	cbnz	r0, 80082b6 <_dtoa_r+0x2e>
 80082ac:	21ea      	movs	r1, #234	; 0xea
 80082ae:	4ba8      	ldr	r3, [pc, #672]	; (8008550 <_dtoa_r+0x2c8>)
 80082b0:	48a8      	ldr	r0, [pc, #672]	; (8008554 <_dtoa_r+0x2cc>)
 80082b2:	f001 fb47 	bl	8009944 <__assert_func>
 80082b6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80082ba:	6004      	str	r4, [r0, #0]
 80082bc:	60c4      	str	r4, [r0, #12]
 80082be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80082c0:	6819      	ldr	r1, [r3, #0]
 80082c2:	b151      	cbz	r1, 80082da <_dtoa_r+0x52>
 80082c4:	685a      	ldr	r2, [r3, #4]
 80082c6:	2301      	movs	r3, #1
 80082c8:	4093      	lsls	r3, r2
 80082ca:	604a      	str	r2, [r1, #4]
 80082cc:	608b      	str	r3, [r1, #8]
 80082ce:	4628      	mov	r0, r5
 80082d0:	f000 fe5a 	bl	8008f88 <_Bfree>
 80082d4:	2200      	movs	r2, #0
 80082d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80082d8:	601a      	str	r2, [r3, #0]
 80082da:	1e3b      	subs	r3, r7, #0
 80082dc:	bfaf      	iteee	ge
 80082de:	2300      	movge	r3, #0
 80082e0:	2201      	movlt	r2, #1
 80082e2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80082e6:	9305      	strlt	r3, [sp, #20]
 80082e8:	bfa8      	it	ge
 80082ea:	f8c8 3000 	strge.w	r3, [r8]
 80082ee:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80082f2:	4b99      	ldr	r3, [pc, #612]	; (8008558 <_dtoa_r+0x2d0>)
 80082f4:	bfb8      	it	lt
 80082f6:	f8c8 2000 	strlt.w	r2, [r8]
 80082fa:	ea33 0309 	bics.w	r3, r3, r9
 80082fe:	d119      	bne.n	8008334 <_dtoa_r+0xac>
 8008300:	f242 730f 	movw	r3, #9999	; 0x270f
 8008304:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008306:	6013      	str	r3, [r2, #0]
 8008308:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800830c:	4333      	orrs	r3, r6
 800830e:	f000 857f 	beq.w	8008e10 <_dtoa_r+0xb88>
 8008312:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008314:	b953      	cbnz	r3, 800832c <_dtoa_r+0xa4>
 8008316:	4b91      	ldr	r3, [pc, #580]	; (800855c <_dtoa_r+0x2d4>)
 8008318:	e022      	b.n	8008360 <_dtoa_r+0xd8>
 800831a:	4b91      	ldr	r3, [pc, #580]	; (8008560 <_dtoa_r+0x2d8>)
 800831c:	9303      	str	r3, [sp, #12]
 800831e:	3308      	adds	r3, #8
 8008320:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008322:	6013      	str	r3, [r2, #0]
 8008324:	9803      	ldr	r0, [sp, #12]
 8008326:	b019      	add	sp, #100	; 0x64
 8008328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800832c:	4b8b      	ldr	r3, [pc, #556]	; (800855c <_dtoa_r+0x2d4>)
 800832e:	9303      	str	r3, [sp, #12]
 8008330:	3303      	adds	r3, #3
 8008332:	e7f5      	b.n	8008320 <_dtoa_r+0x98>
 8008334:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008338:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800833c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008340:	2200      	movs	r2, #0
 8008342:	2300      	movs	r3, #0
 8008344:	f7f8 fba0 	bl	8000a88 <__aeabi_dcmpeq>
 8008348:	4680      	mov	r8, r0
 800834a:	b158      	cbz	r0, 8008364 <_dtoa_r+0xdc>
 800834c:	2301      	movs	r3, #1
 800834e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008350:	6013      	str	r3, [r2, #0]
 8008352:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008354:	2b00      	cmp	r3, #0
 8008356:	f000 8558 	beq.w	8008e0a <_dtoa_r+0xb82>
 800835a:	4882      	ldr	r0, [pc, #520]	; (8008564 <_dtoa_r+0x2dc>)
 800835c:	6018      	str	r0, [r3, #0]
 800835e:	1e43      	subs	r3, r0, #1
 8008360:	9303      	str	r3, [sp, #12]
 8008362:	e7df      	b.n	8008324 <_dtoa_r+0x9c>
 8008364:	ab16      	add	r3, sp, #88	; 0x58
 8008366:	9301      	str	r3, [sp, #4]
 8008368:	ab17      	add	r3, sp, #92	; 0x5c
 800836a:	9300      	str	r3, [sp, #0]
 800836c:	4628      	mov	r0, r5
 800836e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008372:	f001 f8ef 	bl	8009554 <__d2b>
 8008376:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800837a:	4683      	mov	fp, r0
 800837c:	2c00      	cmp	r4, #0
 800837e:	d07f      	beq.n	8008480 <_dtoa_r+0x1f8>
 8008380:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008384:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008386:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800838a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800838e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008392:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008396:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800839a:	2200      	movs	r2, #0
 800839c:	4b72      	ldr	r3, [pc, #456]	; (8008568 <_dtoa_r+0x2e0>)
 800839e:	f7f7 ff53 	bl	8000248 <__aeabi_dsub>
 80083a2:	a365      	add	r3, pc, #404	; (adr r3, 8008538 <_dtoa_r+0x2b0>)
 80083a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a8:	f7f8 f906 	bl	80005b8 <__aeabi_dmul>
 80083ac:	a364      	add	r3, pc, #400	; (adr r3, 8008540 <_dtoa_r+0x2b8>)
 80083ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b2:	f7f7 ff4b 	bl	800024c <__adddf3>
 80083b6:	4606      	mov	r6, r0
 80083b8:	4620      	mov	r0, r4
 80083ba:	460f      	mov	r7, r1
 80083bc:	f7f8 f892 	bl	80004e4 <__aeabi_i2d>
 80083c0:	a361      	add	r3, pc, #388	; (adr r3, 8008548 <_dtoa_r+0x2c0>)
 80083c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c6:	f7f8 f8f7 	bl	80005b8 <__aeabi_dmul>
 80083ca:	4602      	mov	r2, r0
 80083cc:	460b      	mov	r3, r1
 80083ce:	4630      	mov	r0, r6
 80083d0:	4639      	mov	r1, r7
 80083d2:	f7f7 ff3b 	bl	800024c <__adddf3>
 80083d6:	4606      	mov	r6, r0
 80083d8:	460f      	mov	r7, r1
 80083da:	f7f8 fb9d 	bl	8000b18 <__aeabi_d2iz>
 80083de:	2200      	movs	r2, #0
 80083e0:	4682      	mov	sl, r0
 80083e2:	2300      	movs	r3, #0
 80083e4:	4630      	mov	r0, r6
 80083e6:	4639      	mov	r1, r7
 80083e8:	f7f8 fb58 	bl	8000a9c <__aeabi_dcmplt>
 80083ec:	b148      	cbz	r0, 8008402 <_dtoa_r+0x17a>
 80083ee:	4650      	mov	r0, sl
 80083f0:	f7f8 f878 	bl	80004e4 <__aeabi_i2d>
 80083f4:	4632      	mov	r2, r6
 80083f6:	463b      	mov	r3, r7
 80083f8:	f7f8 fb46 	bl	8000a88 <__aeabi_dcmpeq>
 80083fc:	b908      	cbnz	r0, 8008402 <_dtoa_r+0x17a>
 80083fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008402:	f1ba 0f16 	cmp.w	sl, #22
 8008406:	d858      	bhi.n	80084ba <_dtoa_r+0x232>
 8008408:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800840c:	4b57      	ldr	r3, [pc, #348]	; (800856c <_dtoa_r+0x2e4>)
 800840e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008416:	f7f8 fb41 	bl	8000a9c <__aeabi_dcmplt>
 800841a:	2800      	cmp	r0, #0
 800841c:	d04f      	beq.n	80084be <_dtoa_r+0x236>
 800841e:	2300      	movs	r3, #0
 8008420:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008424:	930f      	str	r3, [sp, #60]	; 0x3c
 8008426:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008428:	1b1c      	subs	r4, r3, r4
 800842a:	1e63      	subs	r3, r4, #1
 800842c:	9309      	str	r3, [sp, #36]	; 0x24
 800842e:	bf49      	itett	mi
 8008430:	f1c4 0301 	rsbmi	r3, r4, #1
 8008434:	2300      	movpl	r3, #0
 8008436:	9306      	strmi	r3, [sp, #24]
 8008438:	2300      	movmi	r3, #0
 800843a:	bf54      	ite	pl
 800843c:	9306      	strpl	r3, [sp, #24]
 800843e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008440:	f1ba 0f00 	cmp.w	sl, #0
 8008444:	db3d      	blt.n	80084c2 <_dtoa_r+0x23a>
 8008446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008448:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800844c:	4453      	add	r3, sl
 800844e:	9309      	str	r3, [sp, #36]	; 0x24
 8008450:	2300      	movs	r3, #0
 8008452:	930a      	str	r3, [sp, #40]	; 0x28
 8008454:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008456:	2b09      	cmp	r3, #9
 8008458:	f200 808c 	bhi.w	8008574 <_dtoa_r+0x2ec>
 800845c:	2b05      	cmp	r3, #5
 800845e:	bfc4      	itt	gt
 8008460:	3b04      	subgt	r3, #4
 8008462:	9322      	strgt	r3, [sp, #136]	; 0x88
 8008464:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008466:	bfc8      	it	gt
 8008468:	2400      	movgt	r4, #0
 800846a:	f1a3 0302 	sub.w	r3, r3, #2
 800846e:	bfd8      	it	le
 8008470:	2401      	movle	r4, #1
 8008472:	2b03      	cmp	r3, #3
 8008474:	f200 808a 	bhi.w	800858c <_dtoa_r+0x304>
 8008478:	e8df f003 	tbb	[pc, r3]
 800847c:	5b4d4f2d 	.word	0x5b4d4f2d
 8008480:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8008484:	441c      	add	r4, r3
 8008486:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800848a:	2b20      	cmp	r3, #32
 800848c:	bfc3      	ittte	gt
 800848e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008492:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8008496:	fa09 f303 	lslgt.w	r3, r9, r3
 800849a:	f1c3 0320 	rsble	r3, r3, #32
 800849e:	bfc6      	itte	gt
 80084a0:	fa26 f000 	lsrgt.w	r0, r6, r0
 80084a4:	4318      	orrgt	r0, r3
 80084a6:	fa06 f003 	lslle.w	r0, r6, r3
 80084aa:	f7f8 f80b 	bl	80004c4 <__aeabi_ui2d>
 80084ae:	2301      	movs	r3, #1
 80084b0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80084b4:	3c01      	subs	r4, #1
 80084b6:	9313      	str	r3, [sp, #76]	; 0x4c
 80084b8:	e76f      	b.n	800839a <_dtoa_r+0x112>
 80084ba:	2301      	movs	r3, #1
 80084bc:	e7b2      	b.n	8008424 <_dtoa_r+0x19c>
 80084be:	900f      	str	r0, [sp, #60]	; 0x3c
 80084c0:	e7b1      	b.n	8008426 <_dtoa_r+0x19e>
 80084c2:	9b06      	ldr	r3, [sp, #24]
 80084c4:	eba3 030a 	sub.w	r3, r3, sl
 80084c8:	9306      	str	r3, [sp, #24]
 80084ca:	f1ca 0300 	rsb	r3, sl, #0
 80084ce:	930a      	str	r3, [sp, #40]	; 0x28
 80084d0:	2300      	movs	r3, #0
 80084d2:	930e      	str	r3, [sp, #56]	; 0x38
 80084d4:	e7be      	b.n	8008454 <_dtoa_r+0x1cc>
 80084d6:	2300      	movs	r3, #0
 80084d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80084da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80084dc:	2b00      	cmp	r3, #0
 80084de:	dc58      	bgt.n	8008592 <_dtoa_r+0x30a>
 80084e0:	f04f 0901 	mov.w	r9, #1
 80084e4:	464b      	mov	r3, r9
 80084e6:	f8cd 9020 	str.w	r9, [sp, #32]
 80084ea:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80084ee:	2200      	movs	r2, #0
 80084f0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80084f2:	6042      	str	r2, [r0, #4]
 80084f4:	2204      	movs	r2, #4
 80084f6:	f102 0614 	add.w	r6, r2, #20
 80084fa:	429e      	cmp	r6, r3
 80084fc:	6841      	ldr	r1, [r0, #4]
 80084fe:	d94e      	bls.n	800859e <_dtoa_r+0x316>
 8008500:	4628      	mov	r0, r5
 8008502:	f000 fd01 	bl	8008f08 <_Balloc>
 8008506:	9003      	str	r0, [sp, #12]
 8008508:	2800      	cmp	r0, #0
 800850a:	d14c      	bne.n	80085a6 <_dtoa_r+0x31e>
 800850c:	4602      	mov	r2, r0
 800850e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008512:	4b17      	ldr	r3, [pc, #92]	; (8008570 <_dtoa_r+0x2e8>)
 8008514:	e6cc      	b.n	80082b0 <_dtoa_r+0x28>
 8008516:	2301      	movs	r3, #1
 8008518:	e7de      	b.n	80084d8 <_dtoa_r+0x250>
 800851a:	2300      	movs	r3, #0
 800851c:	930b      	str	r3, [sp, #44]	; 0x2c
 800851e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008520:	eb0a 0903 	add.w	r9, sl, r3
 8008524:	f109 0301 	add.w	r3, r9, #1
 8008528:	2b01      	cmp	r3, #1
 800852a:	9308      	str	r3, [sp, #32]
 800852c:	bfb8      	it	lt
 800852e:	2301      	movlt	r3, #1
 8008530:	e7dd      	b.n	80084ee <_dtoa_r+0x266>
 8008532:	2301      	movs	r3, #1
 8008534:	e7f2      	b.n	800851c <_dtoa_r+0x294>
 8008536:	bf00      	nop
 8008538:	636f4361 	.word	0x636f4361
 800853c:	3fd287a7 	.word	0x3fd287a7
 8008540:	8b60c8b3 	.word	0x8b60c8b3
 8008544:	3fc68a28 	.word	0x3fc68a28
 8008548:	509f79fb 	.word	0x509f79fb
 800854c:	3fd34413 	.word	0x3fd34413
 8008550:	0800a839 	.word	0x0800a839
 8008554:	0800a850 	.word	0x0800a850
 8008558:	7ff00000 	.word	0x7ff00000
 800855c:	0800a835 	.word	0x0800a835
 8008560:	0800a82c 	.word	0x0800a82c
 8008564:	0800a809 	.word	0x0800a809
 8008568:	3ff80000 	.word	0x3ff80000
 800856c:	0800a940 	.word	0x0800a940
 8008570:	0800a8ab 	.word	0x0800a8ab
 8008574:	2401      	movs	r4, #1
 8008576:	2300      	movs	r3, #0
 8008578:	940b      	str	r4, [sp, #44]	; 0x2c
 800857a:	9322      	str	r3, [sp, #136]	; 0x88
 800857c:	f04f 39ff 	mov.w	r9, #4294967295
 8008580:	2200      	movs	r2, #0
 8008582:	2312      	movs	r3, #18
 8008584:	f8cd 9020 	str.w	r9, [sp, #32]
 8008588:	9223      	str	r2, [sp, #140]	; 0x8c
 800858a:	e7b0      	b.n	80084ee <_dtoa_r+0x266>
 800858c:	2301      	movs	r3, #1
 800858e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008590:	e7f4      	b.n	800857c <_dtoa_r+0x2f4>
 8008592:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8008596:	464b      	mov	r3, r9
 8008598:	f8cd 9020 	str.w	r9, [sp, #32]
 800859c:	e7a7      	b.n	80084ee <_dtoa_r+0x266>
 800859e:	3101      	adds	r1, #1
 80085a0:	6041      	str	r1, [r0, #4]
 80085a2:	0052      	lsls	r2, r2, #1
 80085a4:	e7a7      	b.n	80084f6 <_dtoa_r+0x26e>
 80085a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80085a8:	9a03      	ldr	r2, [sp, #12]
 80085aa:	601a      	str	r2, [r3, #0]
 80085ac:	9b08      	ldr	r3, [sp, #32]
 80085ae:	2b0e      	cmp	r3, #14
 80085b0:	f200 80a8 	bhi.w	8008704 <_dtoa_r+0x47c>
 80085b4:	2c00      	cmp	r4, #0
 80085b6:	f000 80a5 	beq.w	8008704 <_dtoa_r+0x47c>
 80085ba:	f1ba 0f00 	cmp.w	sl, #0
 80085be:	dd34      	ble.n	800862a <_dtoa_r+0x3a2>
 80085c0:	4a9a      	ldr	r2, [pc, #616]	; (800882c <_dtoa_r+0x5a4>)
 80085c2:	f00a 030f 	and.w	r3, sl, #15
 80085c6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80085ca:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80085ce:	e9d3 3400 	ldrd	r3, r4, [r3]
 80085d2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80085d6:	ea4f 142a 	mov.w	r4, sl, asr #4
 80085da:	d016      	beq.n	800860a <_dtoa_r+0x382>
 80085dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80085e0:	4b93      	ldr	r3, [pc, #588]	; (8008830 <_dtoa_r+0x5a8>)
 80085e2:	2703      	movs	r7, #3
 80085e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80085e8:	f7f8 f910 	bl	800080c <__aeabi_ddiv>
 80085ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80085f0:	f004 040f 	and.w	r4, r4, #15
 80085f4:	4e8e      	ldr	r6, [pc, #568]	; (8008830 <_dtoa_r+0x5a8>)
 80085f6:	b954      	cbnz	r4, 800860e <_dtoa_r+0x386>
 80085f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80085fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008600:	f7f8 f904 	bl	800080c <__aeabi_ddiv>
 8008604:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008608:	e029      	b.n	800865e <_dtoa_r+0x3d6>
 800860a:	2702      	movs	r7, #2
 800860c:	e7f2      	b.n	80085f4 <_dtoa_r+0x36c>
 800860e:	07e1      	lsls	r1, r4, #31
 8008610:	d508      	bpl.n	8008624 <_dtoa_r+0x39c>
 8008612:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008616:	e9d6 2300 	ldrd	r2, r3, [r6]
 800861a:	f7f7 ffcd 	bl	80005b8 <__aeabi_dmul>
 800861e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008622:	3701      	adds	r7, #1
 8008624:	1064      	asrs	r4, r4, #1
 8008626:	3608      	adds	r6, #8
 8008628:	e7e5      	b.n	80085f6 <_dtoa_r+0x36e>
 800862a:	f000 80a5 	beq.w	8008778 <_dtoa_r+0x4f0>
 800862e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008632:	f1ca 0400 	rsb	r4, sl, #0
 8008636:	4b7d      	ldr	r3, [pc, #500]	; (800882c <_dtoa_r+0x5a4>)
 8008638:	f004 020f 	and.w	r2, r4, #15
 800863c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008644:	f7f7 ffb8 	bl	80005b8 <__aeabi_dmul>
 8008648:	2702      	movs	r7, #2
 800864a:	2300      	movs	r3, #0
 800864c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008650:	4e77      	ldr	r6, [pc, #476]	; (8008830 <_dtoa_r+0x5a8>)
 8008652:	1124      	asrs	r4, r4, #4
 8008654:	2c00      	cmp	r4, #0
 8008656:	f040 8084 	bne.w	8008762 <_dtoa_r+0x4da>
 800865a:	2b00      	cmp	r3, #0
 800865c:	d1d2      	bne.n	8008604 <_dtoa_r+0x37c>
 800865e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008660:	2b00      	cmp	r3, #0
 8008662:	f000 808b 	beq.w	800877c <_dtoa_r+0x4f4>
 8008666:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800866a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800866e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008672:	2200      	movs	r2, #0
 8008674:	4b6f      	ldr	r3, [pc, #444]	; (8008834 <_dtoa_r+0x5ac>)
 8008676:	f7f8 fa11 	bl	8000a9c <__aeabi_dcmplt>
 800867a:	2800      	cmp	r0, #0
 800867c:	d07e      	beq.n	800877c <_dtoa_r+0x4f4>
 800867e:	9b08      	ldr	r3, [sp, #32]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d07b      	beq.n	800877c <_dtoa_r+0x4f4>
 8008684:	f1b9 0f00 	cmp.w	r9, #0
 8008688:	dd38      	ble.n	80086fc <_dtoa_r+0x474>
 800868a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800868e:	2200      	movs	r2, #0
 8008690:	4b69      	ldr	r3, [pc, #420]	; (8008838 <_dtoa_r+0x5b0>)
 8008692:	f7f7 ff91 	bl	80005b8 <__aeabi_dmul>
 8008696:	464c      	mov	r4, r9
 8008698:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800869c:	f10a 38ff 	add.w	r8, sl, #4294967295
 80086a0:	3701      	adds	r7, #1
 80086a2:	4638      	mov	r0, r7
 80086a4:	f7f7 ff1e 	bl	80004e4 <__aeabi_i2d>
 80086a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086ac:	f7f7 ff84 	bl	80005b8 <__aeabi_dmul>
 80086b0:	2200      	movs	r2, #0
 80086b2:	4b62      	ldr	r3, [pc, #392]	; (800883c <_dtoa_r+0x5b4>)
 80086b4:	f7f7 fdca 	bl	800024c <__adddf3>
 80086b8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80086bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80086c0:	9611      	str	r6, [sp, #68]	; 0x44
 80086c2:	2c00      	cmp	r4, #0
 80086c4:	d15d      	bne.n	8008782 <_dtoa_r+0x4fa>
 80086c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086ca:	2200      	movs	r2, #0
 80086cc:	4b5c      	ldr	r3, [pc, #368]	; (8008840 <_dtoa_r+0x5b8>)
 80086ce:	f7f7 fdbb 	bl	8000248 <__aeabi_dsub>
 80086d2:	4602      	mov	r2, r0
 80086d4:	460b      	mov	r3, r1
 80086d6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80086da:	4633      	mov	r3, r6
 80086dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80086de:	f7f8 f9fb 	bl	8000ad8 <__aeabi_dcmpgt>
 80086e2:	2800      	cmp	r0, #0
 80086e4:	f040 829c 	bne.w	8008c20 <_dtoa_r+0x998>
 80086e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80086ee:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80086f2:	f7f8 f9d3 	bl	8000a9c <__aeabi_dcmplt>
 80086f6:	2800      	cmp	r0, #0
 80086f8:	f040 8290 	bne.w	8008c1c <_dtoa_r+0x994>
 80086fc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008700:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008704:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008706:	2b00      	cmp	r3, #0
 8008708:	f2c0 8152 	blt.w	80089b0 <_dtoa_r+0x728>
 800870c:	f1ba 0f0e 	cmp.w	sl, #14
 8008710:	f300 814e 	bgt.w	80089b0 <_dtoa_r+0x728>
 8008714:	4b45      	ldr	r3, [pc, #276]	; (800882c <_dtoa_r+0x5a4>)
 8008716:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800871a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800871e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008722:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008724:	2b00      	cmp	r3, #0
 8008726:	f280 80db 	bge.w	80088e0 <_dtoa_r+0x658>
 800872a:	9b08      	ldr	r3, [sp, #32]
 800872c:	2b00      	cmp	r3, #0
 800872e:	f300 80d7 	bgt.w	80088e0 <_dtoa_r+0x658>
 8008732:	f040 8272 	bne.w	8008c1a <_dtoa_r+0x992>
 8008736:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800873a:	2200      	movs	r2, #0
 800873c:	4b40      	ldr	r3, [pc, #256]	; (8008840 <_dtoa_r+0x5b8>)
 800873e:	f7f7 ff3b 	bl	80005b8 <__aeabi_dmul>
 8008742:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008746:	f7f8 f9bd 	bl	8000ac4 <__aeabi_dcmpge>
 800874a:	9c08      	ldr	r4, [sp, #32]
 800874c:	4626      	mov	r6, r4
 800874e:	2800      	cmp	r0, #0
 8008750:	f040 8248 	bne.w	8008be4 <_dtoa_r+0x95c>
 8008754:	2331      	movs	r3, #49	; 0x31
 8008756:	9f03      	ldr	r7, [sp, #12]
 8008758:	f10a 0a01 	add.w	sl, sl, #1
 800875c:	f807 3b01 	strb.w	r3, [r7], #1
 8008760:	e244      	b.n	8008bec <_dtoa_r+0x964>
 8008762:	07e2      	lsls	r2, r4, #31
 8008764:	d505      	bpl.n	8008772 <_dtoa_r+0x4ea>
 8008766:	e9d6 2300 	ldrd	r2, r3, [r6]
 800876a:	f7f7 ff25 	bl	80005b8 <__aeabi_dmul>
 800876e:	2301      	movs	r3, #1
 8008770:	3701      	adds	r7, #1
 8008772:	1064      	asrs	r4, r4, #1
 8008774:	3608      	adds	r6, #8
 8008776:	e76d      	b.n	8008654 <_dtoa_r+0x3cc>
 8008778:	2702      	movs	r7, #2
 800877a:	e770      	b.n	800865e <_dtoa_r+0x3d6>
 800877c:	46d0      	mov	r8, sl
 800877e:	9c08      	ldr	r4, [sp, #32]
 8008780:	e78f      	b.n	80086a2 <_dtoa_r+0x41a>
 8008782:	9903      	ldr	r1, [sp, #12]
 8008784:	4b29      	ldr	r3, [pc, #164]	; (800882c <_dtoa_r+0x5a4>)
 8008786:	4421      	add	r1, r4
 8008788:	9112      	str	r1, [sp, #72]	; 0x48
 800878a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800878c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008790:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008794:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008798:	2900      	cmp	r1, #0
 800879a:	d055      	beq.n	8008848 <_dtoa_r+0x5c0>
 800879c:	2000      	movs	r0, #0
 800879e:	4929      	ldr	r1, [pc, #164]	; (8008844 <_dtoa_r+0x5bc>)
 80087a0:	f7f8 f834 	bl	800080c <__aeabi_ddiv>
 80087a4:	463b      	mov	r3, r7
 80087a6:	4632      	mov	r2, r6
 80087a8:	f7f7 fd4e 	bl	8000248 <__aeabi_dsub>
 80087ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80087b0:	9f03      	ldr	r7, [sp, #12]
 80087b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087b6:	f7f8 f9af 	bl	8000b18 <__aeabi_d2iz>
 80087ba:	4604      	mov	r4, r0
 80087bc:	f7f7 fe92 	bl	80004e4 <__aeabi_i2d>
 80087c0:	4602      	mov	r2, r0
 80087c2:	460b      	mov	r3, r1
 80087c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087c8:	f7f7 fd3e 	bl	8000248 <__aeabi_dsub>
 80087cc:	4602      	mov	r2, r0
 80087ce:	460b      	mov	r3, r1
 80087d0:	3430      	adds	r4, #48	; 0x30
 80087d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80087d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80087da:	f807 4b01 	strb.w	r4, [r7], #1
 80087de:	f7f8 f95d 	bl	8000a9c <__aeabi_dcmplt>
 80087e2:	2800      	cmp	r0, #0
 80087e4:	d174      	bne.n	80088d0 <_dtoa_r+0x648>
 80087e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087ea:	2000      	movs	r0, #0
 80087ec:	4911      	ldr	r1, [pc, #68]	; (8008834 <_dtoa_r+0x5ac>)
 80087ee:	f7f7 fd2b 	bl	8000248 <__aeabi_dsub>
 80087f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80087f6:	f7f8 f951 	bl	8000a9c <__aeabi_dcmplt>
 80087fa:	2800      	cmp	r0, #0
 80087fc:	f040 80b7 	bne.w	800896e <_dtoa_r+0x6e6>
 8008800:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008802:	429f      	cmp	r7, r3
 8008804:	f43f af7a 	beq.w	80086fc <_dtoa_r+0x474>
 8008808:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800880c:	2200      	movs	r2, #0
 800880e:	4b0a      	ldr	r3, [pc, #40]	; (8008838 <_dtoa_r+0x5b0>)
 8008810:	f7f7 fed2 	bl	80005b8 <__aeabi_dmul>
 8008814:	2200      	movs	r2, #0
 8008816:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800881a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800881e:	4b06      	ldr	r3, [pc, #24]	; (8008838 <_dtoa_r+0x5b0>)
 8008820:	f7f7 feca 	bl	80005b8 <__aeabi_dmul>
 8008824:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008828:	e7c3      	b.n	80087b2 <_dtoa_r+0x52a>
 800882a:	bf00      	nop
 800882c:	0800a940 	.word	0x0800a940
 8008830:	0800a918 	.word	0x0800a918
 8008834:	3ff00000 	.word	0x3ff00000
 8008838:	40240000 	.word	0x40240000
 800883c:	401c0000 	.word	0x401c0000
 8008840:	40140000 	.word	0x40140000
 8008844:	3fe00000 	.word	0x3fe00000
 8008848:	4630      	mov	r0, r6
 800884a:	4639      	mov	r1, r7
 800884c:	f7f7 feb4 	bl	80005b8 <__aeabi_dmul>
 8008850:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008852:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008856:	9c03      	ldr	r4, [sp, #12]
 8008858:	9314      	str	r3, [sp, #80]	; 0x50
 800885a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800885e:	f7f8 f95b 	bl	8000b18 <__aeabi_d2iz>
 8008862:	9015      	str	r0, [sp, #84]	; 0x54
 8008864:	f7f7 fe3e 	bl	80004e4 <__aeabi_i2d>
 8008868:	4602      	mov	r2, r0
 800886a:	460b      	mov	r3, r1
 800886c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008870:	f7f7 fcea 	bl	8000248 <__aeabi_dsub>
 8008874:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008876:	4606      	mov	r6, r0
 8008878:	3330      	adds	r3, #48	; 0x30
 800887a:	f804 3b01 	strb.w	r3, [r4], #1
 800887e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008880:	460f      	mov	r7, r1
 8008882:	429c      	cmp	r4, r3
 8008884:	f04f 0200 	mov.w	r2, #0
 8008888:	d124      	bne.n	80088d4 <_dtoa_r+0x64c>
 800888a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800888e:	4bb0      	ldr	r3, [pc, #704]	; (8008b50 <_dtoa_r+0x8c8>)
 8008890:	f7f7 fcdc 	bl	800024c <__adddf3>
 8008894:	4602      	mov	r2, r0
 8008896:	460b      	mov	r3, r1
 8008898:	4630      	mov	r0, r6
 800889a:	4639      	mov	r1, r7
 800889c:	f7f8 f91c 	bl	8000ad8 <__aeabi_dcmpgt>
 80088a0:	2800      	cmp	r0, #0
 80088a2:	d163      	bne.n	800896c <_dtoa_r+0x6e4>
 80088a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80088a8:	2000      	movs	r0, #0
 80088aa:	49a9      	ldr	r1, [pc, #676]	; (8008b50 <_dtoa_r+0x8c8>)
 80088ac:	f7f7 fccc 	bl	8000248 <__aeabi_dsub>
 80088b0:	4602      	mov	r2, r0
 80088b2:	460b      	mov	r3, r1
 80088b4:	4630      	mov	r0, r6
 80088b6:	4639      	mov	r1, r7
 80088b8:	f7f8 f8f0 	bl	8000a9c <__aeabi_dcmplt>
 80088bc:	2800      	cmp	r0, #0
 80088be:	f43f af1d 	beq.w	80086fc <_dtoa_r+0x474>
 80088c2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80088c4:	1e7b      	subs	r3, r7, #1
 80088c6:	9314      	str	r3, [sp, #80]	; 0x50
 80088c8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80088cc:	2b30      	cmp	r3, #48	; 0x30
 80088ce:	d0f8      	beq.n	80088c2 <_dtoa_r+0x63a>
 80088d0:	46c2      	mov	sl, r8
 80088d2:	e03b      	b.n	800894c <_dtoa_r+0x6c4>
 80088d4:	4b9f      	ldr	r3, [pc, #636]	; (8008b54 <_dtoa_r+0x8cc>)
 80088d6:	f7f7 fe6f 	bl	80005b8 <__aeabi_dmul>
 80088da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088de:	e7bc      	b.n	800885a <_dtoa_r+0x5d2>
 80088e0:	9f03      	ldr	r7, [sp, #12]
 80088e2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80088e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80088ea:	4640      	mov	r0, r8
 80088ec:	4649      	mov	r1, r9
 80088ee:	f7f7 ff8d 	bl	800080c <__aeabi_ddiv>
 80088f2:	f7f8 f911 	bl	8000b18 <__aeabi_d2iz>
 80088f6:	4604      	mov	r4, r0
 80088f8:	f7f7 fdf4 	bl	80004e4 <__aeabi_i2d>
 80088fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008900:	f7f7 fe5a 	bl	80005b8 <__aeabi_dmul>
 8008904:	4602      	mov	r2, r0
 8008906:	460b      	mov	r3, r1
 8008908:	4640      	mov	r0, r8
 800890a:	4649      	mov	r1, r9
 800890c:	f7f7 fc9c 	bl	8000248 <__aeabi_dsub>
 8008910:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008914:	f807 6b01 	strb.w	r6, [r7], #1
 8008918:	9e03      	ldr	r6, [sp, #12]
 800891a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800891e:	1bbe      	subs	r6, r7, r6
 8008920:	45b4      	cmp	ip, r6
 8008922:	4602      	mov	r2, r0
 8008924:	460b      	mov	r3, r1
 8008926:	d136      	bne.n	8008996 <_dtoa_r+0x70e>
 8008928:	f7f7 fc90 	bl	800024c <__adddf3>
 800892c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008930:	4680      	mov	r8, r0
 8008932:	4689      	mov	r9, r1
 8008934:	f7f8 f8d0 	bl	8000ad8 <__aeabi_dcmpgt>
 8008938:	bb58      	cbnz	r0, 8008992 <_dtoa_r+0x70a>
 800893a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800893e:	4640      	mov	r0, r8
 8008940:	4649      	mov	r1, r9
 8008942:	f7f8 f8a1 	bl	8000a88 <__aeabi_dcmpeq>
 8008946:	b108      	cbz	r0, 800894c <_dtoa_r+0x6c4>
 8008948:	07e1      	lsls	r1, r4, #31
 800894a:	d422      	bmi.n	8008992 <_dtoa_r+0x70a>
 800894c:	4628      	mov	r0, r5
 800894e:	4659      	mov	r1, fp
 8008950:	f000 fb1a 	bl	8008f88 <_Bfree>
 8008954:	2300      	movs	r3, #0
 8008956:	703b      	strb	r3, [r7, #0]
 8008958:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800895a:	f10a 0001 	add.w	r0, sl, #1
 800895e:	6018      	str	r0, [r3, #0]
 8008960:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008962:	2b00      	cmp	r3, #0
 8008964:	f43f acde 	beq.w	8008324 <_dtoa_r+0x9c>
 8008968:	601f      	str	r7, [r3, #0]
 800896a:	e4db      	b.n	8008324 <_dtoa_r+0x9c>
 800896c:	4627      	mov	r7, r4
 800896e:	463b      	mov	r3, r7
 8008970:	461f      	mov	r7, r3
 8008972:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008976:	2a39      	cmp	r2, #57	; 0x39
 8008978:	d107      	bne.n	800898a <_dtoa_r+0x702>
 800897a:	9a03      	ldr	r2, [sp, #12]
 800897c:	429a      	cmp	r2, r3
 800897e:	d1f7      	bne.n	8008970 <_dtoa_r+0x6e8>
 8008980:	2230      	movs	r2, #48	; 0x30
 8008982:	9903      	ldr	r1, [sp, #12]
 8008984:	f108 0801 	add.w	r8, r8, #1
 8008988:	700a      	strb	r2, [r1, #0]
 800898a:	781a      	ldrb	r2, [r3, #0]
 800898c:	3201      	adds	r2, #1
 800898e:	701a      	strb	r2, [r3, #0]
 8008990:	e79e      	b.n	80088d0 <_dtoa_r+0x648>
 8008992:	46d0      	mov	r8, sl
 8008994:	e7eb      	b.n	800896e <_dtoa_r+0x6e6>
 8008996:	2200      	movs	r2, #0
 8008998:	4b6e      	ldr	r3, [pc, #440]	; (8008b54 <_dtoa_r+0x8cc>)
 800899a:	f7f7 fe0d 	bl	80005b8 <__aeabi_dmul>
 800899e:	2200      	movs	r2, #0
 80089a0:	2300      	movs	r3, #0
 80089a2:	4680      	mov	r8, r0
 80089a4:	4689      	mov	r9, r1
 80089a6:	f7f8 f86f 	bl	8000a88 <__aeabi_dcmpeq>
 80089aa:	2800      	cmp	r0, #0
 80089ac:	d09b      	beq.n	80088e6 <_dtoa_r+0x65e>
 80089ae:	e7cd      	b.n	800894c <_dtoa_r+0x6c4>
 80089b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80089b2:	2a00      	cmp	r2, #0
 80089b4:	f000 80d0 	beq.w	8008b58 <_dtoa_r+0x8d0>
 80089b8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80089ba:	2a01      	cmp	r2, #1
 80089bc:	f300 80ae 	bgt.w	8008b1c <_dtoa_r+0x894>
 80089c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80089c2:	2a00      	cmp	r2, #0
 80089c4:	f000 80a6 	beq.w	8008b14 <_dtoa_r+0x88c>
 80089c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80089cc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80089ce:	9f06      	ldr	r7, [sp, #24]
 80089d0:	9a06      	ldr	r2, [sp, #24]
 80089d2:	2101      	movs	r1, #1
 80089d4:	441a      	add	r2, r3
 80089d6:	9206      	str	r2, [sp, #24]
 80089d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089da:	4628      	mov	r0, r5
 80089dc:	441a      	add	r2, r3
 80089de:	9209      	str	r2, [sp, #36]	; 0x24
 80089e0:	f000 fb88 	bl	80090f4 <__i2b>
 80089e4:	4606      	mov	r6, r0
 80089e6:	2f00      	cmp	r7, #0
 80089e8:	dd0c      	ble.n	8008a04 <_dtoa_r+0x77c>
 80089ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	dd09      	ble.n	8008a04 <_dtoa_r+0x77c>
 80089f0:	42bb      	cmp	r3, r7
 80089f2:	bfa8      	it	ge
 80089f4:	463b      	movge	r3, r7
 80089f6:	9a06      	ldr	r2, [sp, #24]
 80089f8:	1aff      	subs	r7, r7, r3
 80089fa:	1ad2      	subs	r2, r2, r3
 80089fc:	9206      	str	r2, [sp, #24]
 80089fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a00:	1ad3      	subs	r3, r2, r3
 8008a02:	9309      	str	r3, [sp, #36]	; 0x24
 8008a04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a06:	b1f3      	cbz	r3, 8008a46 <_dtoa_r+0x7be>
 8008a08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	f000 80a8 	beq.w	8008b60 <_dtoa_r+0x8d8>
 8008a10:	2c00      	cmp	r4, #0
 8008a12:	dd10      	ble.n	8008a36 <_dtoa_r+0x7ae>
 8008a14:	4631      	mov	r1, r6
 8008a16:	4622      	mov	r2, r4
 8008a18:	4628      	mov	r0, r5
 8008a1a:	f000 fc29 	bl	8009270 <__pow5mult>
 8008a1e:	465a      	mov	r2, fp
 8008a20:	4601      	mov	r1, r0
 8008a22:	4606      	mov	r6, r0
 8008a24:	4628      	mov	r0, r5
 8008a26:	f000 fb7b 	bl	8009120 <__multiply>
 8008a2a:	4680      	mov	r8, r0
 8008a2c:	4659      	mov	r1, fp
 8008a2e:	4628      	mov	r0, r5
 8008a30:	f000 faaa 	bl	8008f88 <_Bfree>
 8008a34:	46c3      	mov	fp, r8
 8008a36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a38:	1b1a      	subs	r2, r3, r4
 8008a3a:	d004      	beq.n	8008a46 <_dtoa_r+0x7be>
 8008a3c:	4659      	mov	r1, fp
 8008a3e:	4628      	mov	r0, r5
 8008a40:	f000 fc16 	bl	8009270 <__pow5mult>
 8008a44:	4683      	mov	fp, r0
 8008a46:	2101      	movs	r1, #1
 8008a48:	4628      	mov	r0, r5
 8008a4a:	f000 fb53 	bl	80090f4 <__i2b>
 8008a4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a50:	4604      	mov	r4, r0
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	f340 8086 	ble.w	8008b64 <_dtoa_r+0x8dc>
 8008a58:	461a      	mov	r2, r3
 8008a5a:	4601      	mov	r1, r0
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	f000 fc07 	bl	8009270 <__pow5mult>
 8008a62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a64:	4604      	mov	r4, r0
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	dd7f      	ble.n	8008b6a <_dtoa_r+0x8e2>
 8008a6a:	f04f 0800 	mov.w	r8, #0
 8008a6e:	6923      	ldr	r3, [r4, #16]
 8008a70:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008a74:	6918      	ldr	r0, [r3, #16]
 8008a76:	f000 faef 	bl	8009058 <__hi0bits>
 8008a7a:	f1c0 0020 	rsb	r0, r0, #32
 8008a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a80:	4418      	add	r0, r3
 8008a82:	f010 001f 	ands.w	r0, r0, #31
 8008a86:	f000 8092 	beq.w	8008bae <_dtoa_r+0x926>
 8008a8a:	f1c0 0320 	rsb	r3, r0, #32
 8008a8e:	2b04      	cmp	r3, #4
 8008a90:	f340 808a 	ble.w	8008ba8 <_dtoa_r+0x920>
 8008a94:	f1c0 001c 	rsb	r0, r0, #28
 8008a98:	9b06      	ldr	r3, [sp, #24]
 8008a9a:	4407      	add	r7, r0
 8008a9c:	4403      	add	r3, r0
 8008a9e:	9306      	str	r3, [sp, #24]
 8008aa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008aa2:	4403      	add	r3, r0
 8008aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8008aa6:	9b06      	ldr	r3, [sp, #24]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	dd05      	ble.n	8008ab8 <_dtoa_r+0x830>
 8008aac:	4659      	mov	r1, fp
 8008aae:	461a      	mov	r2, r3
 8008ab0:	4628      	mov	r0, r5
 8008ab2:	f000 fc37 	bl	8009324 <__lshift>
 8008ab6:	4683      	mov	fp, r0
 8008ab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	dd05      	ble.n	8008aca <_dtoa_r+0x842>
 8008abe:	4621      	mov	r1, r4
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	4628      	mov	r0, r5
 8008ac4:	f000 fc2e 	bl	8009324 <__lshift>
 8008ac8:	4604      	mov	r4, r0
 8008aca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d070      	beq.n	8008bb2 <_dtoa_r+0x92a>
 8008ad0:	4621      	mov	r1, r4
 8008ad2:	4658      	mov	r0, fp
 8008ad4:	f000 fc96 	bl	8009404 <__mcmp>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	da6a      	bge.n	8008bb2 <_dtoa_r+0x92a>
 8008adc:	2300      	movs	r3, #0
 8008ade:	4659      	mov	r1, fp
 8008ae0:	220a      	movs	r2, #10
 8008ae2:	4628      	mov	r0, r5
 8008ae4:	f000 fa72 	bl	8008fcc <__multadd>
 8008ae8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008aea:	4683      	mov	fp, r0
 8008aec:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	f000 8194 	beq.w	8008e1e <_dtoa_r+0xb96>
 8008af6:	4631      	mov	r1, r6
 8008af8:	2300      	movs	r3, #0
 8008afa:	220a      	movs	r2, #10
 8008afc:	4628      	mov	r0, r5
 8008afe:	f000 fa65 	bl	8008fcc <__multadd>
 8008b02:	f1b9 0f00 	cmp.w	r9, #0
 8008b06:	4606      	mov	r6, r0
 8008b08:	f300 8093 	bgt.w	8008c32 <_dtoa_r+0x9aa>
 8008b0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b0e:	2b02      	cmp	r3, #2
 8008b10:	dc57      	bgt.n	8008bc2 <_dtoa_r+0x93a>
 8008b12:	e08e      	b.n	8008c32 <_dtoa_r+0x9aa>
 8008b14:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008b16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008b1a:	e757      	b.n	80089cc <_dtoa_r+0x744>
 8008b1c:	9b08      	ldr	r3, [sp, #32]
 8008b1e:	1e5c      	subs	r4, r3, #1
 8008b20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b22:	42a3      	cmp	r3, r4
 8008b24:	bfb7      	itett	lt
 8008b26:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008b28:	1b1c      	subge	r4, r3, r4
 8008b2a:	1ae2      	sublt	r2, r4, r3
 8008b2c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008b2e:	bfbe      	ittt	lt
 8008b30:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008b32:	189b      	addlt	r3, r3, r2
 8008b34:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008b36:	9b08      	ldr	r3, [sp, #32]
 8008b38:	bfb8      	it	lt
 8008b3a:	2400      	movlt	r4, #0
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	bfbb      	ittet	lt
 8008b40:	9b06      	ldrlt	r3, [sp, #24]
 8008b42:	9a08      	ldrlt	r2, [sp, #32]
 8008b44:	9f06      	ldrge	r7, [sp, #24]
 8008b46:	1a9f      	sublt	r7, r3, r2
 8008b48:	bfac      	ite	ge
 8008b4a:	9b08      	ldrge	r3, [sp, #32]
 8008b4c:	2300      	movlt	r3, #0
 8008b4e:	e73f      	b.n	80089d0 <_dtoa_r+0x748>
 8008b50:	3fe00000 	.word	0x3fe00000
 8008b54:	40240000 	.word	0x40240000
 8008b58:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008b5a:	9f06      	ldr	r7, [sp, #24]
 8008b5c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008b5e:	e742      	b.n	80089e6 <_dtoa_r+0x75e>
 8008b60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b62:	e76b      	b.n	8008a3c <_dtoa_r+0x7b4>
 8008b64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b66:	2b01      	cmp	r3, #1
 8008b68:	dc19      	bgt.n	8008b9e <_dtoa_r+0x916>
 8008b6a:	9b04      	ldr	r3, [sp, #16]
 8008b6c:	b9bb      	cbnz	r3, 8008b9e <_dtoa_r+0x916>
 8008b6e:	9b05      	ldr	r3, [sp, #20]
 8008b70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b74:	b99b      	cbnz	r3, 8008b9e <_dtoa_r+0x916>
 8008b76:	9b05      	ldr	r3, [sp, #20]
 8008b78:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b7c:	0d1b      	lsrs	r3, r3, #20
 8008b7e:	051b      	lsls	r3, r3, #20
 8008b80:	b183      	cbz	r3, 8008ba4 <_dtoa_r+0x91c>
 8008b82:	f04f 0801 	mov.w	r8, #1
 8008b86:	9b06      	ldr	r3, [sp, #24]
 8008b88:	3301      	adds	r3, #1
 8008b8a:	9306      	str	r3, [sp, #24]
 8008b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b8e:	3301      	adds	r3, #1
 8008b90:	9309      	str	r3, [sp, #36]	; 0x24
 8008b92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	f47f af6a 	bne.w	8008a6e <_dtoa_r+0x7e6>
 8008b9a:	2001      	movs	r0, #1
 8008b9c:	e76f      	b.n	8008a7e <_dtoa_r+0x7f6>
 8008b9e:	f04f 0800 	mov.w	r8, #0
 8008ba2:	e7f6      	b.n	8008b92 <_dtoa_r+0x90a>
 8008ba4:	4698      	mov	r8, r3
 8008ba6:	e7f4      	b.n	8008b92 <_dtoa_r+0x90a>
 8008ba8:	f43f af7d 	beq.w	8008aa6 <_dtoa_r+0x81e>
 8008bac:	4618      	mov	r0, r3
 8008bae:	301c      	adds	r0, #28
 8008bb0:	e772      	b.n	8008a98 <_dtoa_r+0x810>
 8008bb2:	9b08      	ldr	r3, [sp, #32]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	dc36      	bgt.n	8008c26 <_dtoa_r+0x99e>
 8008bb8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	dd33      	ble.n	8008c26 <_dtoa_r+0x99e>
 8008bbe:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008bc2:	f1b9 0f00 	cmp.w	r9, #0
 8008bc6:	d10d      	bne.n	8008be4 <_dtoa_r+0x95c>
 8008bc8:	4621      	mov	r1, r4
 8008bca:	464b      	mov	r3, r9
 8008bcc:	2205      	movs	r2, #5
 8008bce:	4628      	mov	r0, r5
 8008bd0:	f000 f9fc 	bl	8008fcc <__multadd>
 8008bd4:	4601      	mov	r1, r0
 8008bd6:	4604      	mov	r4, r0
 8008bd8:	4658      	mov	r0, fp
 8008bda:	f000 fc13 	bl	8009404 <__mcmp>
 8008bde:	2800      	cmp	r0, #0
 8008be0:	f73f adb8 	bgt.w	8008754 <_dtoa_r+0x4cc>
 8008be4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008be6:	9f03      	ldr	r7, [sp, #12]
 8008be8:	ea6f 0a03 	mvn.w	sl, r3
 8008bec:	f04f 0800 	mov.w	r8, #0
 8008bf0:	4621      	mov	r1, r4
 8008bf2:	4628      	mov	r0, r5
 8008bf4:	f000 f9c8 	bl	8008f88 <_Bfree>
 8008bf8:	2e00      	cmp	r6, #0
 8008bfa:	f43f aea7 	beq.w	800894c <_dtoa_r+0x6c4>
 8008bfe:	f1b8 0f00 	cmp.w	r8, #0
 8008c02:	d005      	beq.n	8008c10 <_dtoa_r+0x988>
 8008c04:	45b0      	cmp	r8, r6
 8008c06:	d003      	beq.n	8008c10 <_dtoa_r+0x988>
 8008c08:	4641      	mov	r1, r8
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	f000 f9bc 	bl	8008f88 <_Bfree>
 8008c10:	4631      	mov	r1, r6
 8008c12:	4628      	mov	r0, r5
 8008c14:	f000 f9b8 	bl	8008f88 <_Bfree>
 8008c18:	e698      	b.n	800894c <_dtoa_r+0x6c4>
 8008c1a:	2400      	movs	r4, #0
 8008c1c:	4626      	mov	r6, r4
 8008c1e:	e7e1      	b.n	8008be4 <_dtoa_r+0x95c>
 8008c20:	46c2      	mov	sl, r8
 8008c22:	4626      	mov	r6, r4
 8008c24:	e596      	b.n	8008754 <_dtoa_r+0x4cc>
 8008c26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	f000 80fd 	beq.w	8008e2c <_dtoa_r+0xba4>
 8008c32:	2f00      	cmp	r7, #0
 8008c34:	dd05      	ble.n	8008c42 <_dtoa_r+0x9ba>
 8008c36:	4631      	mov	r1, r6
 8008c38:	463a      	mov	r2, r7
 8008c3a:	4628      	mov	r0, r5
 8008c3c:	f000 fb72 	bl	8009324 <__lshift>
 8008c40:	4606      	mov	r6, r0
 8008c42:	f1b8 0f00 	cmp.w	r8, #0
 8008c46:	d05c      	beq.n	8008d02 <_dtoa_r+0xa7a>
 8008c48:	4628      	mov	r0, r5
 8008c4a:	6871      	ldr	r1, [r6, #4]
 8008c4c:	f000 f95c 	bl	8008f08 <_Balloc>
 8008c50:	4607      	mov	r7, r0
 8008c52:	b928      	cbnz	r0, 8008c60 <_dtoa_r+0x9d8>
 8008c54:	4602      	mov	r2, r0
 8008c56:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008c5a:	4b7f      	ldr	r3, [pc, #508]	; (8008e58 <_dtoa_r+0xbd0>)
 8008c5c:	f7ff bb28 	b.w	80082b0 <_dtoa_r+0x28>
 8008c60:	6932      	ldr	r2, [r6, #16]
 8008c62:	f106 010c 	add.w	r1, r6, #12
 8008c66:	3202      	adds	r2, #2
 8008c68:	0092      	lsls	r2, r2, #2
 8008c6a:	300c      	adds	r0, #12
 8008c6c:	f7fe fc84 	bl	8007578 <memcpy>
 8008c70:	2201      	movs	r2, #1
 8008c72:	4639      	mov	r1, r7
 8008c74:	4628      	mov	r0, r5
 8008c76:	f000 fb55 	bl	8009324 <__lshift>
 8008c7a:	46b0      	mov	r8, r6
 8008c7c:	4606      	mov	r6, r0
 8008c7e:	9b03      	ldr	r3, [sp, #12]
 8008c80:	3301      	adds	r3, #1
 8008c82:	9308      	str	r3, [sp, #32]
 8008c84:	9b03      	ldr	r3, [sp, #12]
 8008c86:	444b      	add	r3, r9
 8008c88:	930a      	str	r3, [sp, #40]	; 0x28
 8008c8a:	9b04      	ldr	r3, [sp, #16]
 8008c8c:	f003 0301 	and.w	r3, r3, #1
 8008c90:	9309      	str	r3, [sp, #36]	; 0x24
 8008c92:	9b08      	ldr	r3, [sp, #32]
 8008c94:	4621      	mov	r1, r4
 8008c96:	3b01      	subs	r3, #1
 8008c98:	4658      	mov	r0, fp
 8008c9a:	9304      	str	r3, [sp, #16]
 8008c9c:	f7ff fa68 	bl	8008170 <quorem>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	4641      	mov	r1, r8
 8008ca4:	3330      	adds	r3, #48	; 0x30
 8008ca6:	9006      	str	r0, [sp, #24]
 8008ca8:	4658      	mov	r0, fp
 8008caa:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cac:	f000 fbaa 	bl	8009404 <__mcmp>
 8008cb0:	4632      	mov	r2, r6
 8008cb2:	4681      	mov	r9, r0
 8008cb4:	4621      	mov	r1, r4
 8008cb6:	4628      	mov	r0, r5
 8008cb8:	f000 fbc0 	bl	800943c <__mdiff>
 8008cbc:	68c2      	ldr	r2, [r0, #12]
 8008cbe:	4607      	mov	r7, r0
 8008cc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cc2:	bb02      	cbnz	r2, 8008d06 <_dtoa_r+0xa7e>
 8008cc4:	4601      	mov	r1, r0
 8008cc6:	4658      	mov	r0, fp
 8008cc8:	f000 fb9c 	bl	8009404 <__mcmp>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cd0:	4639      	mov	r1, r7
 8008cd2:	4628      	mov	r0, r5
 8008cd4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008cd8:	f000 f956 	bl	8008f88 <_Bfree>
 8008cdc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ce0:	9f08      	ldr	r7, [sp, #32]
 8008ce2:	ea43 0102 	orr.w	r1, r3, r2
 8008ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ce8:	430b      	orrs	r3, r1
 8008cea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cec:	d10d      	bne.n	8008d0a <_dtoa_r+0xa82>
 8008cee:	2b39      	cmp	r3, #57	; 0x39
 8008cf0:	d029      	beq.n	8008d46 <_dtoa_r+0xabe>
 8008cf2:	f1b9 0f00 	cmp.w	r9, #0
 8008cf6:	dd01      	ble.n	8008cfc <_dtoa_r+0xa74>
 8008cf8:	9b06      	ldr	r3, [sp, #24]
 8008cfa:	3331      	adds	r3, #49	; 0x31
 8008cfc:	9a04      	ldr	r2, [sp, #16]
 8008cfe:	7013      	strb	r3, [r2, #0]
 8008d00:	e776      	b.n	8008bf0 <_dtoa_r+0x968>
 8008d02:	4630      	mov	r0, r6
 8008d04:	e7b9      	b.n	8008c7a <_dtoa_r+0x9f2>
 8008d06:	2201      	movs	r2, #1
 8008d08:	e7e2      	b.n	8008cd0 <_dtoa_r+0xa48>
 8008d0a:	f1b9 0f00 	cmp.w	r9, #0
 8008d0e:	db06      	blt.n	8008d1e <_dtoa_r+0xa96>
 8008d10:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008d12:	ea41 0909 	orr.w	r9, r1, r9
 8008d16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d18:	ea59 0101 	orrs.w	r1, r9, r1
 8008d1c:	d120      	bne.n	8008d60 <_dtoa_r+0xad8>
 8008d1e:	2a00      	cmp	r2, #0
 8008d20:	ddec      	ble.n	8008cfc <_dtoa_r+0xa74>
 8008d22:	4659      	mov	r1, fp
 8008d24:	2201      	movs	r2, #1
 8008d26:	4628      	mov	r0, r5
 8008d28:	9308      	str	r3, [sp, #32]
 8008d2a:	f000 fafb 	bl	8009324 <__lshift>
 8008d2e:	4621      	mov	r1, r4
 8008d30:	4683      	mov	fp, r0
 8008d32:	f000 fb67 	bl	8009404 <__mcmp>
 8008d36:	2800      	cmp	r0, #0
 8008d38:	9b08      	ldr	r3, [sp, #32]
 8008d3a:	dc02      	bgt.n	8008d42 <_dtoa_r+0xaba>
 8008d3c:	d1de      	bne.n	8008cfc <_dtoa_r+0xa74>
 8008d3e:	07da      	lsls	r2, r3, #31
 8008d40:	d5dc      	bpl.n	8008cfc <_dtoa_r+0xa74>
 8008d42:	2b39      	cmp	r3, #57	; 0x39
 8008d44:	d1d8      	bne.n	8008cf8 <_dtoa_r+0xa70>
 8008d46:	2339      	movs	r3, #57	; 0x39
 8008d48:	9a04      	ldr	r2, [sp, #16]
 8008d4a:	7013      	strb	r3, [r2, #0]
 8008d4c:	463b      	mov	r3, r7
 8008d4e:	461f      	mov	r7, r3
 8008d50:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008d54:	3b01      	subs	r3, #1
 8008d56:	2a39      	cmp	r2, #57	; 0x39
 8008d58:	d050      	beq.n	8008dfc <_dtoa_r+0xb74>
 8008d5a:	3201      	adds	r2, #1
 8008d5c:	701a      	strb	r2, [r3, #0]
 8008d5e:	e747      	b.n	8008bf0 <_dtoa_r+0x968>
 8008d60:	2a00      	cmp	r2, #0
 8008d62:	dd03      	ble.n	8008d6c <_dtoa_r+0xae4>
 8008d64:	2b39      	cmp	r3, #57	; 0x39
 8008d66:	d0ee      	beq.n	8008d46 <_dtoa_r+0xabe>
 8008d68:	3301      	adds	r3, #1
 8008d6a:	e7c7      	b.n	8008cfc <_dtoa_r+0xa74>
 8008d6c:	9a08      	ldr	r2, [sp, #32]
 8008d6e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008d70:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008d74:	428a      	cmp	r2, r1
 8008d76:	d02a      	beq.n	8008dce <_dtoa_r+0xb46>
 8008d78:	4659      	mov	r1, fp
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	220a      	movs	r2, #10
 8008d7e:	4628      	mov	r0, r5
 8008d80:	f000 f924 	bl	8008fcc <__multadd>
 8008d84:	45b0      	cmp	r8, r6
 8008d86:	4683      	mov	fp, r0
 8008d88:	f04f 0300 	mov.w	r3, #0
 8008d8c:	f04f 020a 	mov.w	r2, #10
 8008d90:	4641      	mov	r1, r8
 8008d92:	4628      	mov	r0, r5
 8008d94:	d107      	bne.n	8008da6 <_dtoa_r+0xb1e>
 8008d96:	f000 f919 	bl	8008fcc <__multadd>
 8008d9a:	4680      	mov	r8, r0
 8008d9c:	4606      	mov	r6, r0
 8008d9e:	9b08      	ldr	r3, [sp, #32]
 8008da0:	3301      	adds	r3, #1
 8008da2:	9308      	str	r3, [sp, #32]
 8008da4:	e775      	b.n	8008c92 <_dtoa_r+0xa0a>
 8008da6:	f000 f911 	bl	8008fcc <__multadd>
 8008daa:	4631      	mov	r1, r6
 8008dac:	4680      	mov	r8, r0
 8008dae:	2300      	movs	r3, #0
 8008db0:	220a      	movs	r2, #10
 8008db2:	4628      	mov	r0, r5
 8008db4:	f000 f90a 	bl	8008fcc <__multadd>
 8008db8:	4606      	mov	r6, r0
 8008dba:	e7f0      	b.n	8008d9e <_dtoa_r+0xb16>
 8008dbc:	f1b9 0f00 	cmp.w	r9, #0
 8008dc0:	bfcc      	ite	gt
 8008dc2:	464f      	movgt	r7, r9
 8008dc4:	2701      	movle	r7, #1
 8008dc6:	f04f 0800 	mov.w	r8, #0
 8008dca:	9a03      	ldr	r2, [sp, #12]
 8008dcc:	4417      	add	r7, r2
 8008dce:	4659      	mov	r1, fp
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	4628      	mov	r0, r5
 8008dd4:	9308      	str	r3, [sp, #32]
 8008dd6:	f000 faa5 	bl	8009324 <__lshift>
 8008dda:	4621      	mov	r1, r4
 8008ddc:	4683      	mov	fp, r0
 8008dde:	f000 fb11 	bl	8009404 <__mcmp>
 8008de2:	2800      	cmp	r0, #0
 8008de4:	dcb2      	bgt.n	8008d4c <_dtoa_r+0xac4>
 8008de6:	d102      	bne.n	8008dee <_dtoa_r+0xb66>
 8008de8:	9b08      	ldr	r3, [sp, #32]
 8008dea:	07db      	lsls	r3, r3, #31
 8008dec:	d4ae      	bmi.n	8008d4c <_dtoa_r+0xac4>
 8008dee:	463b      	mov	r3, r7
 8008df0:	461f      	mov	r7, r3
 8008df2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008df6:	2a30      	cmp	r2, #48	; 0x30
 8008df8:	d0fa      	beq.n	8008df0 <_dtoa_r+0xb68>
 8008dfa:	e6f9      	b.n	8008bf0 <_dtoa_r+0x968>
 8008dfc:	9a03      	ldr	r2, [sp, #12]
 8008dfe:	429a      	cmp	r2, r3
 8008e00:	d1a5      	bne.n	8008d4e <_dtoa_r+0xac6>
 8008e02:	2331      	movs	r3, #49	; 0x31
 8008e04:	f10a 0a01 	add.w	sl, sl, #1
 8008e08:	e779      	b.n	8008cfe <_dtoa_r+0xa76>
 8008e0a:	4b14      	ldr	r3, [pc, #80]	; (8008e5c <_dtoa_r+0xbd4>)
 8008e0c:	f7ff baa8 	b.w	8008360 <_dtoa_r+0xd8>
 8008e10:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	f47f aa81 	bne.w	800831a <_dtoa_r+0x92>
 8008e18:	4b11      	ldr	r3, [pc, #68]	; (8008e60 <_dtoa_r+0xbd8>)
 8008e1a:	f7ff baa1 	b.w	8008360 <_dtoa_r+0xd8>
 8008e1e:	f1b9 0f00 	cmp.w	r9, #0
 8008e22:	dc03      	bgt.n	8008e2c <_dtoa_r+0xba4>
 8008e24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e26:	2b02      	cmp	r3, #2
 8008e28:	f73f aecb 	bgt.w	8008bc2 <_dtoa_r+0x93a>
 8008e2c:	9f03      	ldr	r7, [sp, #12]
 8008e2e:	4621      	mov	r1, r4
 8008e30:	4658      	mov	r0, fp
 8008e32:	f7ff f99d 	bl	8008170 <quorem>
 8008e36:	9a03      	ldr	r2, [sp, #12]
 8008e38:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008e3c:	f807 3b01 	strb.w	r3, [r7], #1
 8008e40:	1aba      	subs	r2, r7, r2
 8008e42:	4591      	cmp	r9, r2
 8008e44:	ddba      	ble.n	8008dbc <_dtoa_r+0xb34>
 8008e46:	4659      	mov	r1, fp
 8008e48:	2300      	movs	r3, #0
 8008e4a:	220a      	movs	r2, #10
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	f000 f8bd 	bl	8008fcc <__multadd>
 8008e52:	4683      	mov	fp, r0
 8008e54:	e7eb      	b.n	8008e2e <_dtoa_r+0xba6>
 8008e56:	bf00      	nop
 8008e58:	0800a8ab 	.word	0x0800a8ab
 8008e5c:	0800a808 	.word	0x0800a808
 8008e60:	0800a82c 	.word	0x0800a82c

08008e64 <_fstat_r>:
 8008e64:	b538      	push	{r3, r4, r5, lr}
 8008e66:	2300      	movs	r3, #0
 8008e68:	4d06      	ldr	r5, [pc, #24]	; (8008e84 <_fstat_r+0x20>)
 8008e6a:	4604      	mov	r4, r0
 8008e6c:	4608      	mov	r0, r1
 8008e6e:	4611      	mov	r1, r2
 8008e70:	602b      	str	r3, [r5, #0]
 8008e72:	f7f9 fefa 	bl	8002c6a <_fstat>
 8008e76:	1c43      	adds	r3, r0, #1
 8008e78:	d102      	bne.n	8008e80 <_fstat_r+0x1c>
 8008e7a:	682b      	ldr	r3, [r5, #0]
 8008e7c:	b103      	cbz	r3, 8008e80 <_fstat_r+0x1c>
 8008e7e:	6023      	str	r3, [r4, #0]
 8008e80:	bd38      	pop	{r3, r4, r5, pc}
 8008e82:	bf00      	nop
 8008e84:	20001864 	.word	0x20001864

08008e88 <_isatty_r>:
 8008e88:	b538      	push	{r3, r4, r5, lr}
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	4d05      	ldr	r5, [pc, #20]	; (8008ea4 <_isatty_r+0x1c>)
 8008e8e:	4604      	mov	r4, r0
 8008e90:	4608      	mov	r0, r1
 8008e92:	602b      	str	r3, [r5, #0]
 8008e94:	f7f9 fef8 	bl	8002c88 <_isatty>
 8008e98:	1c43      	adds	r3, r0, #1
 8008e9a:	d102      	bne.n	8008ea2 <_isatty_r+0x1a>
 8008e9c:	682b      	ldr	r3, [r5, #0]
 8008e9e:	b103      	cbz	r3, 8008ea2 <_isatty_r+0x1a>
 8008ea0:	6023      	str	r3, [r4, #0]
 8008ea2:	bd38      	pop	{r3, r4, r5, pc}
 8008ea4:	20001864 	.word	0x20001864

08008ea8 <_localeconv_r>:
 8008ea8:	4800      	ldr	r0, [pc, #0]	; (8008eac <_localeconv_r+0x4>)
 8008eaa:	4770      	bx	lr
 8008eac:	20000194 	.word	0x20000194

08008eb0 <_lseek_r>:
 8008eb0:	b538      	push	{r3, r4, r5, lr}
 8008eb2:	4604      	mov	r4, r0
 8008eb4:	4608      	mov	r0, r1
 8008eb6:	4611      	mov	r1, r2
 8008eb8:	2200      	movs	r2, #0
 8008eba:	4d05      	ldr	r5, [pc, #20]	; (8008ed0 <_lseek_r+0x20>)
 8008ebc:	602a      	str	r2, [r5, #0]
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	f7f9 feec 	bl	8002c9c <_lseek>
 8008ec4:	1c43      	adds	r3, r0, #1
 8008ec6:	d102      	bne.n	8008ece <_lseek_r+0x1e>
 8008ec8:	682b      	ldr	r3, [r5, #0]
 8008eca:	b103      	cbz	r3, 8008ece <_lseek_r+0x1e>
 8008ecc:	6023      	str	r3, [r4, #0]
 8008ece:	bd38      	pop	{r3, r4, r5, pc}
 8008ed0:	20001864 	.word	0x20001864

08008ed4 <memchr>:
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	b510      	push	{r4, lr}
 8008ed8:	b2c9      	uxtb	r1, r1
 8008eda:	4402      	add	r2, r0
 8008edc:	4293      	cmp	r3, r2
 8008ede:	4618      	mov	r0, r3
 8008ee0:	d101      	bne.n	8008ee6 <memchr+0x12>
 8008ee2:	2000      	movs	r0, #0
 8008ee4:	e003      	b.n	8008eee <memchr+0x1a>
 8008ee6:	7804      	ldrb	r4, [r0, #0]
 8008ee8:	3301      	adds	r3, #1
 8008eea:	428c      	cmp	r4, r1
 8008eec:	d1f6      	bne.n	8008edc <memchr+0x8>
 8008eee:	bd10      	pop	{r4, pc}

08008ef0 <__malloc_lock>:
 8008ef0:	4801      	ldr	r0, [pc, #4]	; (8008ef8 <__malloc_lock+0x8>)
 8008ef2:	f7f9 bf81 	b.w	8002df8 <__retarget_lock_acquire_recursive>
 8008ef6:	bf00      	nop
 8008ef8:	20000b04 	.word	0x20000b04

08008efc <__malloc_unlock>:
 8008efc:	4801      	ldr	r0, [pc, #4]	; (8008f04 <__malloc_unlock+0x8>)
 8008efe:	f7f9 bf8f 	b.w	8002e20 <__retarget_lock_release_recursive>
 8008f02:	bf00      	nop
 8008f04:	20000b04 	.word	0x20000b04

08008f08 <_Balloc>:
 8008f08:	b570      	push	{r4, r5, r6, lr}
 8008f0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f0c:	4604      	mov	r4, r0
 8008f0e:	460d      	mov	r5, r1
 8008f10:	b976      	cbnz	r6, 8008f30 <_Balloc+0x28>
 8008f12:	2010      	movs	r0, #16
 8008f14:	f7fe fb28 	bl	8007568 <malloc>
 8008f18:	4602      	mov	r2, r0
 8008f1a:	6260      	str	r0, [r4, #36]	; 0x24
 8008f1c:	b920      	cbnz	r0, 8008f28 <_Balloc+0x20>
 8008f1e:	2166      	movs	r1, #102	; 0x66
 8008f20:	4b17      	ldr	r3, [pc, #92]	; (8008f80 <_Balloc+0x78>)
 8008f22:	4818      	ldr	r0, [pc, #96]	; (8008f84 <_Balloc+0x7c>)
 8008f24:	f000 fd0e 	bl	8009944 <__assert_func>
 8008f28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f2c:	6006      	str	r6, [r0, #0]
 8008f2e:	60c6      	str	r6, [r0, #12]
 8008f30:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008f32:	68f3      	ldr	r3, [r6, #12]
 8008f34:	b183      	cbz	r3, 8008f58 <_Balloc+0x50>
 8008f36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f38:	68db      	ldr	r3, [r3, #12]
 8008f3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f3e:	b9b8      	cbnz	r0, 8008f70 <_Balloc+0x68>
 8008f40:	2101      	movs	r1, #1
 8008f42:	fa01 f605 	lsl.w	r6, r1, r5
 8008f46:	1d72      	adds	r2, r6, #5
 8008f48:	4620      	mov	r0, r4
 8008f4a:	0092      	lsls	r2, r2, #2
 8008f4c:	f7fe fb2a 	bl	80075a4 <_calloc_r>
 8008f50:	b160      	cbz	r0, 8008f6c <_Balloc+0x64>
 8008f52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f56:	e00e      	b.n	8008f76 <_Balloc+0x6e>
 8008f58:	2221      	movs	r2, #33	; 0x21
 8008f5a:	2104      	movs	r1, #4
 8008f5c:	4620      	mov	r0, r4
 8008f5e:	f7fe fb21 	bl	80075a4 <_calloc_r>
 8008f62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f64:	60f0      	str	r0, [r6, #12]
 8008f66:	68db      	ldr	r3, [r3, #12]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d1e4      	bne.n	8008f36 <_Balloc+0x2e>
 8008f6c:	2000      	movs	r0, #0
 8008f6e:	bd70      	pop	{r4, r5, r6, pc}
 8008f70:	6802      	ldr	r2, [r0, #0]
 8008f72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f76:	2300      	movs	r3, #0
 8008f78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f7c:	e7f7      	b.n	8008f6e <_Balloc+0x66>
 8008f7e:	bf00      	nop
 8008f80:	0800a839 	.word	0x0800a839
 8008f84:	0800a8bc 	.word	0x0800a8bc

08008f88 <_Bfree>:
 8008f88:	b570      	push	{r4, r5, r6, lr}
 8008f8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f8c:	4605      	mov	r5, r0
 8008f8e:	460c      	mov	r4, r1
 8008f90:	b976      	cbnz	r6, 8008fb0 <_Bfree+0x28>
 8008f92:	2010      	movs	r0, #16
 8008f94:	f7fe fae8 	bl	8007568 <malloc>
 8008f98:	4602      	mov	r2, r0
 8008f9a:	6268      	str	r0, [r5, #36]	; 0x24
 8008f9c:	b920      	cbnz	r0, 8008fa8 <_Bfree+0x20>
 8008f9e:	218a      	movs	r1, #138	; 0x8a
 8008fa0:	4b08      	ldr	r3, [pc, #32]	; (8008fc4 <_Bfree+0x3c>)
 8008fa2:	4809      	ldr	r0, [pc, #36]	; (8008fc8 <_Bfree+0x40>)
 8008fa4:	f000 fcce 	bl	8009944 <__assert_func>
 8008fa8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fac:	6006      	str	r6, [r0, #0]
 8008fae:	60c6      	str	r6, [r0, #12]
 8008fb0:	b13c      	cbz	r4, 8008fc2 <_Bfree+0x3a>
 8008fb2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008fb4:	6862      	ldr	r2, [r4, #4]
 8008fb6:	68db      	ldr	r3, [r3, #12]
 8008fb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fbc:	6021      	str	r1, [r4, #0]
 8008fbe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008fc2:	bd70      	pop	{r4, r5, r6, pc}
 8008fc4:	0800a839 	.word	0x0800a839
 8008fc8:	0800a8bc 	.word	0x0800a8bc

08008fcc <__multadd>:
 8008fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd0:	4607      	mov	r7, r0
 8008fd2:	460c      	mov	r4, r1
 8008fd4:	461e      	mov	r6, r3
 8008fd6:	2000      	movs	r0, #0
 8008fd8:	690d      	ldr	r5, [r1, #16]
 8008fda:	f101 0c14 	add.w	ip, r1, #20
 8008fde:	f8dc 3000 	ldr.w	r3, [ip]
 8008fe2:	3001      	adds	r0, #1
 8008fe4:	b299      	uxth	r1, r3
 8008fe6:	fb02 6101 	mla	r1, r2, r1, r6
 8008fea:	0c1e      	lsrs	r6, r3, #16
 8008fec:	0c0b      	lsrs	r3, r1, #16
 8008fee:	fb02 3306 	mla	r3, r2, r6, r3
 8008ff2:	b289      	uxth	r1, r1
 8008ff4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ff8:	4285      	cmp	r5, r0
 8008ffa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ffe:	f84c 1b04 	str.w	r1, [ip], #4
 8009002:	dcec      	bgt.n	8008fde <__multadd+0x12>
 8009004:	b30e      	cbz	r6, 800904a <__multadd+0x7e>
 8009006:	68a3      	ldr	r3, [r4, #8]
 8009008:	42ab      	cmp	r3, r5
 800900a:	dc19      	bgt.n	8009040 <__multadd+0x74>
 800900c:	6861      	ldr	r1, [r4, #4]
 800900e:	4638      	mov	r0, r7
 8009010:	3101      	adds	r1, #1
 8009012:	f7ff ff79 	bl	8008f08 <_Balloc>
 8009016:	4680      	mov	r8, r0
 8009018:	b928      	cbnz	r0, 8009026 <__multadd+0x5a>
 800901a:	4602      	mov	r2, r0
 800901c:	21b5      	movs	r1, #181	; 0xb5
 800901e:	4b0c      	ldr	r3, [pc, #48]	; (8009050 <__multadd+0x84>)
 8009020:	480c      	ldr	r0, [pc, #48]	; (8009054 <__multadd+0x88>)
 8009022:	f000 fc8f 	bl	8009944 <__assert_func>
 8009026:	6922      	ldr	r2, [r4, #16]
 8009028:	f104 010c 	add.w	r1, r4, #12
 800902c:	3202      	adds	r2, #2
 800902e:	0092      	lsls	r2, r2, #2
 8009030:	300c      	adds	r0, #12
 8009032:	f7fe faa1 	bl	8007578 <memcpy>
 8009036:	4621      	mov	r1, r4
 8009038:	4638      	mov	r0, r7
 800903a:	f7ff ffa5 	bl	8008f88 <_Bfree>
 800903e:	4644      	mov	r4, r8
 8009040:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009044:	3501      	adds	r5, #1
 8009046:	615e      	str	r6, [r3, #20]
 8009048:	6125      	str	r5, [r4, #16]
 800904a:	4620      	mov	r0, r4
 800904c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009050:	0800a8ab 	.word	0x0800a8ab
 8009054:	0800a8bc 	.word	0x0800a8bc

08009058 <__hi0bits>:
 8009058:	0c02      	lsrs	r2, r0, #16
 800905a:	0412      	lsls	r2, r2, #16
 800905c:	4603      	mov	r3, r0
 800905e:	b9ca      	cbnz	r2, 8009094 <__hi0bits+0x3c>
 8009060:	0403      	lsls	r3, r0, #16
 8009062:	2010      	movs	r0, #16
 8009064:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009068:	bf04      	itt	eq
 800906a:	021b      	lsleq	r3, r3, #8
 800906c:	3008      	addeq	r0, #8
 800906e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009072:	bf04      	itt	eq
 8009074:	011b      	lsleq	r3, r3, #4
 8009076:	3004      	addeq	r0, #4
 8009078:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800907c:	bf04      	itt	eq
 800907e:	009b      	lsleq	r3, r3, #2
 8009080:	3002      	addeq	r0, #2
 8009082:	2b00      	cmp	r3, #0
 8009084:	db05      	blt.n	8009092 <__hi0bits+0x3a>
 8009086:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800908a:	f100 0001 	add.w	r0, r0, #1
 800908e:	bf08      	it	eq
 8009090:	2020      	moveq	r0, #32
 8009092:	4770      	bx	lr
 8009094:	2000      	movs	r0, #0
 8009096:	e7e5      	b.n	8009064 <__hi0bits+0xc>

08009098 <__lo0bits>:
 8009098:	6803      	ldr	r3, [r0, #0]
 800909a:	4602      	mov	r2, r0
 800909c:	f013 0007 	ands.w	r0, r3, #7
 80090a0:	d00b      	beq.n	80090ba <__lo0bits+0x22>
 80090a2:	07d9      	lsls	r1, r3, #31
 80090a4:	d421      	bmi.n	80090ea <__lo0bits+0x52>
 80090a6:	0798      	lsls	r0, r3, #30
 80090a8:	bf49      	itett	mi
 80090aa:	085b      	lsrmi	r3, r3, #1
 80090ac:	089b      	lsrpl	r3, r3, #2
 80090ae:	2001      	movmi	r0, #1
 80090b0:	6013      	strmi	r3, [r2, #0]
 80090b2:	bf5c      	itt	pl
 80090b4:	2002      	movpl	r0, #2
 80090b6:	6013      	strpl	r3, [r2, #0]
 80090b8:	4770      	bx	lr
 80090ba:	b299      	uxth	r1, r3
 80090bc:	b909      	cbnz	r1, 80090c2 <__lo0bits+0x2a>
 80090be:	2010      	movs	r0, #16
 80090c0:	0c1b      	lsrs	r3, r3, #16
 80090c2:	b2d9      	uxtb	r1, r3
 80090c4:	b909      	cbnz	r1, 80090ca <__lo0bits+0x32>
 80090c6:	3008      	adds	r0, #8
 80090c8:	0a1b      	lsrs	r3, r3, #8
 80090ca:	0719      	lsls	r1, r3, #28
 80090cc:	bf04      	itt	eq
 80090ce:	091b      	lsreq	r3, r3, #4
 80090d0:	3004      	addeq	r0, #4
 80090d2:	0799      	lsls	r1, r3, #30
 80090d4:	bf04      	itt	eq
 80090d6:	089b      	lsreq	r3, r3, #2
 80090d8:	3002      	addeq	r0, #2
 80090da:	07d9      	lsls	r1, r3, #31
 80090dc:	d403      	bmi.n	80090e6 <__lo0bits+0x4e>
 80090de:	085b      	lsrs	r3, r3, #1
 80090e0:	f100 0001 	add.w	r0, r0, #1
 80090e4:	d003      	beq.n	80090ee <__lo0bits+0x56>
 80090e6:	6013      	str	r3, [r2, #0]
 80090e8:	4770      	bx	lr
 80090ea:	2000      	movs	r0, #0
 80090ec:	4770      	bx	lr
 80090ee:	2020      	movs	r0, #32
 80090f0:	4770      	bx	lr
	...

080090f4 <__i2b>:
 80090f4:	b510      	push	{r4, lr}
 80090f6:	460c      	mov	r4, r1
 80090f8:	2101      	movs	r1, #1
 80090fa:	f7ff ff05 	bl	8008f08 <_Balloc>
 80090fe:	4602      	mov	r2, r0
 8009100:	b928      	cbnz	r0, 800910e <__i2b+0x1a>
 8009102:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009106:	4b04      	ldr	r3, [pc, #16]	; (8009118 <__i2b+0x24>)
 8009108:	4804      	ldr	r0, [pc, #16]	; (800911c <__i2b+0x28>)
 800910a:	f000 fc1b 	bl	8009944 <__assert_func>
 800910e:	2301      	movs	r3, #1
 8009110:	6144      	str	r4, [r0, #20]
 8009112:	6103      	str	r3, [r0, #16]
 8009114:	bd10      	pop	{r4, pc}
 8009116:	bf00      	nop
 8009118:	0800a8ab 	.word	0x0800a8ab
 800911c:	0800a8bc 	.word	0x0800a8bc

08009120 <__multiply>:
 8009120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009124:	4691      	mov	r9, r2
 8009126:	690a      	ldr	r2, [r1, #16]
 8009128:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800912c:	460c      	mov	r4, r1
 800912e:	429a      	cmp	r2, r3
 8009130:	bfbe      	ittt	lt
 8009132:	460b      	movlt	r3, r1
 8009134:	464c      	movlt	r4, r9
 8009136:	4699      	movlt	r9, r3
 8009138:	6927      	ldr	r7, [r4, #16]
 800913a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800913e:	68a3      	ldr	r3, [r4, #8]
 8009140:	6861      	ldr	r1, [r4, #4]
 8009142:	eb07 060a 	add.w	r6, r7, sl
 8009146:	42b3      	cmp	r3, r6
 8009148:	b085      	sub	sp, #20
 800914a:	bfb8      	it	lt
 800914c:	3101      	addlt	r1, #1
 800914e:	f7ff fedb 	bl	8008f08 <_Balloc>
 8009152:	b930      	cbnz	r0, 8009162 <__multiply+0x42>
 8009154:	4602      	mov	r2, r0
 8009156:	f240 115d 	movw	r1, #349	; 0x15d
 800915a:	4b43      	ldr	r3, [pc, #268]	; (8009268 <__multiply+0x148>)
 800915c:	4843      	ldr	r0, [pc, #268]	; (800926c <__multiply+0x14c>)
 800915e:	f000 fbf1 	bl	8009944 <__assert_func>
 8009162:	f100 0514 	add.w	r5, r0, #20
 8009166:	462b      	mov	r3, r5
 8009168:	2200      	movs	r2, #0
 800916a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800916e:	4543      	cmp	r3, r8
 8009170:	d321      	bcc.n	80091b6 <__multiply+0x96>
 8009172:	f104 0314 	add.w	r3, r4, #20
 8009176:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800917a:	f109 0314 	add.w	r3, r9, #20
 800917e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009182:	9202      	str	r2, [sp, #8]
 8009184:	1b3a      	subs	r2, r7, r4
 8009186:	3a15      	subs	r2, #21
 8009188:	f022 0203 	bic.w	r2, r2, #3
 800918c:	3204      	adds	r2, #4
 800918e:	f104 0115 	add.w	r1, r4, #21
 8009192:	428f      	cmp	r7, r1
 8009194:	bf38      	it	cc
 8009196:	2204      	movcc	r2, #4
 8009198:	9201      	str	r2, [sp, #4]
 800919a:	9a02      	ldr	r2, [sp, #8]
 800919c:	9303      	str	r3, [sp, #12]
 800919e:	429a      	cmp	r2, r3
 80091a0:	d80c      	bhi.n	80091bc <__multiply+0x9c>
 80091a2:	2e00      	cmp	r6, #0
 80091a4:	dd03      	ble.n	80091ae <__multiply+0x8e>
 80091a6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d059      	beq.n	8009262 <__multiply+0x142>
 80091ae:	6106      	str	r6, [r0, #16]
 80091b0:	b005      	add	sp, #20
 80091b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091b6:	f843 2b04 	str.w	r2, [r3], #4
 80091ba:	e7d8      	b.n	800916e <__multiply+0x4e>
 80091bc:	f8b3 a000 	ldrh.w	sl, [r3]
 80091c0:	f1ba 0f00 	cmp.w	sl, #0
 80091c4:	d023      	beq.n	800920e <__multiply+0xee>
 80091c6:	46a9      	mov	r9, r5
 80091c8:	f04f 0c00 	mov.w	ip, #0
 80091cc:	f104 0e14 	add.w	lr, r4, #20
 80091d0:	f85e 2b04 	ldr.w	r2, [lr], #4
 80091d4:	f8d9 1000 	ldr.w	r1, [r9]
 80091d8:	fa1f fb82 	uxth.w	fp, r2
 80091dc:	b289      	uxth	r1, r1
 80091de:	fb0a 110b 	mla	r1, sl, fp, r1
 80091e2:	4461      	add	r1, ip
 80091e4:	f8d9 c000 	ldr.w	ip, [r9]
 80091e8:	0c12      	lsrs	r2, r2, #16
 80091ea:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80091ee:	fb0a c202 	mla	r2, sl, r2, ip
 80091f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80091f6:	b289      	uxth	r1, r1
 80091f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80091fc:	4577      	cmp	r7, lr
 80091fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009202:	f849 1b04 	str.w	r1, [r9], #4
 8009206:	d8e3      	bhi.n	80091d0 <__multiply+0xb0>
 8009208:	9a01      	ldr	r2, [sp, #4]
 800920a:	f845 c002 	str.w	ip, [r5, r2]
 800920e:	9a03      	ldr	r2, [sp, #12]
 8009210:	3304      	adds	r3, #4
 8009212:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009216:	f1b9 0f00 	cmp.w	r9, #0
 800921a:	d020      	beq.n	800925e <__multiply+0x13e>
 800921c:	46ae      	mov	lr, r5
 800921e:	f04f 0a00 	mov.w	sl, #0
 8009222:	6829      	ldr	r1, [r5, #0]
 8009224:	f104 0c14 	add.w	ip, r4, #20
 8009228:	f8bc b000 	ldrh.w	fp, [ip]
 800922c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009230:	b289      	uxth	r1, r1
 8009232:	fb09 220b 	mla	r2, r9, fp, r2
 8009236:	4492      	add	sl, r2
 8009238:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800923c:	f84e 1b04 	str.w	r1, [lr], #4
 8009240:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009244:	f8be 1000 	ldrh.w	r1, [lr]
 8009248:	0c12      	lsrs	r2, r2, #16
 800924a:	fb09 1102 	mla	r1, r9, r2, r1
 800924e:	4567      	cmp	r7, ip
 8009250:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009254:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009258:	d8e6      	bhi.n	8009228 <__multiply+0x108>
 800925a:	9a01      	ldr	r2, [sp, #4]
 800925c:	50a9      	str	r1, [r5, r2]
 800925e:	3504      	adds	r5, #4
 8009260:	e79b      	b.n	800919a <__multiply+0x7a>
 8009262:	3e01      	subs	r6, #1
 8009264:	e79d      	b.n	80091a2 <__multiply+0x82>
 8009266:	bf00      	nop
 8009268:	0800a8ab 	.word	0x0800a8ab
 800926c:	0800a8bc 	.word	0x0800a8bc

08009270 <__pow5mult>:
 8009270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009274:	4615      	mov	r5, r2
 8009276:	f012 0203 	ands.w	r2, r2, #3
 800927a:	4606      	mov	r6, r0
 800927c:	460f      	mov	r7, r1
 800927e:	d007      	beq.n	8009290 <__pow5mult+0x20>
 8009280:	4c25      	ldr	r4, [pc, #148]	; (8009318 <__pow5mult+0xa8>)
 8009282:	3a01      	subs	r2, #1
 8009284:	2300      	movs	r3, #0
 8009286:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800928a:	f7ff fe9f 	bl	8008fcc <__multadd>
 800928e:	4607      	mov	r7, r0
 8009290:	10ad      	asrs	r5, r5, #2
 8009292:	d03d      	beq.n	8009310 <__pow5mult+0xa0>
 8009294:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009296:	b97c      	cbnz	r4, 80092b8 <__pow5mult+0x48>
 8009298:	2010      	movs	r0, #16
 800929a:	f7fe f965 	bl	8007568 <malloc>
 800929e:	4602      	mov	r2, r0
 80092a0:	6270      	str	r0, [r6, #36]	; 0x24
 80092a2:	b928      	cbnz	r0, 80092b0 <__pow5mult+0x40>
 80092a4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80092a8:	4b1c      	ldr	r3, [pc, #112]	; (800931c <__pow5mult+0xac>)
 80092aa:	481d      	ldr	r0, [pc, #116]	; (8009320 <__pow5mult+0xb0>)
 80092ac:	f000 fb4a 	bl	8009944 <__assert_func>
 80092b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092b4:	6004      	str	r4, [r0, #0]
 80092b6:	60c4      	str	r4, [r0, #12]
 80092b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80092bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092c0:	b94c      	cbnz	r4, 80092d6 <__pow5mult+0x66>
 80092c2:	f240 2171 	movw	r1, #625	; 0x271
 80092c6:	4630      	mov	r0, r6
 80092c8:	f7ff ff14 	bl	80090f4 <__i2b>
 80092cc:	2300      	movs	r3, #0
 80092ce:	4604      	mov	r4, r0
 80092d0:	f8c8 0008 	str.w	r0, [r8, #8]
 80092d4:	6003      	str	r3, [r0, #0]
 80092d6:	f04f 0900 	mov.w	r9, #0
 80092da:	07eb      	lsls	r3, r5, #31
 80092dc:	d50a      	bpl.n	80092f4 <__pow5mult+0x84>
 80092de:	4639      	mov	r1, r7
 80092e0:	4622      	mov	r2, r4
 80092e2:	4630      	mov	r0, r6
 80092e4:	f7ff ff1c 	bl	8009120 <__multiply>
 80092e8:	4680      	mov	r8, r0
 80092ea:	4639      	mov	r1, r7
 80092ec:	4630      	mov	r0, r6
 80092ee:	f7ff fe4b 	bl	8008f88 <_Bfree>
 80092f2:	4647      	mov	r7, r8
 80092f4:	106d      	asrs	r5, r5, #1
 80092f6:	d00b      	beq.n	8009310 <__pow5mult+0xa0>
 80092f8:	6820      	ldr	r0, [r4, #0]
 80092fa:	b938      	cbnz	r0, 800930c <__pow5mult+0x9c>
 80092fc:	4622      	mov	r2, r4
 80092fe:	4621      	mov	r1, r4
 8009300:	4630      	mov	r0, r6
 8009302:	f7ff ff0d 	bl	8009120 <__multiply>
 8009306:	6020      	str	r0, [r4, #0]
 8009308:	f8c0 9000 	str.w	r9, [r0]
 800930c:	4604      	mov	r4, r0
 800930e:	e7e4      	b.n	80092da <__pow5mult+0x6a>
 8009310:	4638      	mov	r0, r7
 8009312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009316:	bf00      	nop
 8009318:	0800aa08 	.word	0x0800aa08
 800931c:	0800a839 	.word	0x0800a839
 8009320:	0800a8bc 	.word	0x0800a8bc

08009324 <__lshift>:
 8009324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009328:	460c      	mov	r4, r1
 800932a:	4607      	mov	r7, r0
 800932c:	4691      	mov	r9, r2
 800932e:	6923      	ldr	r3, [r4, #16]
 8009330:	6849      	ldr	r1, [r1, #4]
 8009332:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009336:	68a3      	ldr	r3, [r4, #8]
 8009338:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800933c:	f108 0601 	add.w	r6, r8, #1
 8009340:	42b3      	cmp	r3, r6
 8009342:	db0b      	blt.n	800935c <__lshift+0x38>
 8009344:	4638      	mov	r0, r7
 8009346:	f7ff fddf 	bl	8008f08 <_Balloc>
 800934a:	4605      	mov	r5, r0
 800934c:	b948      	cbnz	r0, 8009362 <__lshift+0x3e>
 800934e:	4602      	mov	r2, r0
 8009350:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009354:	4b29      	ldr	r3, [pc, #164]	; (80093fc <__lshift+0xd8>)
 8009356:	482a      	ldr	r0, [pc, #168]	; (8009400 <__lshift+0xdc>)
 8009358:	f000 faf4 	bl	8009944 <__assert_func>
 800935c:	3101      	adds	r1, #1
 800935e:	005b      	lsls	r3, r3, #1
 8009360:	e7ee      	b.n	8009340 <__lshift+0x1c>
 8009362:	2300      	movs	r3, #0
 8009364:	f100 0114 	add.w	r1, r0, #20
 8009368:	f100 0210 	add.w	r2, r0, #16
 800936c:	4618      	mov	r0, r3
 800936e:	4553      	cmp	r3, sl
 8009370:	db37      	blt.n	80093e2 <__lshift+0xbe>
 8009372:	6920      	ldr	r0, [r4, #16]
 8009374:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009378:	f104 0314 	add.w	r3, r4, #20
 800937c:	f019 091f 	ands.w	r9, r9, #31
 8009380:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009384:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009388:	d02f      	beq.n	80093ea <__lshift+0xc6>
 800938a:	468a      	mov	sl, r1
 800938c:	f04f 0c00 	mov.w	ip, #0
 8009390:	f1c9 0e20 	rsb	lr, r9, #32
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	fa02 f209 	lsl.w	r2, r2, r9
 800939a:	ea42 020c 	orr.w	r2, r2, ip
 800939e:	f84a 2b04 	str.w	r2, [sl], #4
 80093a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80093a6:	4298      	cmp	r0, r3
 80093a8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80093ac:	d8f2      	bhi.n	8009394 <__lshift+0x70>
 80093ae:	1b03      	subs	r3, r0, r4
 80093b0:	3b15      	subs	r3, #21
 80093b2:	f023 0303 	bic.w	r3, r3, #3
 80093b6:	3304      	adds	r3, #4
 80093b8:	f104 0215 	add.w	r2, r4, #21
 80093bc:	4290      	cmp	r0, r2
 80093be:	bf38      	it	cc
 80093c0:	2304      	movcc	r3, #4
 80093c2:	f841 c003 	str.w	ip, [r1, r3]
 80093c6:	f1bc 0f00 	cmp.w	ip, #0
 80093ca:	d001      	beq.n	80093d0 <__lshift+0xac>
 80093cc:	f108 0602 	add.w	r6, r8, #2
 80093d0:	3e01      	subs	r6, #1
 80093d2:	4638      	mov	r0, r7
 80093d4:	4621      	mov	r1, r4
 80093d6:	612e      	str	r6, [r5, #16]
 80093d8:	f7ff fdd6 	bl	8008f88 <_Bfree>
 80093dc:	4628      	mov	r0, r5
 80093de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80093e6:	3301      	adds	r3, #1
 80093e8:	e7c1      	b.n	800936e <__lshift+0x4a>
 80093ea:	3904      	subs	r1, #4
 80093ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80093f0:	4298      	cmp	r0, r3
 80093f2:	f841 2f04 	str.w	r2, [r1, #4]!
 80093f6:	d8f9      	bhi.n	80093ec <__lshift+0xc8>
 80093f8:	e7ea      	b.n	80093d0 <__lshift+0xac>
 80093fa:	bf00      	nop
 80093fc:	0800a8ab 	.word	0x0800a8ab
 8009400:	0800a8bc 	.word	0x0800a8bc

08009404 <__mcmp>:
 8009404:	4603      	mov	r3, r0
 8009406:	690a      	ldr	r2, [r1, #16]
 8009408:	6900      	ldr	r0, [r0, #16]
 800940a:	b530      	push	{r4, r5, lr}
 800940c:	1a80      	subs	r0, r0, r2
 800940e:	d10d      	bne.n	800942c <__mcmp+0x28>
 8009410:	3314      	adds	r3, #20
 8009412:	3114      	adds	r1, #20
 8009414:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009418:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800941c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009420:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009424:	4295      	cmp	r5, r2
 8009426:	d002      	beq.n	800942e <__mcmp+0x2a>
 8009428:	d304      	bcc.n	8009434 <__mcmp+0x30>
 800942a:	2001      	movs	r0, #1
 800942c:	bd30      	pop	{r4, r5, pc}
 800942e:	42a3      	cmp	r3, r4
 8009430:	d3f4      	bcc.n	800941c <__mcmp+0x18>
 8009432:	e7fb      	b.n	800942c <__mcmp+0x28>
 8009434:	f04f 30ff 	mov.w	r0, #4294967295
 8009438:	e7f8      	b.n	800942c <__mcmp+0x28>
	...

0800943c <__mdiff>:
 800943c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009440:	460d      	mov	r5, r1
 8009442:	4607      	mov	r7, r0
 8009444:	4611      	mov	r1, r2
 8009446:	4628      	mov	r0, r5
 8009448:	4614      	mov	r4, r2
 800944a:	f7ff ffdb 	bl	8009404 <__mcmp>
 800944e:	1e06      	subs	r6, r0, #0
 8009450:	d111      	bne.n	8009476 <__mdiff+0x3a>
 8009452:	4631      	mov	r1, r6
 8009454:	4638      	mov	r0, r7
 8009456:	f7ff fd57 	bl	8008f08 <_Balloc>
 800945a:	4602      	mov	r2, r0
 800945c:	b928      	cbnz	r0, 800946a <__mdiff+0x2e>
 800945e:	f240 2132 	movw	r1, #562	; 0x232
 8009462:	4b3a      	ldr	r3, [pc, #232]	; (800954c <__mdiff+0x110>)
 8009464:	483a      	ldr	r0, [pc, #232]	; (8009550 <__mdiff+0x114>)
 8009466:	f000 fa6d 	bl	8009944 <__assert_func>
 800946a:	2301      	movs	r3, #1
 800946c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009470:	4610      	mov	r0, r2
 8009472:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009476:	bfa4      	itt	ge
 8009478:	4623      	movge	r3, r4
 800947a:	462c      	movge	r4, r5
 800947c:	4638      	mov	r0, r7
 800947e:	6861      	ldr	r1, [r4, #4]
 8009480:	bfa6      	itte	ge
 8009482:	461d      	movge	r5, r3
 8009484:	2600      	movge	r6, #0
 8009486:	2601      	movlt	r6, #1
 8009488:	f7ff fd3e 	bl	8008f08 <_Balloc>
 800948c:	4602      	mov	r2, r0
 800948e:	b918      	cbnz	r0, 8009498 <__mdiff+0x5c>
 8009490:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009494:	4b2d      	ldr	r3, [pc, #180]	; (800954c <__mdiff+0x110>)
 8009496:	e7e5      	b.n	8009464 <__mdiff+0x28>
 8009498:	f102 0814 	add.w	r8, r2, #20
 800949c:	46c2      	mov	sl, r8
 800949e:	f04f 0c00 	mov.w	ip, #0
 80094a2:	6927      	ldr	r7, [r4, #16]
 80094a4:	60c6      	str	r6, [r0, #12]
 80094a6:	692e      	ldr	r6, [r5, #16]
 80094a8:	f104 0014 	add.w	r0, r4, #20
 80094ac:	f105 0914 	add.w	r9, r5, #20
 80094b0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80094b4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80094b8:	3410      	adds	r4, #16
 80094ba:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80094be:	f859 3b04 	ldr.w	r3, [r9], #4
 80094c2:	fa1f f18b 	uxth.w	r1, fp
 80094c6:	448c      	add	ip, r1
 80094c8:	b299      	uxth	r1, r3
 80094ca:	0c1b      	lsrs	r3, r3, #16
 80094cc:	ebac 0101 	sub.w	r1, ip, r1
 80094d0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80094d4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80094d8:	b289      	uxth	r1, r1
 80094da:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80094de:	454e      	cmp	r6, r9
 80094e0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80094e4:	f84a 3b04 	str.w	r3, [sl], #4
 80094e8:	d8e7      	bhi.n	80094ba <__mdiff+0x7e>
 80094ea:	1b73      	subs	r3, r6, r5
 80094ec:	3b15      	subs	r3, #21
 80094ee:	f023 0303 	bic.w	r3, r3, #3
 80094f2:	3515      	adds	r5, #21
 80094f4:	3304      	adds	r3, #4
 80094f6:	42ae      	cmp	r6, r5
 80094f8:	bf38      	it	cc
 80094fa:	2304      	movcc	r3, #4
 80094fc:	4418      	add	r0, r3
 80094fe:	4443      	add	r3, r8
 8009500:	461e      	mov	r6, r3
 8009502:	4605      	mov	r5, r0
 8009504:	4575      	cmp	r5, lr
 8009506:	d30e      	bcc.n	8009526 <__mdiff+0xea>
 8009508:	f10e 0103 	add.w	r1, lr, #3
 800950c:	1a09      	subs	r1, r1, r0
 800950e:	f021 0103 	bic.w	r1, r1, #3
 8009512:	3803      	subs	r0, #3
 8009514:	4586      	cmp	lr, r0
 8009516:	bf38      	it	cc
 8009518:	2100      	movcc	r1, #0
 800951a:	4419      	add	r1, r3
 800951c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009520:	b18b      	cbz	r3, 8009546 <__mdiff+0x10a>
 8009522:	6117      	str	r7, [r2, #16]
 8009524:	e7a4      	b.n	8009470 <__mdiff+0x34>
 8009526:	f855 8b04 	ldr.w	r8, [r5], #4
 800952a:	fa1f f188 	uxth.w	r1, r8
 800952e:	4461      	add	r1, ip
 8009530:	140c      	asrs	r4, r1, #16
 8009532:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009536:	b289      	uxth	r1, r1
 8009538:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800953c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8009540:	f846 1b04 	str.w	r1, [r6], #4
 8009544:	e7de      	b.n	8009504 <__mdiff+0xc8>
 8009546:	3f01      	subs	r7, #1
 8009548:	e7e8      	b.n	800951c <__mdiff+0xe0>
 800954a:	bf00      	nop
 800954c:	0800a8ab 	.word	0x0800a8ab
 8009550:	0800a8bc 	.word	0x0800a8bc

08009554 <__d2b>:
 8009554:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009558:	2101      	movs	r1, #1
 800955a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800955e:	4690      	mov	r8, r2
 8009560:	461d      	mov	r5, r3
 8009562:	f7ff fcd1 	bl	8008f08 <_Balloc>
 8009566:	4604      	mov	r4, r0
 8009568:	b930      	cbnz	r0, 8009578 <__d2b+0x24>
 800956a:	4602      	mov	r2, r0
 800956c:	f240 310a 	movw	r1, #778	; 0x30a
 8009570:	4b24      	ldr	r3, [pc, #144]	; (8009604 <__d2b+0xb0>)
 8009572:	4825      	ldr	r0, [pc, #148]	; (8009608 <__d2b+0xb4>)
 8009574:	f000 f9e6 	bl	8009944 <__assert_func>
 8009578:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800957c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009580:	bb2d      	cbnz	r5, 80095ce <__d2b+0x7a>
 8009582:	9301      	str	r3, [sp, #4]
 8009584:	f1b8 0300 	subs.w	r3, r8, #0
 8009588:	d026      	beq.n	80095d8 <__d2b+0x84>
 800958a:	4668      	mov	r0, sp
 800958c:	9300      	str	r3, [sp, #0]
 800958e:	f7ff fd83 	bl	8009098 <__lo0bits>
 8009592:	9900      	ldr	r1, [sp, #0]
 8009594:	b1f0      	cbz	r0, 80095d4 <__d2b+0x80>
 8009596:	9a01      	ldr	r2, [sp, #4]
 8009598:	f1c0 0320 	rsb	r3, r0, #32
 800959c:	fa02 f303 	lsl.w	r3, r2, r3
 80095a0:	430b      	orrs	r3, r1
 80095a2:	40c2      	lsrs	r2, r0
 80095a4:	6163      	str	r3, [r4, #20]
 80095a6:	9201      	str	r2, [sp, #4]
 80095a8:	9b01      	ldr	r3, [sp, #4]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	bf14      	ite	ne
 80095ae:	2102      	movne	r1, #2
 80095b0:	2101      	moveq	r1, #1
 80095b2:	61a3      	str	r3, [r4, #24]
 80095b4:	6121      	str	r1, [r4, #16]
 80095b6:	b1c5      	cbz	r5, 80095ea <__d2b+0x96>
 80095b8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80095bc:	4405      	add	r5, r0
 80095be:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80095c2:	603d      	str	r5, [r7, #0]
 80095c4:	6030      	str	r0, [r6, #0]
 80095c6:	4620      	mov	r0, r4
 80095c8:	b002      	add	sp, #8
 80095ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80095d2:	e7d6      	b.n	8009582 <__d2b+0x2e>
 80095d4:	6161      	str	r1, [r4, #20]
 80095d6:	e7e7      	b.n	80095a8 <__d2b+0x54>
 80095d8:	a801      	add	r0, sp, #4
 80095da:	f7ff fd5d 	bl	8009098 <__lo0bits>
 80095de:	2101      	movs	r1, #1
 80095e0:	9b01      	ldr	r3, [sp, #4]
 80095e2:	6121      	str	r1, [r4, #16]
 80095e4:	6163      	str	r3, [r4, #20]
 80095e6:	3020      	adds	r0, #32
 80095e8:	e7e5      	b.n	80095b6 <__d2b+0x62>
 80095ea:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80095ee:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80095f2:	6038      	str	r0, [r7, #0]
 80095f4:	6918      	ldr	r0, [r3, #16]
 80095f6:	f7ff fd2f 	bl	8009058 <__hi0bits>
 80095fa:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80095fe:	6031      	str	r1, [r6, #0]
 8009600:	e7e1      	b.n	80095c6 <__d2b+0x72>
 8009602:	bf00      	nop
 8009604:	0800a8ab 	.word	0x0800a8ab
 8009608:	0800a8bc 	.word	0x0800a8bc

0800960c <_realloc_r>:
 800960c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009610:	4680      	mov	r8, r0
 8009612:	4614      	mov	r4, r2
 8009614:	460e      	mov	r6, r1
 8009616:	b921      	cbnz	r1, 8009622 <_realloc_r+0x16>
 8009618:	4611      	mov	r1, r2
 800961a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800961e:	f7fe b83d 	b.w	800769c <_malloc_r>
 8009622:	b92a      	cbnz	r2, 8009630 <_realloc_r+0x24>
 8009624:	f7fd ffd2 	bl	80075cc <_free_r>
 8009628:	4625      	mov	r5, r4
 800962a:	4628      	mov	r0, r5
 800962c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009630:	f000 f9e4 	bl	80099fc <_malloc_usable_size_r>
 8009634:	4284      	cmp	r4, r0
 8009636:	4607      	mov	r7, r0
 8009638:	d802      	bhi.n	8009640 <_realloc_r+0x34>
 800963a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800963e:	d812      	bhi.n	8009666 <_realloc_r+0x5a>
 8009640:	4621      	mov	r1, r4
 8009642:	4640      	mov	r0, r8
 8009644:	f7fe f82a 	bl	800769c <_malloc_r>
 8009648:	4605      	mov	r5, r0
 800964a:	2800      	cmp	r0, #0
 800964c:	d0ed      	beq.n	800962a <_realloc_r+0x1e>
 800964e:	42bc      	cmp	r4, r7
 8009650:	4622      	mov	r2, r4
 8009652:	4631      	mov	r1, r6
 8009654:	bf28      	it	cs
 8009656:	463a      	movcs	r2, r7
 8009658:	f7fd ff8e 	bl	8007578 <memcpy>
 800965c:	4631      	mov	r1, r6
 800965e:	4640      	mov	r0, r8
 8009660:	f7fd ffb4 	bl	80075cc <_free_r>
 8009664:	e7e1      	b.n	800962a <_realloc_r+0x1e>
 8009666:	4635      	mov	r5, r6
 8009668:	e7df      	b.n	800962a <_realloc_r+0x1e>

0800966a <__ssputs_r>:
 800966a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800966e:	688e      	ldr	r6, [r1, #8]
 8009670:	4682      	mov	sl, r0
 8009672:	429e      	cmp	r6, r3
 8009674:	460c      	mov	r4, r1
 8009676:	4690      	mov	r8, r2
 8009678:	461f      	mov	r7, r3
 800967a:	d838      	bhi.n	80096ee <__ssputs_r+0x84>
 800967c:	898a      	ldrh	r2, [r1, #12]
 800967e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009682:	d032      	beq.n	80096ea <__ssputs_r+0x80>
 8009684:	6825      	ldr	r5, [r4, #0]
 8009686:	6909      	ldr	r1, [r1, #16]
 8009688:	3301      	adds	r3, #1
 800968a:	eba5 0901 	sub.w	r9, r5, r1
 800968e:	6965      	ldr	r5, [r4, #20]
 8009690:	444b      	add	r3, r9
 8009692:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009696:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800969a:	106d      	asrs	r5, r5, #1
 800969c:	429d      	cmp	r5, r3
 800969e:	bf38      	it	cc
 80096a0:	461d      	movcc	r5, r3
 80096a2:	0553      	lsls	r3, r2, #21
 80096a4:	d531      	bpl.n	800970a <__ssputs_r+0xa0>
 80096a6:	4629      	mov	r1, r5
 80096a8:	f7fd fff8 	bl	800769c <_malloc_r>
 80096ac:	4606      	mov	r6, r0
 80096ae:	b950      	cbnz	r0, 80096c6 <__ssputs_r+0x5c>
 80096b0:	230c      	movs	r3, #12
 80096b2:	f04f 30ff 	mov.w	r0, #4294967295
 80096b6:	f8ca 3000 	str.w	r3, [sl]
 80096ba:	89a3      	ldrh	r3, [r4, #12]
 80096bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096c0:	81a3      	strh	r3, [r4, #12]
 80096c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096c6:	464a      	mov	r2, r9
 80096c8:	6921      	ldr	r1, [r4, #16]
 80096ca:	f7fd ff55 	bl	8007578 <memcpy>
 80096ce:	89a3      	ldrh	r3, [r4, #12]
 80096d0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80096d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096d8:	81a3      	strh	r3, [r4, #12]
 80096da:	6126      	str	r6, [r4, #16]
 80096dc:	444e      	add	r6, r9
 80096de:	6026      	str	r6, [r4, #0]
 80096e0:	463e      	mov	r6, r7
 80096e2:	6165      	str	r5, [r4, #20]
 80096e4:	eba5 0509 	sub.w	r5, r5, r9
 80096e8:	60a5      	str	r5, [r4, #8]
 80096ea:	42be      	cmp	r6, r7
 80096ec:	d900      	bls.n	80096f0 <__ssputs_r+0x86>
 80096ee:	463e      	mov	r6, r7
 80096f0:	4632      	mov	r2, r6
 80096f2:	4641      	mov	r1, r8
 80096f4:	6820      	ldr	r0, [r4, #0]
 80096f6:	f000 f967 	bl	80099c8 <memmove>
 80096fa:	68a3      	ldr	r3, [r4, #8]
 80096fc:	2000      	movs	r0, #0
 80096fe:	1b9b      	subs	r3, r3, r6
 8009700:	60a3      	str	r3, [r4, #8]
 8009702:	6823      	ldr	r3, [r4, #0]
 8009704:	4433      	add	r3, r6
 8009706:	6023      	str	r3, [r4, #0]
 8009708:	e7db      	b.n	80096c2 <__ssputs_r+0x58>
 800970a:	462a      	mov	r2, r5
 800970c:	f7ff ff7e 	bl	800960c <_realloc_r>
 8009710:	4606      	mov	r6, r0
 8009712:	2800      	cmp	r0, #0
 8009714:	d1e1      	bne.n	80096da <__ssputs_r+0x70>
 8009716:	4650      	mov	r0, sl
 8009718:	6921      	ldr	r1, [r4, #16]
 800971a:	f7fd ff57 	bl	80075cc <_free_r>
 800971e:	e7c7      	b.n	80096b0 <__ssputs_r+0x46>

08009720 <_svfiprintf_r>:
 8009720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009724:	4698      	mov	r8, r3
 8009726:	898b      	ldrh	r3, [r1, #12]
 8009728:	4607      	mov	r7, r0
 800972a:	061b      	lsls	r3, r3, #24
 800972c:	460d      	mov	r5, r1
 800972e:	4614      	mov	r4, r2
 8009730:	b09d      	sub	sp, #116	; 0x74
 8009732:	d50e      	bpl.n	8009752 <_svfiprintf_r+0x32>
 8009734:	690b      	ldr	r3, [r1, #16]
 8009736:	b963      	cbnz	r3, 8009752 <_svfiprintf_r+0x32>
 8009738:	2140      	movs	r1, #64	; 0x40
 800973a:	f7fd ffaf 	bl	800769c <_malloc_r>
 800973e:	6028      	str	r0, [r5, #0]
 8009740:	6128      	str	r0, [r5, #16]
 8009742:	b920      	cbnz	r0, 800974e <_svfiprintf_r+0x2e>
 8009744:	230c      	movs	r3, #12
 8009746:	603b      	str	r3, [r7, #0]
 8009748:	f04f 30ff 	mov.w	r0, #4294967295
 800974c:	e0d1      	b.n	80098f2 <_svfiprintf_r+0x1d2>
 800974e:	2340      	movs	r3, #64	; 0x40
 8009750:	616b      	str	r3, [r5, #20]
 8009752:	2300      	movs	r3, #0
 8009754:	9309      	str	r3, [sp, #36]	; 0x24
 8009756:	2320      	movs	r3, #32
 8009758:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800975c:	2330      	movs	r3, #48	; 0x30
 800975e:	f04f 0901 	mov.w	r9, #1
 8009762:	f8cd 800c 	str.w	r8, [sp, #12]
 8009766:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800990c <_svfiprintf_r+0x1ec>
 800976a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800976e:	4623      	mov	r3, r4
 8009770:	469a      	mov	sl, r3
 8009772:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009776:	b10a      	cbz	r2, 800977c <_svfiprintf_r+0x5c>
 8009778:	2a25      	cmp	r2, #37	; 0x25
 800977a:	d1f9      	bne.n	8009770 <_svfiprintf_r+0x50>
 800977c:	ebba 0b04 	subs.w	fp, sl, r4
 8009780:	d00b      	beq.n	800979a <_svfiprintf_r+0x7a>
 8009782:	465b      	mov	r3, fp
 8009784:	4622      	mov	r2, r4
 8009786:	4629      	mov	r1, r5
 8009788:	4638      	mov	r0, r7
 800978a:	f7ff ff6e 	bl	800966a <__ssputs_r>
 800978e:	3001      	adds	r0, #1
 8009790:	f000 80aa 	beq.w	80098e8 <_svfiprintf_r+0x1c8>
 8009794:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009796:	445a      	add	r2, fp
 8009798:	9209      	str	r2, [sp, #36]	; 0x24
 800979a:	f89a 3000 	ldrb.w	r3, [sl]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	f000 80a2 	beq.w	80098e8 <_svfiprintf_r+0x1c8>
 80097a4:	2300      	movs	r3, #0
 80097a6:	f04f 32ff 	mov.w	r2, #4294967295
 80097aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097ae:	f10a 0a01 	add.w	sl, sl, #1
 80097b2:	9304      	str	r3, [sp, #16]
 80097b4:	9307      	str	r3, [sp, #28]
 80097b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80097ba:	931a      	str	r3, [sp, #104]	; 0x68
 80097bc:	4654      	mov	r4, sl
 80097be:	2205      	movs	r2, #5
 80097c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097c4:	4851      	ldr	r0, [pc, #324]	; (800990c <_svfiprintf_r+0x1ec>)
 80097c6:	f7ff fb85 	bl	8008ed4 <memchr>
 80097ca:	9a04      	ldr	r2, [sp, #16]
 80097cc:	b9d8      	cbnz	r0, 8009806 <_svfiprintf_r+0xe6>
 80097ce:	06d0      	lsls	r0, r2, #27
 80097d0:	bf44      	itt	mi
 80097d2:	2320      	movmi	r3, #32
 80097d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097d8:	0711      	lsls	r1, r2, #28
 80097da:	bf44      	itt	mi
 80097dc:	232b      	movmi	r3, #43	; 0x2b
 80097de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097e2:	f89a 3000 	ldrb.w	r3, [sl]
 80097e6:	2b2a      	cmp	r3, #42	; 0x2a
 80097e8:	d015      	beq.n	8009816 <_svfiprintf_r+0xf6>
 80097ea:	4654      	mov	r4, sl
 80097ec:	2000      	movs	r0, #0
 80097ee:	f04f 0c0a 	mov.w	ip, #10
 80097f2:	9a07      	ldr	r2, [sp, #28]
 80097f4:	4621      	mov	r1, r4
 80097f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097fa:	3b30      	subs	r3, #48	; 0x30
 80097fc:	2b09      	cmp	r3, #9
 80097fe:	d94e      	bls.n	800989e <_svfiprintf_r+0x17e>
 8009800:	b1b0      	cbz	r0, 8009830 <_svfiprintf_r+0x110>
 8009802:	9207      	str	r2, [sp, #28]
 8009804:	e014      	b.n	8009830 <_svfiprintf_r+0x110>
 8009806:	eba0 0308 	sub.w	r3, r0, r8
 800980a:	fa09 f303 	lsl.w	r3, r9, r3
 800980e:	4313      	orrs	r3, r2
 8009810:	46a2      	mov	sl, r4
 8009812:	9304      	str	r3, [sp, #16]
 8009814:	e7d2      	b.n	80097bc <_svfiprintf_r+0x9c>
 8009816:	9b03      	ldr	r3, [sp, #12]
 8009818:	1d19      	adds	r1, r3, #4
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	9103      	str	r1, [sp, #12]
 800981e:	2b00      	cmp	r3, #0
 8009820:	bfbb      	ittet	lt
 8009822:	425b      	neglt	r3, r3
 8009824:	f042 0202 	orrlt.w	r2, r2, #2
 8009828:	9307      	strge	r3, [sp, #28]
 800982a:	9307      	strlt	r3, [sp, #28]
 800982c:	bfb8      	it	lt
 800982e:	9204      	strlt	r2, [sp, #16]
 8009830:	7823      	ldrb	r3, [r4, #0]
 8009832:	2b2e      	cmp	r3, #46	; 0x2e
 8009834:	d10c      	bne.n	8009850 <_svfiprintf_r+0x130>
 8009836:	7863      	ldrb	r3, [r4, #1]
 8009838:	2b2a      	cmp	r3, #42	; 0x2a
 800983a:	d135      	bne.n	80098a8 <_svfiprintf_r+0x188>
 800983c:	9b03      	ldr	r3, [sp, #12]
 800983e:	3402      	adds	r4, #2
 8009840:	1d1a      	adds	r2, r3, #4
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	9203      	str	r2, [sp, #12]
 8009846:	2b00      	cmp	r3, #0
 8009848:	bfb8      	it	lt
 800984a:	f04f 33ff 	movlt.w	r3, #4294967295
 800984e:	9305      	str	r3, [sp, #20]
 8009850:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8009910 <_svfiprintf_r+0x1f0>
 8009854:	2203      	movs	r2, #3
 8009856:	4650      	mov	r0, sl
 8009858:	7821      	ldrb	r1, [r4, #0]
 800985a:	f7ff fb3b 	bl	8008ed4 <memchr>
 800985e:	b140      	cbz	r0, 8009872 <_svfiprintf_r+0x152>
 8009860:	2340      	movs	r3, #64	; 0x40
 8009862:	eba0 000a 	sub.w	r0, r0, sl
 8009866:	fa03 f000 	lsl.w	r0, r3, r0
 800986a:	9b04      	ldr	r3, [sp, #16]
 800986c:	3401      	adds	r4, #1
 800986e:	4303      	orrs	r3, r0
 8009870:	9304      	str	r3, [sp, #16]
 8009872:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009876:	2206      	movs	r2, #6
 8009878:	4826      	ldr	r0, [pc, #152]	; (8009914 <_svfiprintf_r+0x1f4>)
 800987a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800987e:	f7ff fb29 	bl	8008ed4 <memchr>
 8009882:	2800      	cmp	r0, #0
 8009884:	d038      	beq.n	80098f8 <_svfiprintf_r+0x1d8>
 8009886:	4b24      	ldr	r3, [pc, #144]	; (8009918 <_svfiprintf_r+0x1f8>)
 8009888:	bb1b      	cbnz	r3, 80098d2 <_svfiprintf_r+0x1b2>
 800988a:	9b03      	ldr	r3, [sp, #12]
 800988c:	3307      	adds	r3, #7
 800988e:	f023 0307 	bic.w	r3, r3, #7
 8009892:	3308      	adds	r3, #8
 8009894:	9303      	str	r3, [sp, #12]
 8009896:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009898:	4433      	add	r3, r6
 800989a:	9309      	str	r3, [sp, #36]	; 0x24
 800989c:	e767      	b.n	800976e <_svfiprintf_r+0x4e>
 800989e:	460c      	mov	r4, r1
 80098a0:	2001      	movs	r0, #1
 80098a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80098a6:	e7a5      	b.n	80097f4 <_svfiprintf_r+0xd4>
 80098a8:	2300      	movs	r3, #0
 80098aa:	f04f 0c0a 	mov.w	ip, #10
 80098ae:	4619      	mov	r1, r3
 80098b0:	3401      	adds	r4, #1
 80098b2:	9305      	str	r3, [sp, #20]
 80098b4:	4620      	mov	r0, r4
 80098b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098ba:	3a30      	subs	r2, #48	; 0x30
 80098bc:	2a09      	cmp	r2, #9
 80098be:	d903      	bls.n	80098c8 <_svfiprintf_r+0x1a8>
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d0c5      	beq.n	8009850 <_svfiprintf_r+0x130>
 80098c4:	9105      	str	r1, [sp, #20]
 80098c6:	e7c3      	b.n	8009850 <_svfiprintf_r+0x130>
 80098c8:	4604      	mov	r4, r0
 80098ca:	2301      	movs	r3, #1
 80098cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80098d0:	e7f0      	b.n	80098b4 <_svfiprintf_r+0x194>
 80098d2:	ab03      	add	r3, sp, #12
 80098d4:	9300      	str	r3, [sp, #0]
 80098d6:	462a      	mov	r2, r5
 80098d8:	4638      	mov	r0, r7
 80098da:	4b10      	ldr	r3, [pc, #64]	; (800991c <_svfiprintf_r+0x1fc>)
 80098dc:	a904      	add	r1, sp, #16
 80098de:	f7fd ffef 	bl	80078c0 <_printf_float>
 80098e2:	1c42      	adds	r2, r0, #1
 80098e4:	4606      	mov	r6, r0
 80098e6:	d1d6      	bne.n	8009896 <_svfiprintf_r+0x176>
 80098e8:	89ab      	ldrh	r3, [r5, #12]
 80098ea:	065b      	lsls	r3, r3, #25
 80098ec:	f53f af2c 	bmi.w	8009748 <_svfiprintf_r+0x28>
 80098f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098f2:	b01d      	add	sp, #116	; 0x74
 80098f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098f8:	ab03      	add	r3, sp, #12
 80098fa:	9300      	str	r3, [sp, #0]
 80098fc:	462a      	mov	r2, r5
 80098fe:	4638      	mov	r0, r7
 8009900:	4b06      	ldr	r3, [pc, #24]	; (800991c <_svfiprintf_r+0x1fc>)
 8009902:	a904      	add	r1, sp, #16
 8009904:	f7fe fa78 	bl	8007df8 <_printf_i>
 8009908:	e7eb      	b.n	80098e2 <_svfiprintf_r+0x1c2>
 800990a:	bf00      	nop
 800990c:	0800aa14 	.word	0x0800aa14
 8009910:	0800aa1a 	.word	0x0800aa1a
 8009914:	0800aa1e 	.word	0x0800aa1e
 8009918:	080078c1 	.word	0x080078c1
 800991c:	0800966b 	.word	0x0800966b

08009920 <_read_r>:
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	4604      	mov	r4, r0
 8009924:	4608      	mov	r0, r1
 8009926:	4611      	mov	r1, r2
 8009928:	2200      	movs	r2, #0
 800992a:	4d05      	ldr	r5, [pc, #20]	; (8009940 <_read_r+0x20>)
 800992c:	602a      	str	r2, [r5, #0]
 800992e:	461a      	mov	r2, r3
 8009930:	f7f9 f957 	bl	8002be2 <_read>
 8009934:	1c43      	adds	r3, r0, #1
 8009936:	d102      	bne.n	800993e <_read_r+0x1e>
 8009938:	682b      	ldr	r3, [r5, #0]
 800993a:	b103      	cbz	r3, 800993e <_read_r+0x1e>
 800993c:	6023      	str	r3, [r4, #0]
 800993e:	bd38      	pop	{r3, r4, r5, pc}
 8009940:	20001864 	.word	0x20001864

08009944 <__assert_func>:
 8009944:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009946:	4614      	mov	r4, r2
 8009948:	461a      	mov	r2, r3
 800994a:	4b09      	ldr	r3, [pc, #36]	; (8009970 <__assert_func+0x2c>)
 800994c:	4605      	mov	r5, r0
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	68d8      	ldr	r0, [r3, #12]
 8009952:	b14c      	cbz	r4, 8009968 <__assert_func+0x24>
 8009954:	4b07      	ldr	r3, [pc, #28]	; (8009974 <__assert_func+0x30>)
 8009956:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800995a:	9100      	str	r1, [sp, #0]
 800995c:	462b      	mov	r3, r5
 800995e:	4906      	ldr	r1, [pc, #24]	; (8009978 <__assert_func+0x34>)
 8009960:	f000 f80e 	bl	8009980 <fiprintf>
 8009964:	f000 fa78 	bl	8009e58 <abort>
 8009968:	4b04      	ldr	r3, [pc, #16]	; (800997c <__assert_func+0x38>)
 800996a:	461c      	mov	r4, r3
 800996c:	e7f3      	b.n	8009956 <__assert_func+0x12>
 800996e:	bf00      	nop
 8009970:	20000040 	.word	0x20000040
 8009974:	0800aa25 	.word	0x0800aa25
 8009978:	0800aa32 	.word	0x0800aa32
 800997c:	0800aa60 	.word	0x0800aa60

08009980 <fiprintf>:
 8009980:	b40e      	push	{r1, r2, r3}
 8009982:	b503      	push	{r0, r1, lr}
 8009984:	4601      	mov	r1, r0
 8009986:	ab03      	add	r3, sp, #12
 8009988:	4805      	ldr	r0, [pc, #20]	; (80099a0 <fiprintf+0x20>)
 800998a:	f853 2b04 	ldr.w	r2, [r3], #4
 800998e:	6800      	ldr	r0, [r0, #0]
 8009990:	9301      	str	r3, [sp, #4]
 8009992:	f000 f863 	bl	8009a5c <_vfiprintf_r>
 8009996:	b002      	add	sp, #8
 8009998:	f85d eb04 	ldr.w	lr, [sp], #4
 800999c:	b003      	add	sp, #12
 800999e:	4770      	bx	lr
 80099a0:	20000040 	.word	0x20000040

080099a4 <__ascii_mbtowc>:
 80099a4:	b082      	sub	sp, #8
 80099a6:	b901      	cbnz	r1, 80099aa <__ascii_mbtowc+0x6>
 80099a8:	a901      	add	r1, sp, #4
 80099aa:	b142      	cbz	r2, 80099be <__ascii_mbtowc+0x1a>
 80099ac:	b14b      	cbz	r3, 80099c2 <__ascii_mbtowc+0x1e>
 80099ae:	7813      	ldrb	r3, [r2, #0]
 80099b0:	600b      	str	r3, [r1, #0]
 80099b2:	7812      	ldrb	r2, [r2, #0]
 80099b4:	1e10      	subs	r0, r2, #0
 80099b6:	bf18      	it	ne
 80099b8:	2001      	movne	r0, #1
 80099ba:	b002      	add	sp, #8
 80099bc:	4770      	bx	lr
 80099be:	4610      	mov	r0, r2
 80099c0:	e7fb      	b.n	80099ba <__ascii_mbtowc+0x16>
 80099c2:	f06f 0001 	mvn.w	r0, #1
 80099c6:	e7f8      	b.n	80099ba <__ascii_mbtowc+0x16>

080099c8 <memmove>:
 80099c8:	4288      	cmp	r0, r1
 80099ca:	b510      	push	{r4, lr}
 80099cc:	eb01 0402 	add.w	r4, r1, r2
 80099d0:	d902      	bls.n	80099d8 <memmove+0x10>
 80099d2:	4284      	cmp	r4, r0
 80099d4:	4623      	mov	r3, r4
 80099d6:	d807      	bhi.n	80099e8 <memmove+0x20>
 80099d8:	1e43      	subs	r3, r0, #1
 80099da:	42a1      	cmp	r1, r4
 80099dc:	d008      	beq.n	80099f0 <memmove+0x28>
 80099de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099e6:	e7f8      	b.n	80099da <memmove+0x12>
 80099e8:	4601      	mov	r1, r0
 80099ea:	4402      	add	r2, r0
 80099ec:	428a      	cmp	r2, r1
 80099ee:	d100      	bne.n	80099f2 <memmove+0x2a>
 80099f0:	bd10      	pop	{r4, pc}
 80099f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80099f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80099fa:	e7f7      	b.n	80099ec <memmove+0x24>

080099fc <_malloc_usable_size_r>:
 80099fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a00:	1f18      	subs	r0, r3, #4
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	bfbc      	itt	lt
 8009a06:	580b      	ldrlt	r3, [r1, r0]
 8009a08:	18c0      	addlt	r0, r0, r3
 8009a0a:	4770      	bx	lr

08009a0c <__sfputc_r>:
 8009a0c:	6893      	ldr	r3, [r2, #8]
 8009a0e:	b410      	push	{r4}
 8009a10:	3b01      	subs	r3, #1
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	6093      	str	r3, [r2, #8]
 8009a16:	da07      	bge.n	8009a28 <__sfputc_r+0x1c>
 8009a18:	6994      	ldr	r4, [r2, #24]
 8009a1a:	42a3      	cmp	r3, r4
 8009a1c:	db01      	blt.n	8009a22 <__sfputc_r+0x16>
 8009a1e:	290a      	cmp	r1, #10
 8009a20:	d102      	bne.n	8009a28 <__sfputc_r+0x1c>
 8009a22:	bc10      	pop	{r4}
 8009a24:	f000 b94a 	b.w	8009cbc <__swbuf_r>
 8009a28:	6813      	ldr	r3, [r2, #0]
 8009a2a:	1c58      	adds	r0, r3, #1
 8009a2c:	6010      	str	r0, [r2, #0]
 8009a2e:	7019      	strb	r1, [r3, #0]
 8009a30:	4608      	mov	r0, r1
 8009a32:	bc10      	pop	{r4}
 8009a34:	4770      	bx	lr

08009a36 <__sfputs_r>:
 8009a36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a38:	4606      	mov	r6, r0
 8009a3a:	460f      	mov	r7, r1
 8009a3c:	4614      	mov	r4, r2
 8009a3e:	18d5      	adds	r5, r2, r3
 8009a40:	42ac      	cmp	r4, r5
 8009a42:	d101      	bne.n	8009a48 <__sfputs_r+0x12>
 8009a44:	2000      	movs	r0, #0
 8009a46:	e007      	b.n	8009a58 <__sfputs_r+0x22>
 8009a48:	463a      	mov	r2, r7
 8009a4a:	4630      	mov	r0, r6
 8009a4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a50:	f7ff ffdc 	bl	8009a0c <__sfputc_r>
 8009a54:	1c43      	adds	r3, r0, #1
 8009a56:	d1f3      	bne.n	8009a40 <__sfputs_r+0xa>
 8009a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a5c <_vfiprintf_r>:
 8009a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a60:	460d      	mov	r5, r1
 8009a62:	4614      	mov	r4, r2
 8009a64:	4698      	mov	r8, r3
 8009a66:	4606      	mov	r6, r0
 8009a68:	b09d      	sub	sp, #116	; 0x74
 8009a6a:	b118      	cbz	r0, 8009a74 <_vfiprintf_r+0x18>
 8009a6c:	6983      	ldr	r3, [r0, #24]
 8009a6e:	b90b      	cbnz	r3, 8009a74 <_vfiprintf_r+0x18>
 8009a70:	f7fd fc52 	bl	8007318 <__sinit>
 8009a74:	4b89      	ldr	r3, [pc, #548]	; (8009c9c <_vfiprintf_r+0x240>)
 8009a76:	429d      	cmp	r5, r3
 8009a78:	d11b      	bne.n	8009ab2 <_vfiprintf_r+0x56>
 8009a7a:	6875      	ldr	r5, [r6, #4]
 8009a7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a7e:	07d9      	lsls	r1, r3, #31
 8009a80:	d405      	bmi.n	8009a8e <_vfiprintf_r+0x32>
 8009a82:	89ab      	ldrh	r3, [r5, #12]
 8009a84:	059a      	lsls	r2, r3, #22
 8009a86:	d402      	bmi.n	8009a8e <_vfiprintf_r+0x32>
 8009a88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a8a:	f7f9 f9b5 	bl	8002df8 <__retarget_lock_acquire_recursive>
 8009a8e:	89ab      	ldrh	r3, [r5, #12]
 8009a90:	071b      	lsls	r3, r3, #28
 8009a92:	d501      	bpl.n	8009a98 <_vfiprintf_r+0x3c>
 8009a94:	692b      	ldr	r3, [r5, #16]
 8009a96:	b9eb      	cbnz	r3, 8009ad4 <_vfiprintf_r+0x78>
 8009a98:	4629      	mov	r1, r5
 8009a9a:	4630      	mov	r0, r6
 8009a9c:	f000 f96e 	bl	8009d7c <__swsetup_r>
 8009aa0:	b1c0      	cbz	r0, 8009ad4 <_vfiprintf_r+0x78>
 8009aa2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009aa4:	07dc      	lsls	r4, r3, #31
 8009aa6:	d50e      	bpl.n	8009ac6 <_vfiprintf_r+0x6a>
 8009aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8009aac:	b01d      	add	sp, #116	; 0x74
 8009aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ab2:	4b7b      	ldr	r3, [pc, #492]	; (8009ca0 <_vfiprintf_r+0x244>)
 8009ab4:	429d      	cmp	r5, r3
 8009ab6:	d101      	bne.n	8009abc <_vfiprintf_r+0x60>
 8009ab8:	68b5      	ldr	r5, [r6, #8]
 8009aba:	e7df      	b.n	8009a7c <_vfiprintf_r+0x20>
 8009abc:	4b79      	ldr	r3, [pc, #484]	; (8009ca4 <_vfiprintf_r+0x248>)
 8009abe:	429d      	cmp	r5, r3
 8009ac0:	bf08      	it	eq
 8009ac2:	68f5      	ldreq	r5, [r6, #12]
 8009ac4:	e7da      	b.n	8009a7c <_vfiprintf_r+0x20>
 8009ac6:	89ab      	ldrh	r3, [r5, #12]
 8009ac8:	0598      	lsls	r0, r3, #22
 8009aca:	d4ed      	bmi.n	8009aa8 <_vfiprintf_r+0x4c>
 8009acc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ace:	f7f9 f9a7 	bl	8002e20 <__retarget_lock_release_recursive>
 8009ad2:	e7e9      	b.n	8009aa8 <_vfiprintf_r+0x4c>
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	9309      	str	r3, [sp, #36]	; 0x24
 8009ad8:	2320      	movs	r3, #32
 8009ada:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ade:	2330      	movs	r3, #48	; 0x30
 8009ae0:	f04f 0901 	mov.w	r9, #1
 8009ae4:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ae8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009ca8 <_vfiprintf_r+0x24c>
 8009aec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009af0:	4623      	mov	r3, r4
 8009af2:	469a      	mov	sl, r3
 8009af4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009af8:	b10a      	cbz	r2, 8009afe <_vfiprintf_r+0xa2>
 8009afa:	2a25      	cmp	r2, #37	; 0x25
 8009afc:	d1f9      	bne.n	8009af2 <_vfiprintf_r+0x96>
 8009afe:	ebba 0b04 	subs.w	fp, sl, r4
 8009b02:	d00b      	beq.n	8009b1c <_vfiprintf_r+0xc0>
 8009b04:	465b      	mov	r3, fp
 8009b06:	4622      	mov	r2, r4
 8009b08:	4629      	mov	r1, r5
 8009b0a:	4630      	mov	r0, r6
 8009b0c:	f7ff ff93 	bl	8009a36 <__sfputs_r>
 8009b10:	3001      	adds	r0, #1
 8009b12:	f000 80aa 	beq.w	8009c6a <_vfiprintf_r+0x20e>
 8009b16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b18:	445a      	add	r2, fp
 8009b1a:	9209      	str	r2, [sp, #36]	; 0x24
 8009b1c:	f89a 3000 	ldrb.w	r3, [sl]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	f000 80a2 	beq.w	8009c6a <_vfiprintf_r+0x20e>
 8009b26:	2300      	movs	r3, #0
 8009b28:	f04f 32ff 	mov.w	r2, #4294967295
 8009b2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b30:	f10a 0a01 	add.w	sl, sl, #1
 8009b34:	9304      	str	r3, [sp, #16]
 8009b36:	9307      	str	r3, [sp, #28]
 8009b38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009b3c:	931a      	str	r3, [sp, #104]	; 0x68
 8009b3e:	4654      	mov	r4, sl
 8009b40:	2205      	movs	r2, #5
 8009b42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b46:	4858      	ldr	r0, [pc, #352]	; (8009ca8 <_vfiprintf_r+0x24c>)
 8009b48:	f7ff f9c4 	bl	8008ed4 <memchr>
 8009b4c:	9a04      	ldr	r2, [sp, #16]
 8009b4e:	b9d8      	cbnz	r0, 8009b88 <_vfiprintf_r+0x12c>
 8009b50:	06d1      	lsls	r1, r2, #27
 8009b52:	bf44      	itt	mi
 8009b54:	2320      	movmi	r3, #32
 8009b56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b5a:	0713      	lsls	r3, r2, #28
 8009b5c:	bf44      	itt	mi
 8009b5e:	232b      	movmi	r3, #43	; 0x2b
 8009b60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b64:	f89a 3000 	ldrb.w	r3, [sl]
 8009b68:	2b2a      	cmp	r3, #42	; 0x2a
 8009b6a:	d015      	beq.n	8009b98 <_vfiprintf_r+0x13c>
 8009b6c:	4654      	mov	r4, sl
 8009b6e:	2000      	movs	r0, #0
 8009b70:	f04f 0c0a 	mov.w	ip, #10
 8009b74:	9a07      	ldr	r2, [sp, #28]
 8009b76:	4621      	mov	r1, r4
 8009b78:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b7c:	3b30      	subs	r3, #48	; 0x30
 8009b7e:	2b09      	cmp	r3, #9
 8009b80:	d94e      	bls.n	8009c20 <_vfiprintf_r+0x1c4>
 8009b82:	b1b0      	cbz	r0, 8009bb2 <_vfiprintf_r+0x156>
 8009b84:	9207      	str	r2, [sp, #28]
 8009b86:	e014      	b.n	8009bb2 <_vfiprintf_r+0x156>
 8009b88:	eba0 0308 	sub.w	r3, r0, r8
 8009b8c:	fa09 f303 	lsl.w	r3, r9, r3
 8009b90:	4313      	orrs	r3, r2
 8009b92:	46a2      	mov	sl, r4
 8009b94:	9304      	str	r3, [sp, #16]
 8009b96:	e7d2      	b.n	8009b3e <_vfiprintf_r+0xe2>
 8009b98:	9b03      	ldr	r3, [sp, #12]
 8009b9a:	1d19      	adds	r1, r3, #4
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	9103      	str	r1, [sp, #12]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	bfbb      	ittet	lt
 8009ba4:	425b      	neglt	r3, r3
 8009ba6:	f042 0202 	orrlt.w	r2, r2, #2
 8009baa:	9307      	strge	r3, [sp, #28]
 8009bac:	9307      	strlt	r3, [sp, #28]
 8009bae:	bfb8      	it	lt
 8009bb0:	9204      	strlt	r2, [sp, #16]
 8009bb2:	7823      	ldrb	r3, [r4, #0]
 8009bb4:	2b2e      	cmp	r3, #46	; 0x2e
 8009bb6:	d10c      	bne.n	8009bd2 <_vfiprintf_r+0x176>
 8009bb8:	7863      	ldrb	r3, [r4, #1]
 8009bba:	2b2a      	cmp	r3, #42	; 0x2a
 8009bbc:	d135      	bne.n	8009c2a <_vfiprintf_r+0x1ce>
 8009bbe:	9b03      	ldr	r3, [sp, #12]
 8009bc0:	3402      	adds	r4, #2
 8009bc2:	1d1a      	adds	r2, r3, #4
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	9203      	str	r2, [sp, #12]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	bfb8      	it	lt
 8009bcc:	f04f 33ff 	movlt.w	r3, #4294967295
 8009bd0:	9305      	str	r3, [sp, #20]
 8009bd2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8009cac <_vfiprintf_r+0x250>
 8009bd6:	2203      	movs	r2, #3
 8009bd8:	4650      	mov	r0, sl
 8009bda:	7821      	ldrb	r1, [r4, #0]
 8009bdc:	f7ff f97a 	bl	8008ed4 <memchr>
 8009be0:	b140      	cbz	r0, 8009bf4 <_vfiprintf_r+0x198>
 8009be2:	2340      	movs	r3, #64	; 0x40
 8009be4:	eba0 000a 	sub.w	r0, r0, sl
 8009be8:	fa03 f000 	lsl.w	r0, r3, r0
 8009bec:	9b04      	ldr	r3, [sp, #16]
 8009bee:	3401      	adds	r4, #1
 8009bf0:	4303      	orrs	r3, r0
 8009bf2:	9304      	str	r3, [sp, #16]
 8009bf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bf8:	2206      	movs	r2, #6
 8009bfa:	482d      	ldr	r0, [pc, #180]	; (8009cb0 <_vfiprintf_r+0x254>)
 8009bfc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c00:	f7ff f968 	bl	8008ed4 <memchr>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d03f      	beq.n	8009c88 <_vfiprintf_r+0x22c>
 8009c08:	4b2a      	ldr	r3, [pc, #168]	; (8009cb4 <_vfiprintf_r+0x258>)
 8009c0a:	bb1b      	cbnz	r3, 8009c54 <_vfiprintf_r+0x1f8>
 8009c0c:	9b03      	ldr	r3, [sp, #12]
 8009c0e:	3307      	adds	r3, #7
 8009c10:	f023 0307 	bic.w	r3, r3, #7
 8009c14:	3308      	adds	r3, #8
 8009c16:	9303      	str	r3, [sp, #12]
 8009c18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c1a:	443b      	add	r3, r7
 8009c1c:	9309      	str	r3, [sp, #36]	; 0x24
 8009c1e:	e767      	b.n	8009af0 <_vfiprintf_r+0x94>
 8009c20:	460c      	mov	r4, r1
 8009c22:	2001      	movs	r0, #1
 8009c24:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c28:	e7a5      	b.n	8009b76 <_vfiprintf_r+0x11a>
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	f04f 0c0a 	mov.w	ip, #10
 8009c30:	4619      	mov	r1, r3
 8009c32:	3401      	adds	r4, #1
 8009c34:	9305      	str	r3, [sp, #20]
 8009c36:	4620      	mov	r0, r4
 8009c38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c3c:	3a30      	subs	r2, #48	; 0x30
 8009c3e:	2a09      	cmp	r2, #9
 8009c40:	d903      	bls.n	8009c4a <_vfiprintf_r+0x1ee>
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d0c5      	beq.n	8009bd2 <_vfiprintf_r+0x176>
 8009c46:	9105      	str	r1, [sp, #20]
 8009c48:	e7c3      	b.n	8009bd2 <_vfiprintf_r+0x176>
 8009c4a:	4604      	mov	r4, r0
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c52:	e7f0      	b.n	8009c36 <_vfiprintf_r+0x1da>
 8009c54:	ab03      	add	r3, sp, #12
 8009c56:	9300      	str	r3, [sp, #0]
 8009c58:	462a      	mov	r2, r5
 8009c5a:	4630      	mov	r0, r6
 8009c5c:	4b16      	ldr	r3, [pc, #88]	; (8009cb8 <_vfiprintf_r+0x25c>)
 8009c5e:	a904      	add	r1, sp, #16
 8009c60:	f7fd fe2e 	bl	80078c0 <_printf_float>
 8009c64:	4607      	mov	r7, r0
 8009c66:	1c78      	adds	r0, r7, #1
 8009c68:	d1d6      	bne.n	8009c18 <_vfiprintf_r+0x1bc>
 8009c6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c6c:	07d9      	lsls	r1, r3, #31
 8009c6e:	d405      	bmi.n	8009c7c <_vfiprintf_r+0x220>
 8009c70:	89ab      	ldrh	r3, [r5, #12]
 8009c72:	059a      	lsls	r2, r3, #22
 8009c74:	d402      	bmi.n	8009c7c <_vfiprintf_r+0x220>
 8009c76:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c78:	f7f9 f8d2 	bl	8002e20 <__retarget_lock_release_recursive>
 8009c7c:	89ab      	ldrh	r3, [r5, #12]
 8009c7e:	065b      	lsls	r3, r3, #25
 8009c80:	f53f af12 	bmi.w	8009aa8 <_vfiprintf_r+0x4c>
 8009c84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c86:	e711      	b.n	8009aac <_vfiprintf_r+0x50>
 8009c88:	ab03      	add	r3, sp, #12
 8009c8a:	9300      	str	r3, [sp, #0]
 8009c8c:	462a      	mov	r2, r5
 8009c8e:	4630      	mov	r0, r6
 8009c90:	4b09      	ldr	r3, [pc, #36]	; (8009cb8 <_vfiprintf_r+0x25c>)
 8009c92:	a904      	add	r1, sp, #16
 8009c94:	f7fe f8b0 	bl	8007df8 <_printf_i>
 8009c98:	e7e4      	b.n	8009c64 <_vfiprintf_r+0x208>
 8009c9a:	bf00      	nop
 8009c9c:	0800a7b4 	.word	0x0800a7b4
 8009ca0:	0800a7d4 	.word	0x0800a7d4
 8009ca4:	0800a794 	.word	0x0800a794
 8009ca8:	0800aa14 	.word	0x0800aa14
 8009cac:	0800aa1a 	.word	0x0800aa1a
 8009cb0:	0800aa1e 	.word	0x0800aa1e
 8009cb4:	080078c1 	.word	0x080078c1
 8009cb8:	08009a37 	.word	0x08009a37

08009cbc <__swbuf_r>:
 8009cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cbe:	460e      	mov	r6, r1
 8009cc0:	4614      	mov	r4, r2
 8009cc2:	4605      	mov	r5, r0
 8009cc4:	b118      	cbz	r0, 8009cce <__swbuf_r+0x12>
 8009cc6:	6983      	ldr	r3, [r0, #24]
 8009cc8:	b90b      	cbnz	r3, 8009cce <__swbuf_r+0x12>
 8009cca:	f7fd fb25 	bl	8007318 <__sinit>
 8009cce:	4b21      	ldr	r3, [pc, #132]	; (8009d54 <__swbuf_r+0x98>)
 8009cd0:	429c      	cmp	r4, r3
 8009cd2:	d12b      	bne.n	8009d2c <__swbuf_r+0x70>
 8009cd4:	686c      	ldr	r4, [r5, #4]
 8009cd6:	69a3      	ldr	r3, [r4, #24]
 8009cd8:	60a3      	str	r3, [r4, #8]
 8009cda:	89a3      	ldrh	r3, [r4, #12]
 8009cdc:	071a      	lsls	r2, r3, #28
 8009cde:	d52f      	bpl.n	8009d40 <__swbuf_r+0x84>
 8009ce0:	6923      	ldr	r3, [r4, #16]
 8009ce2:	b36b      	cbz	r3, 8009d40 <__swbuf_r+0x84>
 8009ce4:	6923      	ldr	r3, [r4, #16]
 8009ce6:	6820      	ldr	r0, [r4, #0]
 8009ce8:	b2f6      	uxtb	r6, r6
 8009cea:	1ac0      	subs	r0, r0, r3
 8009cec:	6963      	ldr	r3, [r4, #20]
 8009cee:	4637      	mov	r7, r6
 8009cf0:	4283      	cmp	r3, r0
 8009cf2:	dc04      	bgt.n	8009cfe <__swbuf_r+0x42>
 8009cf4:	4621      	mov	r1, r4
 8009cf6:	4628      	mov	r0, r5
 8009cf8:	f7fd fa7a 	bl	80071f0 <_fflush_r>
 8009cfc:	bb30      	cbnz	r0, 8009d4c <__swbuf_r+0x90>
 8009cfe:	68a3      	ldr	r3, [r4, #8]
 8009d00:	3001      	adds	r0, #1
 8009d02:	3b01      	subs	r3, #1
 8009d04:	60a3      	str	r3, [r4, #8]
 8009d06:	6823      	ldr	r3, [r4, #0]
 8009d08:	1c5a      	adds	r2, r3, #1
 8009d0a:	6022      	str	r2, [r4, #0]
 8009d0c:	701e      	strb	r6, [r3, #0]
 8009d0e:	6963      	ldr	r3, [r4, #20]
 8009d10:	4283      	cmp	r3, r0
 8009d12:	d004      	beq.n	8009d1e <__swbuf_r+0x62>
 8009d14:	89a3      	ldrh	r3, [r4, #12]
 8009d16:	07db      	lsls	r3, r3, #31
 8009d18:	d506      	bpl.n	8009d28 <__swbuf_r+0x6c>
 8009d1a:	2e0a      	cmp	r6, #10
 8009d1c:	d104      	bne.n	8009d28 <__swbuf_r+0x6c>
 8009d1e:	4621      	mov	r1, r4
 8009d20:	4628      	mov	r0, r5
 8009d22:	f7fd fa65 	bl	80071f0 <_fflush_r>
 8009d26:	b988      	cbnz	r0, 8009d4c <__swbuf_r+0x90>
 8009d28:	4638      	mov	r0, r7
 8009d2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d2c:	4b0a      	ldr	r3, [pc, #40]	; (8009d58 <__swbuf_r+0x9c>)
 8009d2e:	429c      	cmp	r4, r3
 8009d30:	d101      	bne.n	8009d36 <__swbuf_r+0x7a>
 8009d32:	68ac      	ldr	r4, [r5, #8]
 8009d34:	e7cf      	b.n	8009cd6 <__swbuf_r+0x1a>
 8009d36:	4b09      	ldr	r3, [pc, #36]	; (8009d5c <__swbuf_r+0xa0>)
 8009d38:	429c      	cmp	r4, r3
 8009d3a:	bf08      	it	eq
 8009d3c:	68ec      	ldreq	r4, [r5, #12]
 8009d3e:	e7ca      	b.n	8009cd6 <__swbuf_r+0x1a>
 8009d40:	4621      	mov	r1, r4
 8009d42:	4628      	mov	r0, r5
 8009d44:	f000 f81a 	bl	8009d7c <__swsetup_r>
 8009d48:	2800      	cmp	r0, #0
 8009d4a:	d0cb      	beq.n	8009ce4 <__swbuf_r+0x28>
 8009d4c:	f04f 37ff 	mov.w	r7, #4294967295
 8009d50:	e7ea      	b.n	8009d28 <__swbuf_r+0x6c>
 8009d52:	bf00      	nop
 8009d54:	0800a7b4 	.word	0x0800a7b4
 8009d58:	0800a7d4 	.word	0x0800a7d4
 8009d5c:	0800a794 	.word	0x0800a794

08009d60 <__ascii_wctomb>:
 8009d60:	4603      	mov	r3, r0
 8009d62:	4608      	mov	r0, r1
 8009d64:	b141      	cbz	r1, 8009d78 <__ascii_wctomb+0x18>
 8009d66:	2aff      	cmp	r2, #255	; 0xff
 8009d68:	d904      	bls.n	8009d74 <__ascii_wctomb+0x14>
 8009d6a:	228a      	movs	r2, #138	; 0x8a
 8009d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d70:	601a      	str	r2, [r3, #0]
 8009d72:	4770      	bx	lr
 8009d74:	2001      	movs	r0, #1
 8009d76:	700a      	strb	r2, [r1, #0]
 8009d78:	4770      	bx	lr
	...

08009d7c <__swsetup_r>:
 8009d7c:	4b32      	ldr	r3, [pc, #200]	; (8009e48 <__swsetup_r+0xcc>)
 8009d7e:	b570      	push	{r4, r5, r6, lr}
 8009d80:	681d      	ldr	r5, [r3, #0]
 8009d82:	4606      	mov	r6, r0
 8009d84:	460c      	mov	r4, r1
 8009d86:	b125      	cbz	r5, 8009d92 <__swsetup_r+0x16>
 8009d88:	69ab      	ldr	r3, [r5, #24]
 8009d8a:	b913      	cbnz	r3, 8009d92 <__swsetup_r+0x16>
 8009d8c:	4628      	mov	r0, r5
 8009d8e:	f7fd fac3 	bl	8007318 <__sinit>
 8009d92:	4b2e      	ldr	r3, [pc, #184]	; (8009e4c <__swsetup_r+0xd0>)
 8009d94:	429c      	cmp	r4, r3
 8009d96:	d10f      	bne.n	8009db8 <__swsetup_r+0x3c>
 8009d98:	686c      	ldr	r4, [r5, #4]
 8009d9a:	89a3      	ldrh	r3, [r4, #12]
 8009d9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009da0:	0719      	lsls	r1, r3, #28
 8009da2:	d42c      	bmi.n	8009dfe <__swsetup_r+0x82>
 8009da4:	06dd      	lsls	r5, r3, #27
 8009da6:	d411      	bmi.n	8009dcc <__swsetup_r+0x50>
 8009da8:	2309      	movs	r3, #9
 8009daa:	6033      	str	r3, [r6, #0]
 8009dac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009db0:	f04f 30ff 	mov.w	r0, #4294967295
 8009db4:	81a3      	strh	r3, [r4, #12]
 8009db6:	e03e      	b.n	8009e36 <__swsetup_r+0xba>
 8009db8:	4b25      	ldr	r3, [pc, #148]	; (8009e50 <__swsetup_r+0xd4>)
 8009dba:	429c      	cmp	r4, r3
 8009dbc:	d101      	bne.n	8009dc2 <__swsetup_r+0x46>
 8009dbe:	68ac      	ldr	r4, [r5, #8]
 8009dc0:	e7eb      	b.n	8009d9a <__swsetup_r+0x1e>
 8009dc2:	4b24      	ldr	r3, [pc, #144]	; (8009e54 <__swsetup_r+0xd8>)
 8009dc4:	429c      	cmp	r4, r3
 8009dc6:	bf08      	it	eq
 8009dc8:	68ec      	ldreq	r4, [r5, #12]
 8009dca:	e7e6      	b.n	8009d9a <__swsetup_r+0x1e>
 8009dcc:	0758      	lsls	r0, r3, #29
 8009dce:	d512      	bpl.n	8009df6 <__swsetup_r+0x7a>
 8009dd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009dd2:	b141      	cbz	r1, 8009de6 <__swsetup_r+0x6a>
 8009dd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009dd8:	4299      	cmp	r1, r3
 8009dda:	d002      	beq.n	8009de2 <__swsetup_r+0x66>
 8009ddc:	4630      	mov	r0, r6
 8009dde:	f7fd fbf5 	bl	80075cc <_free_r>
 8009de2:	2300      	movs	r3, #0
 8009de4:	6363      	str	r3, [r4, #52]	; 0x34
 8009de6:	89a3      	ldrh	r3, [r4, #12]
 8009de8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009dec:	81a3      	strh	r3, [r4, #12]
 8009dee:	2300      	movs	r3, #0
 8009df0:	6063      	str	r3, [r4, #4]
 8009df2:	6923      	ldr	r3, [r4, #16]
 8009df4:	6023      	str	r3, [r4, #0]
 8009df6:	89a3      	ldrh	r3, [r4, #12]
 8009df8:	f043 0308 	orr.w	r3, r3, #8
 8009dfc:	81a3      	strh	r3, [r4, #12]
 8009dfe:	6923      	ldr	r3, [r4, #16]
 8009e00:	b94b      	cbnz	r3, 8009e16 <__swsetup_r+0x9a>
 8009e02:	89a3      	ldrh	r3, [r4, #12]
 8009e04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009e08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e0c:	d003      	beq.n	8009e16 <__swsetup_r+0x9a>
 8009e0e:	4621      	mov	r1, r4
 8009e10:	4630      	mov	r0, r6
 8009e12:	f7fd fb69 	bl	80074e8 <__smakebuf_r>
 8009e16:	89a0      	ldrh	r0, [r4, #12]
 8009e18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e1c:	f010 0301 	ands.w	r3, r0, #1
 8009e20:	d00a      	beq.n	8009e38 <__swsetup_r+0xbc>
 8009e22:	2300      	movs	r3, #0
 8009e24:	60a3      	str	r3, [r4, #8]
 8009e26:	6963      	ldr	r3, [r4, #20]
 8009e28:	425b      	negs	r3, r3
 8009e2a:	61a3      	str	r3, [r4, #24]
 8009e2c:	6923      	ldr	r3, [r4, #16]
 8009e2e:	b943      	cbnz	r3, 8009e42 <__swsetup_r+0xc6>
 8009e30:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009e34:	d1ba      	bne.n	8009dac <__swsetup_r+0x30>
 8009e36:	bd70      	pop	{r4, r5, r6, pc}
 8009e38:	0781      	lsls	r1, r0, #30
 8009e3a:	bf58      	it	pl
 8009e3c:	6963      	ldrpl	r3, [r4, #20]
 8009e3e:	60a3      	str	r3, [r4, #8]
 8009e40:	e7f4      	b.n	8009e2c <__swsetup_r+0xb0>
 8009e42:	2000      	movs	r0, #0
 8009e44:	e7f7      	b.n	8009e36 <__swsetup_r+0xba>
 8009e46:	bf00      	nop
 8009e48:	20000040 	.word	0x20000040
 8009e4c:	0800a7b4 	.word	0x0800a7b4
 8009e50:	0800a7d4 	.word	0x0800a7d4
 8009e54:	0800a794 	.word	0x0800a794

08009e58 <abort>:
 8009e58:	2006      	movs	r0, #6
 8009e5a:	b508      	push	{r3, lr}
 8009e5c:	f000 f82c 	bl	8009eb8 <raise>
 8009e60:	2001      	movs	r0, #1
 8009e62:	f7f8 feb4 	bl	8002bce <_exit>

08009e66 <_raise_r>:
 8009e66:	291f      	cmp	r1, #31
 8009e68:	b538      	push	{r3, r4, r5, lr}
 8009e6a:	4604      	mov	r4, r0
 8009e6c:	460d      	mov	r5, r1
 8009e6e:	d904      	bls.n	8009e7a <_raise_r+0x14>
 8009e70:	2316      	movs	r3, #22
 8009e72:	6003      	str	r3, [r0, #0]
 8009e74:	f04f 30ff 	mov.w	r0, #4294967295
 8009e78:	bd38      	pop	{r3, r4, r5, pc}
 8009e7a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009e7c:	b112      	cbz	r2, 8009e84 <_raise_r+0x1e>
 8009e7e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e82:	b94b      	cbnz	r3, 8009e98 <_raise_r+0x32>
 8009e84:	4620      	mov	r0, r4
 8009e86:	f000 f831 	bl	8009eec <_getpid_r>
 8009e8a:	462a      	mov	r2, r5
 8009e8c:	4601      	mov	r1, r0
 8009e8e:	4620      	mov	r0, r4
 8009e90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e94:	f000 b818 	b.w	8009ec8 <_kill_r>
 8009e98:	2b01      	cmp	r3, #1
 8009e9a:	d00a      	beq.n	8009eb2 <_raise_r+0x4c>
 8009e9c:	1c59      	adds	r1, r3, #1
 8009e9e:	d103      	bne.n	8009ea8 <_raise_r+0x42>
 8009ea0:	2316      	movs	r3, #22
 8009ea2:	6003      	str	r3, [r0, #0]
 8009ea4:	2001      	movs	r0, #1
 8009ea6:	e7e7      	b.n	8009e78 <_raise_r+0x12>
 8009ea8:	2400      	movs	r4, #0
 8009eaa:	4628      	mov	r0, r5
 8009eac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009eb0:	4798      	blx	r3
 8009eb2:	2000      	movs	r0, #0
 8009eb4:	e7e0      	b.n	8009e78 <_raise_r+0x12>
	...

08009eb8 <raise>:
 8009eb8:	4b02      	ldr	r3, [pc, #8]	; (8009ec4 <raise+0xc>)
 8009eba:	4601      	mov	r1, r0
 8009ebc:	6818      	ldr	r0, [r3, #0]
 8009ebe:	f7ff bfd2 	b.w	8009e66 <_raise_r>
 8009ec2:	bf00      	nop
 8009ec4:	20000040 	.word	0x20000040

08009ec8 <_kill_r>:
 8009ec8:	b538      	push	{r3, r4, r5, lr}
 8009eca:	2300      	movs	r3, #0
 8009ecc:	4d06      	ldr	r5, [pc, #24]	; (8009ee8 <_kill_r+0x20>)
 8009ece:	4604      	mov	r4, r0
 8009ed0:	4608      	mov	r0, r1
 8009ed2:	4611      	mov	r1, r2
 8009ed4:	602b      	str	r3, [r5, #0]
 8009ed6:	f7f8 fe6a 	bl	8002bae <_kill>
 8009eda:	1c43      	adds	r3, r0, #1
 8009edc:	d102      	bne.n	8009ee4 <_kill_r+0x1c>
 8009ede:	682b      	ldr	r3, [r5, #0]
 8009ee0:	b103      	cbz	r3, 8009ee4 <_kill_r+0x1c>
 8009ee2:	6023      	str	r3, [r4, #0]
 8009ee4:	bd38      	pop	{r3, r4, r5, pc}
 8009ee6:	bf00      	nop
 8009ee8:	20001864 	.word	0x20001864

08009eec <_getpid_r>:
 8009eec:	f7f8 be58 	b.w	8002ba0 <_getpid>

08009ef0 <_init>:
 8009ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ef2:	bf00      	nop
 8009ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ef6:	bc08      	pop	{r3}
 8009ef8:	469e      	mov	lr, r3
 8009efa:	4770      	bx	lr

08009efc <_fini>:
 8009efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009efe:	bf00      	nop
 8009f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f02:	bc08      	pop	{r3}
 8009f04:	469e      	mov	lr, r3
 8009f06:	4770      	bx	lr
