Classic Timing Analyzer report for Q3
Sun Apr 21 23:15:55 2019
Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.981 ns    ; B      ; Q~reg0 ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 4.821 ns    ; Q~reg0 ; Q      ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.304 ns   ; IN2    ; Q~reg0 ; --         ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 2.981 ns   ; B    ; Q~reg0 ; Clk      ;
; N/A   ; None         ; 2.773 ns   ; IN1  ; Q~reg0 ; Clk      ;
; N/A   ; None         ; 2.694 ns   ; A    ; Q~reg0 ; Clk      ;
; N/A   ; None         ; 2.543 ns   ; IN2  ; Q~reg0 ; Clk      ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 4.821 ns   ; Q~reg0 ; Q  ; Clk        ;
+-------+--------------+------------+--------+----+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -2.304 ns ; IN2  ; Q~reg0 ; Clk      ;
; N/A           ; None        ; -2.455 ns ; A    ; Q~reg0 ; Clk      ;
; N/A           ; None        ; -2.534 ns ; IN1  ; Q~reg0 ; Clk      ;
; N/A           ; None        ; -2.742 ns ; B    ; Q~reg0 ; Clk      ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition
    Info: Processing started: Sun Apr 21 23:15:55 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q3 -c Q3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clk"
Info: tsu for register "Q~reg0" (data pin = "B", clock pin = "Clk") is 2.981 ns
    Info: + Longest pin to register delay is 5.204 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 1; PIN Node = 'B'
        Info: 2: + IC(3.852 ns) + CELL(0.357 ns) = 5.049 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 1; COMB Node = 'Q~72'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.204 ns; Loc. = LCFF_X5_Y1_N19; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.352 ns ( 25.98 % )
        Info: Total interconnect delay = 3.852 ns ( 74.02 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W15; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.858 ns) + CELL(0.618 ns) = 2.313 ns; Loc. = LCFF_X5_Y1_N19; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.455 ns ( 62.91 % )
        Info: Total interconnect delay = 0.858 ns ( 37.09 % )
Info: tco from clock "Clk" to destination pin "Q" through register "Q~reg0" is 4.821 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W15; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.858 ns) + CELL(0.618 ns) = 2.313 ns; Loc. = LCFF_X5_Y1_N19; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.455 ns ( 62.91 % )
        Info: Total interconnect delay = 0.858 ns ( 37.09 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.414 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y1_N19; Fanout = 1; REG Node = 'Q~reg0'
        Info: 2: + IC(0.472 ns) + CELL(1.942 ns) = 2.414 ns; Loc. = PIN_U14; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 1.942 ns ( 80.45 % )
        Info: Total interconnect delay = 0.472 ns ( 19.55 % )
Info: th for register "Q~reg0" (data pin = "IN2", clock pin = "Clk") is -2.304 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W15; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.858 ns) + CELL(0.618 ns) = 2.313 ns; Loc. = LCFF_X5_Y1_N19; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.455 ns ( 62.91 % )
        Info: Total interconnect delay = 0.858 ns ( 37.09 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.766 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W16; Fanout = 1; PIN Node = 'IN2'
        Info: 2: + IC(3.721 ns) + CELL(0.053 ns) = 4.611 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 1; COMB Node = 'Q~72'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.766 ns; Loc. = LCFF_X5_Y1_N19; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.045 ns ( 21.93 % )
        Info: Total interconnect delay = 3.721 ns ( 78.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 184 megabytes of memory during processing
    Info: Processing ended: Sun Apr 21 23:15:55 2019
    Info: Elapsed time: 00:00:00


