TimeQuest Timing Analyzer report for VGA
Wed Jan 09 23:49:20 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Slow Corner Signal Integrity Metrics
 49. Fast Corner Signal Integrity Metrics
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; VGA                                              ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C16F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------+-----------------------------------------------------------------------+
; Clock Name                                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                              ; Targets                                                               ;
+-------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------+-----------------------------------------------------------------------+
; CLOCK_50                                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                     ; { CLOCK_50 }                                                          ;
; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|inclk[0] ; { generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                      ;
+------------+-----------------+-------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note ;
+------------+-----------------+-------------------------------------------------------------------+------+
; 304.04 MHz ; 304.04 MHz      ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                        ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.711 ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                        ;
+-------------------------------------------------------------------+-------+---------------+
; Clock                                                             ; Slack ; End Point TNS ;
+-------------------------------------------------------------------+-------+---------------+
; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
+-------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                          ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                          ; 9.825  ; 0.000         ;
; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.756 ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 36.711 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.223      ;
; 36.711 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.223      ;
; 36.712 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.222      ;
; 36.713 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.221      ;
; 36.764 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.170      ;
; 36.764 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.170      ;
; 36.764 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.170      ;
; 36.764 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.170      ;
; 36.804 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.130      ;
; 36.845 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.089      ;
; 36.845 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.089      ;
; 36.848 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.086      ;
; 36.849 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.085      ;
; 36.860 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.073      ;
; 36.860 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.073      ;
; 36.863 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.070      ;
; 36.864 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.069      ;
; 36.881 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.052      ;
; 36.881 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.052      ;
; 36.884 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.049      ;
; 36.885 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.048      ;
; 36.902 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.032      ;
; 36.904 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.030      ;
; 36.904 ; de0_vga_sync_generator:generator|v_count[0] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.030      ;
; 36.905 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.029      ;
; 36.905 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.029      ;
; 36.905 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.029      ;
; 36.905 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.029      ;
; 36.920 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.013      ;
; 36.920 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.013      ;
; 36.920 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.013      ;
; 36.920 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.013      ;
; 36.941 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.992      ;
; 36.941 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.992      ;
; 36.941 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.992      ;
; 36.941 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.992      ;
; 36.954 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.979      ;
; 36.956 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.977      ;
; 36.975 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.959      ;
; 36.975 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.959      ;
; 36.978 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.956      ;
; 36.979 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.955      ;
; 36.986 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.947      ;
; 36.986 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.947      ;
; 36.989 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.944      ;
; 36.990 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.943      ;
; 37.019 ; de0_vga_sync_generator:generator|v_count[0] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.915      ;
; 37.035 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.899      ;
; 37.035 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.899      ;
; 37.035 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.899      ;
; 37.035 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.899      ;
; 37.036 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.898      ;
; 37.045 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.888      ;
; 37.045 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.888      ;
; 37.046 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.887      ;
; 37.046 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.887      ;
; 37.046 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.887      ;
; 37.046 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.887      ;
; 37.046 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.887      ;
; 37.047 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.886      ;
; 37.051 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.882      ;
; 37.051 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.882      ;
; 37.054 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.879      ;
; 37.055 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.878      ;
; 37.071 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.862      ;
; 37.073 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.860      ;
; 37.074 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.859      ;
; 37.078 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.856      ;
; 37.078 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.856      ;
; 37.081 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.853      ;
; 37.082 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.852      ;
; 37.098 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.835      ;
; 37.098 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.835      ;
; 37.098 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.835      ;
; 37.098 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.835      ;
; 37.111 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.822      ;
; 37.111 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.822      ;
; 37.111 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.822      ;
; 37.111 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.822      ;
; 37.122 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.811      ;
; 37.131 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.803      ;
; 37.131 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.803      ;
; 37.134 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.800      ;
; 37.135 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.799      ;
; 37.138 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.796      ;
; 37.138 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.796      ;
; 37.138 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.796      ;
; 37.138 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.796      ;
; 37.164 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.770      ;
; 37.173 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.761      ;
; 37.173 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.761      ;
; 37.176 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.758      ;
; 37.176 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.758      ;
; 37.176 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.758      ;
; 37.177 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.757      ;
; 37.179 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.755      ;
; 37.179 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.755      ;
; 37.179 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.755      ;
; 37.180 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.753      ;
; 37.180 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.753      ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.359 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_vga_sync_generator:generator|v_count[8] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.577 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.795      ;
; 0.579 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.798      ;
; 0.583 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.590 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.808      ;
; 0.707 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.925      ;
; 0.728 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.946      ;
; 0.815 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.033      ;
; 0.852 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.070      ;
; 0.854 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.072      ;
; 0.855 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.073      ;
; 0.867 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.869 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.087      ;
; 0.870 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.879 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.097      ;
; 0.962 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.180      ;
; 0.964 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.182      ;
; 0.964 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.182      ;
; 0.965 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.183      ;
; 0.966 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.184      ;
; 0.981 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.199      ;
; 0.989 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.207      ;
; 0.996 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.213      ;
; 0.998 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.216      ;
; 1.000 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.217      ;
; 1.000 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.217      ;
; 1.000 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.218      ;
; 1.002 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.219      ;
; 1.053 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.271      ;
; 1.076 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.294      ;
; 1.076 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.294      ;
; 1.079 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.297      ;
; 1.090 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.307      ;
; 1.091 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.309      ;
; 1.094 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.311      ;
; 1.094 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.311      ;
; 1.096 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.313      ;
; 1.105 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.322      ;
; 1.110 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.328      ;
; 1.112 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.330      ;
; 1.125 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.342      ;
; 1.129 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.346      ;
; 1.129 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.346      ;
; 1.131 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.348      ;
; 1.145 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.363      ;
; 1.149 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.367      ;
; 1.166 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.385      ;
; 1.185 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.402      ;
; 1.186 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.404      ;
; 1.189 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.406      ;
; 1.189 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.406      ;
; 1.191 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.408      ;
; 1.193 ; de0_vga_sync_generator:generator|v_count[8] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.411      ;
; 1.197 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.415      ;
; 1.199 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.417      ;
; 1.199 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.417      ;
; 1.204 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.422      ;
; 1.224 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.442      ;
; 1.259 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.477      ;
; 1.264 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.483      ;
; 1.289 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.507      ;
; 1.296 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.513      ;
; 1.297 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.515      ;
; 1.298 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.515      ;
; 1.298 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.515      ;
; 1.303 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.520      ;
; 1.308 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.526      ;
; 1.310 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.528      ;
; 1.310 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.528      ;
; 1.315 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.533      ;
; 1.322 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.540      ;
; 1.323 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.540      ;
; 1.327 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.544      ;
; 1.327 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.544      ;
; 1.329 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.546      ;
; 1.329 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.547      ;
; 1.334 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.552      ;
; 1.343 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.561      ;
; 1.382 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.600      ;
; 1.400 ; de0_vga_sync_generator:generator|v_count[8] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.618      ;
; 1.400 ; de0_vga_sync_generator:generator|v_count[8] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.618      ;
; 1.424 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.642      ;
; 1.425 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.643      ;
; 1.428 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.646      ;
; 1.428 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.646      ;
; 1.428 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.646      ;
; 1.429 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.647      ;
; 1.437 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.655      ;
; 1.439 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.657      ;
; 1.441 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.659      ;
; 1.441 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.659      ;
; 1.450 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.668      ;
; 1.452 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.670      ;
; 1.465 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.683      ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                            ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                            ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                            ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[0]                                             ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[1]                                             ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[2]                                             ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[3]                                             ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[4]                                             ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[5]                                             ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[6]                                             ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[7]                                             ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[9]                                             ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[5]                                             ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[6]                                             ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[7]                                             ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[8]                                             ;
; 19.757 ; 19.973       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[8]                                             ;
; 19.757 ; 19.973       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[0]                                             ;
; 19.757 ; 19.973       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[1]                                             ;
; 19.757 ; 19.973       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[2]                                             ;
; 19.757 ; 19.973       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[3]                                             ;
; 19.757 ; 19.973       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[4]                                             ;
; 19.757 ; 19.973       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[9]                                             ;
; 19.842 ; 20.026       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[8]                                             ;
; 19.842 ; 20.026       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[0]                                             ;
; 19.842 ; 20.026       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[1]                                             ;
; 19.842 ; 20.026       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[2]                                             ;
; 19.842 ; 20.026       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[3]                                             ;
; 19.842 ; 20.026       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[4]                                             ;
; 19.842 ; 20.026       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[5]                                             ;
; 19.842 ; 20.026       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[6]                                             ;
; 19.842 ; 20.026       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[7]                                             ;
; 19.842 ; 20.026       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[8]                                             ;
; 19.842 ; 20.026       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[9]                                             ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[0]                                             ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[1]                                             ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[2]                                             ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[3]                                             ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[4]                                             ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[5]                                             ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[6]                                             ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[7]                                             ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[9]                                             ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[0]|clk                                                                ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[1]|clk                                                                ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[2]|clk                                                                ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[3]|clk                                                                ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[4]|clk                                                                ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[5]|clk                                                                ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[6]|clk                                                                ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[7]|clk                                                                ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[9]|clk                                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[8]|clk                                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[0]|clk                                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[1]|clk                                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[2]|clk                                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[3]|clk                                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[4]|clk                                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[5]|clk                                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[6]|clk                                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[7]|clk                                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[8]|clk                                                                ;
; 19.996 ; 19.996       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[9]|clk                                                                ;
; 20.003 ; 20.003       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[8]|clk                                                                ;
; 20.003 ; 20.003       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[0]|clk                                                                ;
; 20.003 ; 20.003       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[1]|clk                                                                ;
; 20.003 ; 20.003       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[2]|clk                                                                ;
; 20.003 ; 20.003       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[3]|clk                                                                ;
; 20.003 ; 20.003       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[4]|clk                                                                ;
; 20.003 ; 20.003       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[9]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[0]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[1]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[2]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[3]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[4]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[5]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[6]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[7]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[9]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[5]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[6]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[7]|clk                                                                ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[8]|clk                                                                ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[0]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[1]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[2]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[3]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[4]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[5]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[6]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[7]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[8]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[9]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[0]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[1]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[2]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[3]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[4]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[5]                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; VGA_HS    ; CLOCK_50   ; 5.571 ; 5.460 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.998 ; 4.934 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; VGA_HS    ; CLOCK_50   ; 3.533 ; 3.463 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.575 ; 3.567 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                       ;
+------------+-----------------+-------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note ;
+------------+-----------------+-------------------------------------------------------------------+------+
; 339.21 MHz ; 339.21 MHz      ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                         ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.052 ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                         ;
+-------------------------------------------------------------------+-------+---------------+
; Clock                                                             ; Slack ; End Point TNS ;
+-------------------------------------------------------------------+-------+---------------+
; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+-------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                           ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                          ; 9.785  ; 0.000         ;
; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.750 ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 37.052 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.888      ;
; 37.052 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.888      ;
; 37.054 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.886      ;
; 37.054 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.886      ;
; 37.086 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.854      ;
; 37.086 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.854      ;
; 37.086 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.854      ;
; 37.086 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.854      ;
; 37.114 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.826      ;
; 37.156 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.784      ;
; 37.156 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.784      ;
; 37.156 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.784      ;
; 37.157 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.783      ;
; 37.194 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.746      ;
; 37.194 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.746      ;
; 37.198 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.742      ;
; 37.198 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.742      ;
; 37.200 ; de0_vga_sync_generator:generator|v_count[0] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.740      ;
; 37.203 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.737      ;
; 37.203 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.737      ;
; 37.203 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.737      ;
; 37.203 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.737      ;
; 37.213 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.727      ;
; 37.213 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.727      ;
; 37.217 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.723      ;
; 37.217 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.723      ;
; 37.220 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.720      ;
; 37.222 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.718      ;
; 37.228 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.712      ;
; 37.228 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.712      ;
; 37.228 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.712      ;
; 37.228 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.712      ;
; 37.245 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.695      ;
; 37.247 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.693      ;
; 37.247 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.693      ;
; 37.247 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.693      ;
; 37.247 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.693      ;
; 37.247 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.693      ;
; 37.288 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.652      ;
; 37.288 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.652      ;
; 37.288 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.652      ;
; 37.288 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.652      ;
; 37.311 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.629      ;
; 37.311 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.629      ;
; 37.315 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.625      ;
; 37.315 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.625      ;
; 37.322 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.618      ;
; 37.322 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.618      ;
; 37.322 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.618      ;
; 37.322 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.618      ;
; 37.344 ; de0_vga_sync_generator:generator|v_count[0] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.596      ;
; 37.345 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.595      ;
; 37.345 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.595      ;
; 37.345 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.595      ;
; 37.345 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.595      ;
; 37.346 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.594      ;
; 37.346 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.594      ;
; 37.348 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.592      ;
; 37.348 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.592      ;
; 37.360 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.580      ;
; 37.360 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.580      ;
; 37.360 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.580      ;
; 37.361 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.579      ;
; 37.362 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.578      ;
; 37.364 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.576      ;
; 37.366 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.574      ;
; 37.366 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.574      ;
; 37.370 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.570      ;
; 37.370 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.570      ;
; 37.380 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.560      ;
; 37.380 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.560      ;
; 37.380 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.560      ;
; 37.380 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.560      ;
; 37.387 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.553      ;
; 37.400 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.540      ;
; 37.400 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.540      ;
; 37.400 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.540      ;
; 37.400 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.540      ;
; 37.400 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.540      ;
; 37.407 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.533      ;
; 37.407 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.533      ;
; 37.407 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.533      ;
; 37.407 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.533      ;
; 37.418 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.522      ;
; 37.418 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.522      ;
; 37.422 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.518      ;
; 37.422 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.518      ;
; 37.446 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.494      ;
; 37.449 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.491      ;
; 37.452 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.488      ;
; 37.452 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.488      ;
; 37.452 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.488      ;
; 37.452 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.488      ;
; 37.452 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.488      ;
; 37.466 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.474      ;
; 37.471 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.469      ;
; 37.471 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.469      ;
; 37.471 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.469      ;
; 37.472 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.468      ;
; 37.472 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.468      ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_vga_sync_generator:generator|v_count[8] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.519 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.718      ;
; 0.521 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.719      ;
; 0.523 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.721      ;
; 0.529 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.727      ;
; 0.640 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.838      ;
; 0.659 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.857      ;
; 0.739 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.937      ;
; 0.763 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.766 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.768 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.966      ;
; 0.769 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.967      ;
; 0.772 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.776 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.974      ;
; 0.785 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.983      ;
; 0.852 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.050      ;
; 0.857 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.859 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.057      ;
; 0.862 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.060      ;
; 0.872 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.070      ;
; 0.874 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.072      ;
; 0.874 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.072      ;
; 0.893 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.091      ;
; 0.898 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.096      ;
; 0.900 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.098      ;
; 0.901 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.099      ;
; 0.901 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.099      ;
; 0.905 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.103      ;
; 0.949 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.147      ;
; 0.951 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.149      ;
; 0.955 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.153      ;
; 0.961 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.159      ;
; 0.968 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.989 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.187      ;
; 0.989 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.187      ;
; 0.990 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.188      ;
; 0.992 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.190      ;
; 0.992 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.190      ;
; 0.996 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.194      ;
; 0.996 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.194      ;
; 1.022 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.220      ;
; 1.025 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.223      ;
; 1.025 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.223      ;
; 1.028 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.227      ;
; 1.029 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.227      ;
; 1.035 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.234      ;
; 1.044 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.242      ;
; 1.054 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.253      ;
; 1.071 ; de0_vga_sync_generator:generator|v_count[8] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.270      ;
; 1.071 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.270      ;
; 1.071 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.269      ;
; 1.073 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.272      ;
; 1.073 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.272      ;
; 1.074 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.272      ;
; 1.074 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.272      ;
; 1.078 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.276      ;
; 1.079 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.278      ;
; 1.092 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.290      ;
; 1.126 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.325      ;
; 1.144 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.343      ;
; 1.165 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.364      ;
; 1.166 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.365      ;
; 1.169 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.367      ;
; 1.171 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.369      ;
; 1.171 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.369      ;
; 1.175 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.373      ;
; 1.181 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.379      ;
; 1.185 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.384      ;
; 1.187 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.386      ;
; 1.193 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.392      ;
; 1.196 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.394      ;
; 1.199 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.397      ;
; 1.199 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.397      ;
; 1.202 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.401      ;
; 1.203 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.401      ;
; 1.205 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.403      ;
; 1.208 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.407      ;
; 1.236 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.434      ;
; 1.255 ; de0_vga_sync_generator:generator|v_count[8] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.454      ;
; 1.255 ; de0_vga_sync_generator:generator|v_count[8] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.454      ;
; 1.274 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.473      ;
; 1.287 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.485      ;
; 1.289 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.488      ;
; 1.289 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.488      ;
; 1.290 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.489      ;
; 1.290 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.489      ;
; 1.291 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.490      ;
; 1.291 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.489      ;
; 1.295 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.493      ;
; 1.297 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.495      ;
; 1.299 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.498      ;
; 1.320 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.519      ;
; 1.320 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.519      ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                            ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                            ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                            ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[0]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[1]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[2]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[3]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[4]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[5]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[6]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[7]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[8]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[9]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[0]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[1]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[2]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[3]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[4]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[5]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[6]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[7]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[8]                                             ;
; 19.750 ; 19.966       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[9]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[0]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[1]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[2]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[3]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[4]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[5]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[6]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[7]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[8]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[9]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[0]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[1]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[2]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[3]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[4]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[5]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[6]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[7]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[8]                                             ;
; 19.849 ; 20.033       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[9]                                             ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[0]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[1]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[2]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[3]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[4]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[5]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[6]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[7]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[8]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[9]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[0]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[1]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[2]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[3]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[4]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[5]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[6]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[7]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[8]|clk                                                                ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[9]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[0]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[1]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[2]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[3]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[4]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[5]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[6]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[7]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[8]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[9]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[0]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[1]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[2]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[3]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[4]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[5]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[6]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[7]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[8]|clk                                                                ;
; 20.009 ; 20.009       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[9]|clk                                                                ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[0]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[1]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[2]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[3]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[4]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[5]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[6]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[7]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[8]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[9]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[0]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[1]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[2]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[3]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[4]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[5]                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; VGA_HS    ; CLOCK_50   ; 5.341 ; 5.251 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.862 ; 4.780 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; VGA_HS    ; CLOCK_50   ; 3.523 ; 3.472 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.593 ; 3.551 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                         ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 38.169 ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                         ;
+-------------------------------------------------------------------+-------+---------------+
; Clock                                                             ; Slack ; End Point TNS ;
+-------------------------------------------------------------------+-------+---------------+
; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+-------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                           ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                          ; 9.585  ; 0.000         ;
; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.785 ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 38.169 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.782      ;
; 38.177 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.774      ;
; 38.177 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.774      ;
; 38.178 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.773      ;
; 38.178 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.773      ;
; 38.202 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.749      ;
; 38.202 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.749      ;
; 38.202 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.749      ;
; 38.202 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.749      ;
; 38.223 ; de0_vga_sync_generator:generator|v_count[0] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.728      ;
; 38.241 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.710      ;
; 38.241 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.710      ;
; 38.244 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.707      ;
; 38.245 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.706      ;
; 38.248 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.704      ;
; 38.248 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.704      ;
; 38.251 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.701      ;
; 38.252 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.699      ;
; 38.252 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.699      ;
; 38.252 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.700      ;
; 38.255 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.696      ;
; 38.256 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.695      ;
; 38.276 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.675      ;
; 38.278 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.673      ;
; 38.293 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.658      ;
; 38.293 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.658      ;
; 38.293 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.658      ;
; 38.293 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.658      ;
; 38.300 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.652      ;
; 38.300 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.652      ;
; 38.300 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.652      ;
; 38.300 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.652      ;
; 38.304 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.647      ;
; 38.304 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.647      ;
; 38.304 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.647      ;
; 38.304 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.647      ;
; 38.306 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.645      ;
; 38.306 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.645      ;
; 38.309 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.642      ;
; 38.309 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.642      ;
; 38.310 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.641      ;
; 38.323 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.628      ;
; 38.325 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.626      ;
; 38.329 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.623      ;
; 38.329 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.623      ;
; 38.332 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.620      ;
; 38.333 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.619      ;
; 38.341 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.610      ;
; 38.346 ; de0_vga_sync_generator:generator|v_count[0] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.605      ;
; 38.350 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.601      ;
; 38.350 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.601      ;
; 38.353 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.598      ;
; 38.354 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.597      ;
; 38.358 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.593      ;
; 38.358 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.593      ;
; 38.358 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.593      ;
; 38.358 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.593      ;
; 38.369 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.583      ;
; 38.369 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.583      ;
; 38.369 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.583      ;
; 38.369 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.583      ;
; 38.371 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.580      ;
; 38.372 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.579      ;
; 38.372 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.579      ;
; 38.373 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.578      ;
; 38.373 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.578      ;
; 38.375 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.576      ;
; 38.376 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.575      ;
; 38.376 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.575      ;
; 38.377 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.574      ;
; 38.382 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.569      ;
; 38.384 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.567      ;
; 38.402 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.549      ;
; 38.402 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.549      ;
; 38.402 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.549      ;
; 38.402 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.549      ;
; 38.409 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.542      ;
; 38.409 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.542      ;
; 38.409 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.542      ;
; 38.409 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.542      ;
; 38.421 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.531      ;
; 38.421 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.531      ;
; 38.422 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.529      ;
; 38.422 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.529      ;
; 38.424 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.528      ;
; 38.424 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.527      ;
; 38.424 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.527      ;
; 38.424 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.527      ;
; 38.424 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.527      ;
; 38.425 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.527      ;
; 38.425 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.526      ;
; 38.425 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.526      ;
; 38.425 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.526      ;
; 38.426 ; de0_vga_sync_generator:generator|v_count[2] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.525      ;
; 38.426 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.525      ;
; 38.428 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.523      ;
; 38.429 ; de0_vga_sync_generator:generator|v_count[1] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.522      ;
; 38.435 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.516      ;
; 38.444 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.508      ;
; 38.444 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.508      ;
+--------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_vga_sync_generator:generator|v_count[8] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.309 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.311 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.313 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.316 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.375 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.494      ;
; 0.385 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.504      ;
; 0.435 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.554      ;
; 0.458 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.460 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.462 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.469 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.471 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.472 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.477 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.596      ;
; 0.518 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.521 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.524 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.525 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.526 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.645      ;
; 0.534 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.537 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.656      ;
; 0.537 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.656      ;
; 0.538 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.538 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.540 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.659      ;
; 0.541 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.568 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.687      ;
; 0.585 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.588 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.589 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.708      ;
; 0.589 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.708      ;
; 0.590 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.709      ;
; 0.592 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.711      ;
; 0.592 ; de0_vga_sync_generator:generator|h_count[5] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.711      ;
; 0.600 ; de0_vga_sync_generator:generator|h_count[7] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.719      ;
; 0.601 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.602 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.721      ;
; 0.603 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.722      ;
; 0.605 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.724      ;
; 0.606 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.725      ;
; 0.609 ; de0_vga_sync_generator:generator|h_count[2] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.728      ;
; 0.611 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.730      ;
; 0.617 ; de0_vga_sync_generator:generator|v_count[7] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.736      ;
; 0.625 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.745      ;
; 0.643 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.762      ;
; 0.646 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.765      ;
; 0.647 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.766      ;
; 0.650 ; de0_vga_sync_generator:generator|v_count[8] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.769      ;
; 0.650 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.769      ;
; 0.653 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.772      ;
; 0.655 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.775      ;
; 0.659 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.779      ;
; 0.659 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.779      ;
; 0.664 ; de0_vga_sync_generator:generator|v_count[9] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.784      ;
; 0.669 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.788      ;
; 0.677 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.797      ;
; 0.679 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.798      ;
; 0.688 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.807      ;
; 0.699 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|h_count[8] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.819      ;
; 0.702 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.821      ;
; 0.703 ; de0_vga_sync_generator:generator|v_count[5] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.822      ;
; 0.706 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.825      ;
; 0.706 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.825      ;
; 0.711 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.831      ;
; 0.711 ; de0_vga_sync_generator:generator|h_count[9] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.830      ;
; 0.715 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.834      ;
; 0.715 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.835      ;
; 0.715 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.835      ;
; 0.718 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.837      ;
; 0.719 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.838      ;
; 0.720 ; de0_vga_sync_generator:generator|h_count[8] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.722 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.841      ;
; 0.723 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.842      ;
; 0.731 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.850      ;
; 0.732 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.851      ;
; 0.751 ; de0_vga_sync_generator:generator|h_count[6] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.870      ;
; 0.754 ; de0_vga_sync_generator:generator|v_count[8] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.873      ;
; 0.755 ; de0_vga_sync_generator:generator|v_count[8] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.874      ;
; 0.756 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.875      ;
; 0.756 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.876      ;
; 0.759 ; de0_vga_sync_generator:generator|v_count[3] ; de0_vga_sync_generator:generator|v_count[6] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.878      ;
; 0.775 ; de0_vga_sync_generator:generator|h_count[4] ; de0_vga_sync_generator:generator|h_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.894      ;
; 0.777 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[9] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.896      ;
; 0.777 ; de0_vga_sync_generator:generator|h_count[0] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.896      ;
; 0.778 ; de0_vga_sync_generator:generator|h_count[3] ; de0_vga_sync_generator:generator|h_count[5] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.897      ;
; 0.779 ; de0_vga_sync_generator:generator|h_count[1] ; de0_vga_sync_generator:generator|v_count[4] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.898      ;
; 0.781 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[1] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.901      ;
; 0.781 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[3] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.901      ;
; 0.781 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.901      ;
; 0.783 ; de0_vga_sync_generator:generator|v_count[4] ; de0_vga_sync_generator:generator|v_count[2] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.903      ;
; 0.785 ; de0_vga_sync_generator:generator|v_count[6] ; de0_vga_sync_generator:generator|v_count[7] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.904      ;
+-------+---------------------------------------------+---------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                            ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                            ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                            ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[0]                                             ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[1]                                             ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[2]                                             ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[3]                                             ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[4]                                             ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[5]                                             ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[6]                                             ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[7]                                             ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[9]                                             ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[8]                                             ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[0]                                             ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[1]                                             ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[2]                                             ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[3]                                             ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[4]                                             ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[5]                                             ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[6]                                             ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[7]                                             ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[8]                                             ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[9]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[0]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[1]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[2]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[3]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[4]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[5]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[6]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[7]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[9]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[5]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[6]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[7]                                             ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[8]                                             ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[8]                                             ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[0]                                             ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[1]                                             ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[2]                                             ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[3]                                             ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[4]                                             ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[9]                                             ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[0]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[1]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[2]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[3]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[4]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[5]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[6]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[7]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[8]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[9]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[0]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[1]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[2]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[3]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[4]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[5]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[6]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[7]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[8]|clk                                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[9]|clk                                                                ;
; 19.999 ; 19.999       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.999 ; 19.999       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.001 ; 20.001       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.001 ; 20.001       ; 0.000          ; Low Pulse Width  ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[0]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[1]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[2]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[3]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[4]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[5]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[6]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[7]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[8]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|h_count[9]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[0]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[1]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[2]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[3]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[4]|clk                                                                ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[9]|clk                                                                ;
; 20.008 ; 20.008       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[5]|clk                                                                ;
; 20.008 ; 20.008       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[6]|clk                                                                ;
; 20.008 ; 20.008       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[7]|clk                                                                ;
; 20.008 ; 20.008       ; 0.000          ; High Pulse Width ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; generator|v_count[8]|clk                                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[0]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[1]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[2]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[3]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[4]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[5]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[6]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[7]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[8]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|h_count[9]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[0]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[1]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[2]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[3]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[4]                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; de0_vga_sync_generator:generator|v_count[5]                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; VGA_HS    ; CLOCK_50   ; 3.287 ; 3.225 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.950 ; 2.946 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; VGA_HS    ; CLOCK_50   ; 2.140 ; 2.104 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.140 ; 2.153 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                            ;
+--------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                   ; 36.711 ; 0.187 ; N/A      ; N/A     ; 9.585               ;
;  CLOCK_50                                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.585               ;
;  generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.711 ; 0.187 ; N/A      ; N/A     ; 19.750              ;
; Design-wide TNS                                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; VGA_HS    ; CLOCK_50   ; 5.571 ; 5.460 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.998 ; 4.934 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+
; VGA_HS    ; CLOCK_50   ; 2.140 ; 2.104 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.140 ; 2.153 ; Rise       ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 626      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] ; 626      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Jan 09 23:49:15 2013
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {generator|clkdiv_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]} {generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.711
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.711         0.000 generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.359         0.000 generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.825
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.825         0.000 CLOCK_50 
    Info (332119):    19.756         0.000 generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 37.052
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    37.052         0.000 generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.785
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.785         0.000 CLOCK_50 
    Info (332119):    19.750         0.000 generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 38.169
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.169         0.000 generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.585         0.000 CLOCK_50 
    Info (332119):    19.785         0.000 generator|clkdiv_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 412 megabytes
    Info: Processing ended: Wed Jan 09 23:49:20 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


