RASU8(ML610112)Relocatable Assembler, Ver.1.61.2    assemble list. page:   1 
 Source File: _output\_obj\main.asm
 Object File: _output\_obj\main.obj
 Date  : 2014/08/04 Mon.[14:37]
 Title : 
## Loc. Object                   Line   Source Statements

                                    1   ;; Compile Options : /TML610112 /MS /near /Icommon /Imain /Iirq /Itimer /Iclock /Itbc /Iuart /Ii2c /SS 256 /SD /Oa /Ot /W 3 /Wc /Fa_output\_obj\ 
                                    2   ;; Version Number  : Ver.3.41.8
                                    3   ;; File Name       : main.c
                                    4   
                                    5   	type (ML610112) 
                                    6   	model small, near
                                    7   	$$NINITVAR segment data 2h #0h
                                    8   	$$NINITTAB segment table 2h any
                                    9   	$$IRLED_PWM$main segment code 2h #0h
                                   10   	$$Initialization$main segment code 2h #0h
                                   11   	$$NOP1000$main segment code 2h #0h
                                   12   	$$PortA_Digital_Inputs$main segment code 2h #0h
                                   13   	$$PortA_Low$main segment code 2h #0h
                                   14   	$$PortB_Low$main segment code 2h #0h
                                   15   	$$PortC_Low$main segment code 2h #0h
                                   16   	$$PortD_Low$main segment code 2h #0h
                                   17   	$$SetOSC$main segment code 2h #0h
                                   18   	$$_funcI2CFin$main segment code 2h #0h
                                   19   	$$_intI2c$main segment code 2h #0h
                                   20   	$$analog_comparator$main segment code 2h #0h
                                   21   	$$checkI2C$main segment code 2h #0h
                                   22   	$$main$main segment code 2h #0h
                                   23   	$$main_clrWDT$main segment code 2h #0h
                                   24   	$$main_reqNotHalt$main segment code 2h #0h
                                   25   	STACKSEG 0100h
                                   26   CVERSION 3.41.8
                                   27   CGLOBAL 01H 03H 0000H "IRLED_PWM" 08H 02H 0D7H 00H 80H 00H 00H 00H 07H
                                   28   CGLOBAL 01H 03H 0000H "checkI2C" 08H 02H 0DAH 00H 81H 02H 00H 00H 07H
                                   29   CGLOBAL 01H 03H 0000H "main_clrWDT" 08H 02H 0CEH 00H 80H 00H 00H 00H 07H
                                   30   CGLOBAL 01H 03H 0000H "main_reqNotHalt" 08H 02H 0DBH 00H 80H 00H 00H 00H 07H
                                   31   CSGLOBAL 03H 0000H "Initialization" 08H 02H 0CFH 00H 81H 0aH 00H 00H 07H
                                   32   CGLOBAL 01H 03H 0000H "PortA_Digital_Inputs" 08H 02H 0D6H 00H 80H 00H 00H 00H 07H
                                   33   CGLOBAL 01H 03H 0000H "main" 08H 02H 0DEH 00H 80H 00H 00H 00H 01H
                                   34   CGLOBAL 01H 03H 0000H "PortD_Low" 08H 02H 0D5H 00H 80H 00H 00H 00H 07H
                                   35   CGLOBAL 01H 03H 0000H "NOP1000" 08H 02H 0DDH 00H 80H 02H 00H 00H 07H
                                   36   CSGLOBAL 03H 0000H "_intI2c" 08H 02H 0DCH 00H 81H 02H 00H 00H 07H
                                   37   CSGLOBAL 03H 0000H "SetOSC" 08H 02H 0D0H 00H 80H 00H 00H 00H 07H
                                   38   CGLOBAL 01H 03H 0000H "PortC_Low" 08H 02H 0D4H 00H 80H 00H 00H 00H 07H
                                   39   CGLOBAL 01H 03H 0000H "PortB_Low" 08H 02H 0D3H 00H 80H 00H 00H 00H 07H
                                   40   CGLOBAL 01H 03H 0000H "PortA_Low" 08H 02H 0D2H 00H 80H 00H 00H 00H 07H
                                   41   CGLOBAL 01H 03H 0000H "analog_comparator" 08H 02H 0D1H 00H 80H 00H 00H 00H 07H
                                   42   CSGLOBAL 03H 0000H "_funcI2CFin" 08H 02H 0D9H 00H 81H 02H 00H 00H 07H
                                   43   CSTRUCTTAG 0000H 0000H 0007H 0003H 00000001H "_Notag"
                                   44   CSTRUCTMEM 52H 00000001H 00000000H "state" 02H 00H 00H
                                   45   CSTRUCTMEM 52H 00000002H 00000001H "state_sub" 02H 00H 00H
                                   46   CSTRUCTMEM 52H 00000005H 00000003H "reserve" 02H 00H 00H
                                   47   CSTRUCTTAG 0000H 0000H 0005H 0006H 0000000AH "_Notag"
                                   48   CSTRUCTMEM 42H 00000004H 00000000H "br" 02H 00H 02H
                                   49   CSTRUCTMEM 42H 00000001H 00000004H "lg" 02H 00H 00H
                                   50   CSTRUCTMEM 42H 00000001H 00000005H "pt" 02H 00H 00H
                                   51   CSTRUCTMEM 42H 00000001H 00000006H "stp" 02H 00H 00H
                                   52   CSTRUCTMEM 42H 00000001H 00000007H "neg" 02H 00H 00H
                                   53   CSTRUCTMEM 42H 00000001H 00000008H "dir" 02H 00H 00H
                                   54   CSTRUCTTAG 0000H 0000H 0004H 000CH 00000016H "_Notag"
                                   55   CSTRUCTMEM 42H 00000002H 00000000H "_Mode" 02H 00H 08H
                                   56   CSTRUCTMEM 43H 00000002H 00000002H "_Handle" 02H 00H 08H
                                   57   CSTRUCTMEM 42H 00000002H 00000004H "_Buf" 04H 03H 00H 00H 00H
                                   58   CSTRUCTMEM 42H 00000002H 00000006H "_Bend" 04H 03H 00H 00H 00H
                                   59   CSTRUCTMEM 42H 00000002H 00000008H "_Next" 04H 03H 00H 00H 00H
                                   60   CSTRUCTMEM 42H 00000002H 0000000AH "_Rend" 04H 03H 00H 00H 00H
                                   61   CSTRUCTMEM 42H 00000002H 0000000CH "_Rsave" 04H 03H 00H 00H 00H
                                   62   CSTRUCTMEM 42H 00000002H 0000000EH "_Wend" 04H 03H 00H 00H 00H
                                   63   CSTRUCTMEM 42H 00000002H 00000010H "_Back" 05H 01H 02H 00H 00H 00H
                                   64   CSTRUCTMEM 42H 00000001H 00000012H "_Cbuf" 02H 00H 00H
                                   65   CSTRUCTMEM 42H 00000001H 00000013H "_Nback" 02H 00H 00H
                                   66   CSTRUCTMEM 43H 00000002H 00000014H "_Tmpnam" 04H 03H 00H 00H 00H
                                   67   CSTRUCTTAG 0000H 0000H 0003H 0001H 00000004H "_Notag"
                                   68   CSTRUCTMEM 42H 00000004H 00000000H "_Off" 02H 00H 02H
                                   69   CSTRUCTTAG 0000H 0000H 0002H 0002H 00000008H "_Notag"
                                   70   CSTRUCTMEM 43H 00000004H 00000000H "quot" 02H 00H 02H
                                   71   CSTRUCTMEM 43H 00000004H 00000004H "rem" 02H 00H 02H
                                   72   CSTRUCTTAG 0000H 0000H 0001H 0002H 00000004H "_Notag"
                                   73   CSTRUCTMEM 43H 00000002H 00000000H "quot" 02H 00H 01H
                                   74   CSTRUCTMEM 43H 00000002H 00000002H "rem" 02H 00H 01H
                                   75   CSTRUCTTAG 0000H 0000H 0000H 0008H 00000001H "_Notag"
                                   76   CSTRUCTMEM 52H 00000001H 00000000H "b0" 02H 00H 00H
                                   77   CSTRUCTMEM 52H 00000001H 00000001H "b1" 02H 00H 00H
                                   78   CSTRUCTMEM 52H 00000001H 00000002H "b2" 02H 00H 00H
                                   79   CSTRUCTMEM 52H 00000001H 00000003H "b3" 02H 00H 00H
                                   80   CSTRUCTMEM 52H 00000001H 00000004H "b4" 02H 00H 00H
                                   81   CSTRUCTMEM 52H 00000001H 00000005H "b5" 02H 00H 00H
                                   82   CSTRUCTMEM 52H 00000001H 00000006H "b6" 02H 00H 00H
                                   83   CSTRUCTMEM 52H 00000001H 00000007H "b7" 02H 00H 00H
                                   84   CUNIONTAG 0000H 0000H 0006H 0002H 00000008H "_Notag"
                                   85   CUNIONMEM 42H 00000008H "_W" 05H 01H 04H 00H 00H 08H
                                   86   CUNIONMEM 43H 00000008H "_D" 02H 00H 04H
                                   87   CTYPEDEF 0000H 0000H 01H "_Dconst" 04H 00H 06H 06H 00H
                                   88   CTYPEDEF 0000H 0000H 43H "_Ptrdifft" 02H 00H 01H
                                   89   CTYPEDEF 0000H 0000H 42H "_Sizet" 02H 00H 01H
                                   90   CTYPEDEF 0000H 0000H 43H "tUartSetParam" 04H 00H 05H 05H 00H
                                   91   CTYPEDEF 0000H 0000H 42H "size_t" 02H 00H 01H
                                   92   CTYPEDEF 0000H 0000H 43H "cbfUart" 0AH 03H 00H 02H 6CH 00H 00H 00H 00H 00H 07H
                                   93   CTYPEDEF 0000H 0000H 43H "fpos_t" 04H 00H 05H 03H 00H
                                   94   CTYPEDEF 0000H 0000H 43H "STRUCT_STATE" 04H 00H 05H 07H 00H
                                   95   CTYPEDEF 0000H 0000H 43H "cbfI2c" 0AH 03H 00H 02H 63H 00H 00H 00H 00H 00H 07H
                                   96   CTYPEDEF 0000H 0000H 03H "_Cmpfun_nf" 08H 02H 01H 00H 00H 00H 00H 00H 01H
                                   97   CTYPEDEF 0000H 0000H 03H "_Cmpfun_nn" 08H 02H 00H 00H 00H 00H 00H 00H 01H
                                   98   CTYPEDEF 0000H 0000H 03H "_Cmpfun_ff" 08H 02H 03H 00H 00H 00H 00H 00H 01H
                                   99   CTYPEDEF 0000H 0000H 03H "_Cmpfun_fn" 08H 02H 02H 00H 00H 00H 00H 00H 01H
                                  100   CTYPEDEF 0000H 0000H 43H "FILE" 04H 00H 05H 04H 00H
                                  101   CTYPEDEF 0000H 0000H 43H "div_t" 04H 00H 05H 01H 00H
                                  102   CTYPEDEF 0000H 0000H 43H "ldiv_t" 04H 00H 05H 02H 00H
                                  103   CTYPEDEF 0000H 0000H 43H "_BYTE_FIELD" 04H 00H 05H 00H 00H
                                  104   CSGLOBAL 42H 0001H "SIN1_DATA" 02H 00H 00H
                                  105   CSGLOBAL 42H 0001H "SIN3_DATA" 02H 00H 00H
                                  106   CSGLOBAL 42H 0001H "SIN5_DATA" 02H 00H 00H
                                  107   CSGLOBAL 42H 0001H "SIN7_DATA" 02H 00H 00H
                                  108   CSGLOBAL 42H 0001H "SIN9_DATA" 02H 00H 00H
                                  109   CSGLOBAL 42H 0001H "CNT_CAL" 02H 00H 00H
                                  110   CSGLOBAL 42H 0001H "BU21072Address" 02H 00H 00H
                                  111   CSGLOBAL 42H 0001H "LEDDrive_LED_CH" 02H 00H 00H
                                  112   CSGLOBAL 42H 0001H "SIN0_DATA" 02H 00H 00H
                                  113   CSGLOBAL 42H 0001H "SIN2_DATA" 02H 00H 00H
                                  114   CSGLOBAL 42H 0001H "SIN4_DATA" 02H 00H 00H
                                  115   CSGLOBAL 42H 0001H "SIN6_DATA" 02H 00H 00H
                                  116   CSGLOBAL 42H 0001H "SIN8_DATA" 02H 00H 00H
                                  117   CSGLOBAL 42H 0001H "LEDDrive_LED_CH_Contents" 02H 00H 00H
                                  118   CGLOBAL 00H 42H 0001H "_flgI2CFin" 02H 00H 00H
                                  119   CSGLOBAL 42H 0001H "CNT" 02H 00H 00H
                                  120   CGLOBAL 00H 42H 0001H "_reqNotHalt" 02H 00H 00H
                                  121   CFILE 0001H 0000085AH "main\\ML610112.H"
                                  122   CFILE 0002H 000000D8H "main\\stdlib.h"
                                  123   CFILE 0003H 0000007AH "main\\yvals.h"
                                  124   CFILE 0004H 000000EEH "main\\stdio.h"
                                  125   CFILE 0005H 00000027H "common\\common.h"
                                  126   CFILE 0006H 00000057H "irq\\irq.h"
                                  127   CFILE 0007H 00000023H "main\\mcu.h"
                                  128   CFILE 0008H 00000045H "i2c\\i2c.h"
                                  129   CFILE 0009H 0000006BH "uart\\uart.h"
                                  130   CFILE 000AH 00000046H "tbc\\tbc.h"
                                  131   CFILE 000BH 000001B8H "timer\\timer.h"
                                  132   CFILE 000CH 0000004FH "main\\math.h"
                                  133   CFILE 0000H 0000034EH "main\\main.c"
                                  134   
  --------------------------      135   	rseg $$main$main
                                  136   CFUNCTION 222
                                  137   
00:0000                           138   _main	:
                                  139   CBLOCK 222 1 201
                                  140   
                                  141   ;;{
                                  142   CLINEA 0000H 0001H 00C9H 0001H 0001H
                                  143   CBLOCK 222 2 201
                                  144   CLOCAL 4BH 0001H 0000H 0002H "char_a" 02H 00H 00H
                                  145   CLOCAL 4AH 0001H 0000H 0002H "uchar" 02H 00H 00H
                                  146   CLOCAL 4BH 0002H 0000H 0002H "inta" 02H 00H 01H
                                  147   CLOCAL 4BH 00C8H 0000H 0002H "table" 05H 01H 64H 00H 00H 01H
                                  148   CLOCAL 4AH 0002H 0000H 0002H "uint" 02H 00H 01H
                                  149   CLOCAL 4BH 0004H 0000H 0002H "long_a" 02H 00H 02H
                                  150   CLOCAL 4BH 0004H 0000H 0002H "delay" 02H 00H 02H
                                  151   CLOCAL 4BH 0004H 0000H 0002H "float_a" 02H 00H 03H
                                  152   CLOCAL 4BH 0008H 0000H 0002H "double_a" 02H 00H 04H
                                  153   
                                  154   ;;    Initialization(); //Ports, UART, Timers, Oscillator, Comparators, etc.
                                  155   CLINEA 0000H 0001H 00D4H 0005H 004AH
00:0000 01-F0'00-00'              156   	bl	_Initialization
                                  157   
                                  158   ;;RX_Loop:
                                  159   CLINEA 0000H 0001H 00D6H 0001H 0008H
                                  160   CLABEL 001FH "RX_Loop"
00:0004                           161   _$L31 :
                                  162   
                                  163   ;;    main_clrWDT();
                                  164   CLINEA 0000H 0001H 00D7H 0005H 0012H
00:0004 01-F0'00-00'              165   	bl	_main_clrWDT
                                  166   
                                  167   ;;    TX_LED ^= 1;
                                  168   CLINEA 0000H 0001H 00DFH 0005H 0010H
00:0008 81-A0 60-F2               169   	tb	0f260h.0
00:000C 03 C9                     170   	beq	_$M1
00:000E 82-A0 60-F2               171   	rb	0f260h.0
00:0012 02 CE                     172   	bal	_$M2
00:0014                           173   _$M1 :
00:0014 80-A0 60-F2               174   	sb	0f260h.0
00:0018                           175   _$M2 :
                                  176   
                                  177   ;;    NOP1000();
                                  178   CLINEA 0000H 0001H 00E0H 0005H 000EH
00:0018 01-F0'00-00'              179   	bl	_NOP1000
                                  180   
                                  181   ;;    NOP1000();
                                  182   CLINEA 0000H 0001H 00E1H 0005H 000EH
00:001C 01-F0'00-00'              183   	bl	_NOP1000
                                  184   
                                  185   ;;    NOP1000();
                                  186   CLINEA 0000H 0001H 00E2H 0005H 000EH
00:0020 01-F0'00-00'              187   	bl	_NOP1000
                                  188   
                                  189   ;;    goto RX_Loop;
                                  190   CLINEA 0000H 0001H 00E4H 0005H 0011H
00:0024 EF CE                     191   	bal	_$L31
                                  192   CBLOCKEND 222 2 230
                                  193   
                                  194   ;;}//end main
                                  195   CLINEA 0000H 0001H 00E6H 0001H 000BH
                                  196   CBLOCKEND 222 1 230
                                  197   CFUNCTIONEND 222
                                  198   
                                  199   
  --------------------------      200   	rseg $$main_clrWDT$main
                                  201   CFUNCTION 206
                                  202   
00:0000                           203   _main_clrWDT	:
                                  204   CBLOCK 206 1 254
                                  205   
                                  206   ;;{
                                  207   CLINEA 0000H 0001H 00FEH 0001H 0001H
                                  208   CBLOCK 206 2 254
                                  209   
                                  210   ;;    do {
                                  211   CLINEA 0000H 0001H 0101H 0005H 0008H
00:0000                           212   _$L35 :
                                  213   CBLOCK 206 3 257
                                  214   
                                  215   ;;        WDTCON = 0x5Au;
                                  216   CLINEA 0000H 0001H 0102H 0009H 0017H
00:0000 5A 00                     217   	mov	r0,	#05ah
00:0002 11-90 0E-F0               218   	st	r0,	0f00eh
                                  219   CBLOCKEND 206 3 259
                                  220   
                                  221   ;;    } while (WDP != 1);
                                  222   CLINEA 0000H 0000H 0103H 0005H 0017H
00:0006 81-A0 0E-F0               223   	tb	0f00eh.0
00:000A FA C9                     224   	beq	_$L35
                                  225   
                                  226   ;;    WDTCON = 0xA5u;
                                  227   CLINEA 0000H 0001H 0104H 0005H 0013H
00:000C A5 00                     228   	mov	r0,	#0a5h
00:000E 11-90 0E-F0               229   	st	r0,	0f00eh
                                  230   CBLOCKEND 206 2 261
                                  231   
                                  232   ;;}
                                  233   CLINEA 0000H 0001H 0105H 0001H 0001H
00:0012 1F-FE                     234   	rt
                                  235   CBLOCKEND 206 1 261
                                  236   CFUNCTIONEND 206
                                  237   
                                  238   
  --------------------------      239   	rseg $$NOP1000$main
                                  240   CFUNCTION 221
                                  241   
00:0000                           242   _NOP1000	:
                                  243   CBLOCK 221 1 271
                                  244   
                                  245   ;;{
                                  246   CLINEA 0000H 0001H 010FH 0001H 0001H
00:0000 5E-F4                     247   	push	er4
                                  248   CBLOCK 221 2 271
                                  249   CLOCAL 46H 0002H 0026H 0002H "ONCNT" 02H 00H 01H
                                  250   
                                  251   ;;    unsigned int ONCNT = 0;
                                  252   CLINEA 0000H 0001H 0110H 0005H 001BH
00:0002 00 E4                     253   	mov	er4,	#0 
                                  254   
                                  255   ;;    while(ONCNT < 60000) {	// NOP for 1000 Cycles
                                  256   CLINEA 0000H 0001H 0112H 0005H 0031H
00:0004 01 CE                     257   	bal	_$L38
00:0006                           258   _$L40 :
                                  259   CBLOCK 221 3 274
                                  260   
                                  261   ;;        ONCNT++;
                                  262   CLINEA 0000H 0000H 0113H 0009H 0010H
00:0006 81 E4                     263   	add	er4,	#1 
                                  264   CBLOCKEND 221 3 276
                                  265   
                                  266   ;;    }
                                  267   CLINEA 0000H 0000H 0114H 0005H 0005H
00:0008                           268   _$L38 :
                                  269   
                                  270   ;;    while(ONCNT < 60000) {	// NOP for 1000 Cycles
                                  271   CLINEA 0000H 0000H 0112H 0000H 0000H
00:0008 00 E2                     272   	mov	er2,	#0 
00:000A 60 74                     273   	cmp	r4,	#060h
00:000C EA 55                     274   	cmpc	r5,	#0eah
00:000E 00 52                     275   	cmpc	r2,	#00h
00:0010 00 53                     276   	cmpc	r3,	#00h
00:0012 F9 C5                     277   	blts	_$L40
                                  278   CBLOCKEND 221 2 278
                                  279   
                                  280   ;;}
                                  281   CLINEA 0000H 0001H 0116H 0001H 0001H
00:0014 1E-F4                     282   	pop	er4
00:0016 1F-FE                     283   	rt
                                  284   CBLOCKEND 221 1 278
                                  285   CFUNCTIONEND 221
                                  286   
                                  287   
  --------------------------      288   	rseg $$Initialization$main
                                  289   CFUNCTION 207
                                  290   
00:0000                           291   _Initialization	:
                                  292   CBLOCK 207 1 285
                                  293   
                                  294   ;;static void Initialization(void) {
                                  295   CLINEA 0000H 0001H 011DH 0001H 0022H
00:0000 CE-F8                     296   	push	lr
                                  297   CBLOCK 207 2 285
                                  298   CRET 0000H
                                  299   
                                  300   ;;    DSIO0 = 1; // 0=> Enables Synchronous Serial Port 0 (initial value).
                                  301   CLINEA 0000H 0001H 0121H 0005H 0048H
00:0002 80-A0 2A-F0               302   	sb	0f02ah.0
                                  303   
                                  304   ;;    DUA0  = 0; // 0=> Enables the operation of UART0 (initial value).
                                  305   CLINEA 0000H 0001H 0122H 0005H 0045H
00:0006 A2-A0 2A-F0               306   	rb	0f02ah.2
                                  307   
                                  308   ;;    DUA1  = 1; // 0=> Enables Uart1 (initial value).
                                  309   CLINEA 0000H 0001H 0123H 0005H 0034H
00:000A B0-A0 2A-F0               310   	sb	0f02ah.3
                                  311   
                                  312   ;;    DI2C1 = 1; // 0=> Enables I2C bus Interface (Slave) (initial value).
                                  313   CLINEA 0000H 0001H 0124H 0005H 0048H
00:000E E0-A0 2A-F0               314   	sb	0f02ah.6
                                  315   
                                  316   ;;    DI2C0 = 0; // 0=> Enables I2C bus Interface (Master) (initial value).
                                  317   CLINEA 0000H 0001H 0125H 0005H 0049H
00:0012 F2-A0 2A-F0               318   	rb	0f02ah.7
                                  319   
                                  320   ;;    BLKCON4 = 0x00; // 0=> Enables SA-ADC
                                  321   CLINEA 0000H 0001H 0127H 0005H 0029H
00:0016 00 00                     322   	mov	r0,	#00h
00:0018 11-90 2C-F0               323   	st	r0,	0f02ch
                                  324   
                                  325   ;;    BLKCON6 = 0x00; // (1=disables; 0=enables) the operation of Timers 8, 9, A, E, F.
                                  326   CLINEA 0000H 0001H 0128H 0005H 0055H
00:001C 11-90 2E-F0               327   	st	r0,	0f02eh
                                  328   
                                  329   ;;    BLKCON7 = 0x00; // (1=disables; 0=enables) the operation of PWW (PWMC, PWMD, PWME, PWMF
                                  330   CLINEA 0000H 0001H 0129H 0005H 005BH
00:0020 11-90 2F-F0               331   	st	r0,	0f02fh
                                  332   
                                  333   ;;    PortA_Low();	//Initialize all 3 Ports of Port A to GPIO-Low
                                  334   CLINEA 0000H 0001H 012CH 0005H 003FH
00:0024 01-F0'00-00'              335   	bl	_PortA_Low
                                  336   
                                  337   ;;    PortB_Low();	//Initialize all 8 Ports of Port B to GPIO-Low
                                  338   CLINEA 0000H 0001H 012DH 0005H 003FH
00:0028 01-F0'00-00'              339   	bl	_PortB_Low
                                  340   
                                  341   ;;    PortC_Low();	//Initialize all 8 Ports of Port C to GPIO-Low
                                  342   CLINEA 0000H 0001H 012EH 0005H 003FH
00:002C 01-F0'00-00'              343   	bl	_PortC_Low
                                  344   
                                  345   ;;    PortD_Low();	//Initialize all 6 Ports of Port D to GPIO-Low
                                  346   CLINEA 0000H 0001H 012FH 0005H 003FH
00:0030 01-F0'00-00'              347   	bl	_PortD_Low
                                  348   
                                  349   ;;    SetOSC();
                                  350   CLINEA 0000H 0001H 0132H 0005H 000DH
00:0034 01-F0'00-00'              351   	bl	_SetOSC
                                  352   
                                  353   ;;    TM8D    = 0;	//Timer 8 DATA Register
                                  354   CLINEA 0000H 0001H 0139H 0005H 0028H
00:0038 00 00                     355   	mov	r0,	#00h
00:003A 11-90 E0-F8               356   	st	r0,	0f8e0h
                                  357   
                                  358   ;;    TM8C    = 0;	//Timer 8 CLOCK Register
                                  359   CLINEA 0000H 0001H 013BH 0005H 0029H
00:003E 11-90 E1-F8               360   	st	r0,	0f8e1h
                                  361   
                                  362   ;;    T8C1 = 0;	// 01 = HTBCLK
                                  363   CLINEA 0000H 0001H 013FH 0005H 001CH
00:0042 92-A0 E1-F8               364   	rb	0f8e1h.1
                                  365   
                                  366   ;;    T8C0 = 1;
                                  367   CLINEA 0000H 0001H 0140H 0005H 000DH
00:0046 80-A0 E1-F8               368   	sb	0f8e1h.0
                                  369   
                                  370   ;;    T89M16 = 0;	// 0=8-Bit Mode; 1=16bit Mode...
                                  371   CLINEA 0000H 0001H 0142H 0005H 0030H
00:004A D2-A0 E2-F8               372   	rb	0f8e2h.5
                                  373   
                                  374   ;;    T8OST = 0;	// 0=Normal; 1=One-Shot...
                                  375   CLINEA 0000H 0001H 0144H 0005H 0029H
00:004E F2-A0 E2-F8               376   	rb	0f8e2h.7
                                  377   
                                  378   ;;    T8RUN = 0;	//0=STOP; 1=START...
                                  379   CLINEA 0000H 0001H 0147H 0005H 0023H
00:0052 82-A0 E3-F8               380   	rb	0f8e3h.0
                                  381   
                                  382   ;;    irq_di();	// Disable Interrupts
                                  383   CLINEA 0000H 0001H 014EH 0005H 0023H
00:0056 01-F0'00-00'              384   	bl	_irq_di
                                  385   
                                  386   ;;    irq_init();	// Initialize Interrupts (All Off and NO Requests)
                                  387   CLINEA 0000H 0001H 014FH 0005H 0042H
00:005A 01-F0'00-00'              388   	bl	_irq_init
                                  389   
                                  390   ;;    IE0 = IE1 = IE2 = IE3 = IE4 = IE5 = IE6 = IE7 = 0;
                                  391   CLINEA 0000H 0001H 015AH 0005H 0036H
00:005E 00 00                     392   	mov	r0,	#00h
00:0060 11-90 17-F0               393   	st	r0,	0f017h
00:0064 11-90 16-F0               394   	st	r0,	0f016h
00:0068 11-90 15-F0               395   	st	r0,	0f015h
00:006C 11-90 14-F0               396   	st	r0,	0f014h
00:0070 11-90 13-F0               397   	st	r0,	0f013h
00:0074 11-90 12-F0               398   	st	r0,	0f012h
00:0078 11-90 11-F0               399   	st	r0,	0f011h
00:007C 11-90 10-F0               400   	st	r0,	0f010h
                                  401   
                                  402   ;;    IRQ0 = IRQ1 = IRQ2 = IRQ3 = IRQ4 = IRQ5 = IRQ6 = IRQ7 = 0;
                                  403   CLINEA 0000H 0001H 0165H 0005H 003EH
00:0080 11-90 1F-F0               404   	st	r0,	0f01fh
00:0084 11-90 1E-F0               405   	st	r0,	0f01eh
00:0088 11-90 1D-F0               406   	st	r0,	0f01dh
00:008C 11-90 1C-F0               407   	st	r0,	0f01ch
00:0090 11-90 1B-F0               408   	st	r0,	0f01bh
00:0094 11-90 1A-F0               409   	st	r0,	0f01ah
00:0098 11-90 19-F0               410   	st	r0,	0f019h
00:009C 11-90 18-F0               411   	st	r0,	0f018h
                                  412   
                                  413   ;;    E2H = 0; 	// E2H is the Enable flag for 2Hz TBC Interrupt (1=ENABLED)
                                  414   CLINEA 0000H 0001H 0166H 0005H 0049H
00:00A0 B2-A0 17-F0               415   	rb	0f017h.3
                                  416   
                                  417   ;;    (void)irq_setHdr( (unsigned char)IRQ_NO_I2CMINT, _intI2c );
                                  418   CLINEA 0000H 0001H 0169H 0005H 003FH
00:00A4 00'02                     419   	mov	r2,	#BYTE1 OFFSET __intI2c
00:00A6 00'03                     420   	mov	r3,	#BYTE2 OFFSET __intI2c
00:00A8 0C 00                     421   	mov	r0,	#0ch
00:00AA 01-F0'00-00'              422   	bl	_irq_setHdr
                                  423   
                                  424   ;;    EI2CM = 1;
                                  425   CLINEA 0000H 0001H 016BH 0005H 000EH
00:00AE F0-A0 12-F0               426   	sb	0f012h.7
                                  427   
                                  428   ;;    QI2CM = 1;
                                  429   CLINEA 0000H 0001H 016CH 0005H 000EH
00:00B2 F0-A0 1A-F0               430   	sb	0f01ah.7
                                  431   
                                  432   ;;    EUA0 = 1; // EUA0 is the enable flag for the UART0 interrupt (1=ENABLED)
                                  433   CLINEA 0000H 0001H 016DH 0005H 004CH
00:00B6 80-A0 14-F0               434   	sb	0f014h.0
                                  435   
                                  436   ;;    irq_ei(); // Enable Interrupts
                                  437   CLINEA 0000H 0001H 016FH 0005H 0022H
00:00BA 01-F0'00-00'              438   	bl	_irq_ei
                                  439   
                                  440   ;;    WDTMOD = 0x03; 	// 0x03=overflow 8sec...
                                  441   CLINEA 0000H 0001H 0173H 0005H 002CH
00:00BE 03 00                     442   	mov	r0,	#03h
00:00C0 11-90 0F-F0               443   	st	r0,	0f00fh
                                  444   
                                  445   ;;    main_clrWDT(); 	// Clear WDT
                                  446   CLINEA 0000H 0001H 0174H 0005H 0020H
00:00C4 01-F0'00-00'              447   	bl	_main_clrWDT
                                  448   
                                  449   ;;    (void)i2c_init(I2C_MOD_FST, (unsigned short)HSCLK_KHZ, I2C_SYN_OFF);
                                  450   CLINEA 0000H 0001H 017CH 0005H 0048H
00:00C8 00 00                     451   	mov	r0,	#00h
00:00CA 4E-F0                     452   	push	r0
00:00CC 40 02                     453   	mov	r2,	#040h
00:00CE 1F 03                     454   	mov	r3,	#01fh
00:00D0 01 00                     455   	mov	r0,	#01h
00:00D2 01-F0'00-00'              456   	bl	_i2c_init
00:00D6 02 E1                     457   	add	sp,	#2 
                                  458   
                                  459   ;;    _flgI2CFin = 0;														//reset I2C completed flag
                                  460   CLINEA 0000H 0001H 0180H 0005H 003BH
00:00D8 00 00                     461   	mov	r0,	#00h
00:00DA 11-90 00-00'              462   	st	r0,	NEAR __flgI2CFin
                                  463   
                                  464   ;;    i2c_stop();															//Make sure I2C is not currently running
                                  465   CLINEA 0000H 0001H 0181H 0005H 0046H
00:00DE 01-F0'00-00'              466   	bl	_i2c_stop
                                  467   
                                  468   ;;    i2c_startSend( BU21072Address, &LEDDrive_LED_CH, 1, &LEDDrive_LED_CH_Contents, 1, (cbfI2c)_funcI2CFin);		//Begin I2C Receive Command
                                  469   CLINEA 0000H 0001H 0182H 0005H 0088H
00:00E2 00'00                     470   	mov	r0,	#BYTE1 OFFSET __funcI2CFin
00:00E4 00'01                     471   	mov	r1,	#BYTE2 OFFSET __funcI2CFin
00:00E6 5E-F0                     472   	push	er0
00:00E8 01 E0                     473   	mov	er0,	#1 
00:00EA 5E-F0                     474   	push	er0
00:00EC 00'00                     475   	mov	r0,	#BYTE1 OFFSET _LEDDrive_LED_CH_Contents
00:00EE 00'01                     476   	mov	r1,	#BYTE2 OFFSET _LEDDrive_LED_CH_Contents
00:00F0 5E-F0                     477   	push	er0
00:00F2 01 E0                     478   	mov	er0,	#1 
00:00F4 5E-F0                     479   	push	er0
00:00F6 00'02                     480   	mov	r2,	#BYTE1 OFFSET _LEDDrive_LED_CH
00:00F8 00'03                     481   	mov	r3,	#BYTE2 OFFSET _LEDDrive_LED_CH
00:00FA 10-90 00-00'              482   	l	r0,	NEAR _BU21072Address
00:00FE 01-F0'00-00'              483   	bl	_i2c_startSend
00:0102 08 E1                     484   	add	sp,	#8 
                                  485   
                                  486   ;;    while(_flgI2CFin != 1) {													//Wait for I2C commands to finish transfer
                                  487   CLINEA 0000H 0000H 0183H 0001H 0015H
00:0104 02 CE                     488   	bal	_$L48
                                  489   
                                  490   ;;    while(_flgI2CFin != 1) {													//Wait for I2C commands to finish transfer
                                  491   CLINEA 0000H 0000H 0183H 0005H 0053H
00:0106                           492   _$L46 :
                                  493   CBLOCK 207 3 387
                                  494   
                                  495   ;;        main_clrWDT();
                                  496   CLINEA 0000H 0001H 0184H 0009H 0016H
00:0106 01-F0'00-00'              497   	bl	_main_clrWDT
                                  498   CBLOCKEND 207 3 389
                                  499   
                                  500   ;;    while(_flgI2CFin != 1) {													//Wait for I2C commands to finish transfer
                                  501   CLINEA 0000H 0000H 0183H 0001H 0015H
00:010A                           502   _$L48 :
00:010A 10-90 00-00'              503   	l	r0,	NEAR __flgI2CFin
00:010E 01 70                     504   	cmp	r0,	#01h
00:0110 FA C8                     505   	bne	_$L46
                                  506   
                                  507   ;;    IRLED_PWM();  //set IRLED PWM
                                  508   CLINEA 0000H 0001H 0187H 0005H 0021H
00:0112 01-F0'00-00'              509   	bl	_IRLED_PWM
                                  510   CBLOCKEND 207 2 393
                                  511   
                                  512   ;;}//End Initialization
                                  513   CLINEA 0000H 0001H 0189H 0001H 0015H
00:0116 8E-F2                     514   	pop	pc
                                  515   CBLOCKEND 207 1 393
                                  516   CFUNCTIONEND 207
                                  517   
                                  518   
  --------------------------      519   	rseg $$_funcI2CFin$main
                                  520   CFUNCTION 217
                                  521   
00:0000                           522   __funcI2CFin	:
                                  523   CBLOCK 217 1 405
                                  524   
                                  525   ;;{
                                  526   CLINEA 0000H 0001H 0195H 0001H 0001H
00:0000 CE-F8                     527   	push	lr
                                  528   CBLOCK 217 2 405
                                  529   CRET 0000H
                                  530   CARGUMENT 46H 0002H 0000H "size" 02H 00H 01H
                                  531   CARGUMENT 46H 0001H 0000H "errStat" 02H 00H 00H
                                  532   
                                  533   ;;    i2c_continue();					// Function in UART.c: process to continue send and receive...
                                  534   CLINEA 0000H 0001H 0196H 0005H 0056H
00:0002 01-F0'00-00'              535   	bl	_i2c_continue
                                  536   
                                  537   ;;    _flgI2CFin = (unsigned char)FLG_SET;
                                  538   CLINEA 0000H 0001H 0197H 0005H 0028H
00:0006 01 00                     539   	mov	r0,	#01h
00:0008 11-90 00-00'              540   	st	r0,	NEAR __flgI2CFin
                                  541   
                                  542   ;;    main_reqNotHalt();				// uncommented 5/2/2013
                                  543   CLINEA 0000H 0001H 0198H 0005H 0031H
00:000C 01-F0'00-00'              544   	bl	_main_reqNotHalt
                                  545   CBLOCKEND 217 2 409
                                  546   
                                  547   ;;}
                                  548   CLINEA 0000H 0001H 0199H 0001H 0001H
00:0010 8E-F2                     549   	pop	pc
                                  550   CBLOCKEND 217 1 409
                                  551   CFUNCTIONEND 217
                                  552   
                                  553   
  --------------------------      554   	rseg $$_intI2c$main
                                  555   CFUNCTION 220
                                  556   
00:0000                           557   __intI2c	:
                                  558   CBLOCK 220 1 420
                                  559   
                                  560   ;;{
                                  561   CLINEA 0000H 0001H 01A4H 0001H 0001H
00:0000 CE-F8                     562   	push	lr
                                  563   CBLOCK 220 2 420
                                  564   CRET 0000H
                                  565   
                                  566   ;;    (void)i2c_continue();
                                  567   CLINEA 0000H 0001H 01A5H 0005H 0019H
00:0002 01-F0'00-00'              568   	bl	_i2c_continue
                                  569   
                                  570   ;;    main_reqNotHalt();
                                  571   CLINEA 0000H 0001H 01A6H 0005H 0016H
00:0006 01-F0'00-00'              572   	bl	_main_reqNotHalt
                                  573   CBLOCKEND 220 2 423
                                  574   
                                  575   ;;}
                                  576   CLINEA 0000H 0001H 01A7H 0001H 0001H
00:000A 8E-F2                     577   	pop	pc
                                  578   CBLOCKEND 220 1 423
                                  579   CFUNCTIONEND 220
                                  580   
                                  581   
  --------------------------      582   	rseg $$checkI2C$main
                                  583   CFUNCTION 218
                                  584   
00:0000                           585   _checkI2C	:
                                  586   CBLOCK 218 1 434
                                  587   
                                  588   ;;{
                                  589   CLINEA 0000H 0001H 01B2H 0001H 0001H
00:0000 CE-F8                     590   	push	lr
                                  591   CBLOCK 218 2 434
                                  592   CRET 0000H
                                  593   CLOCAL 47H 0002H 0024H 0002H "ret" 02H 00H 01H
                                  594   
                                  595   ;;    while (ret != 1) {
                                  596   CLINEA 0000H 0000H 01B7H 0005H 0016H
00:0002                           597   _$L54 :
                                  598   CBLOCK 218 3 439
                                  599   
                                  600   ;;        ret = i2c_continue();
                                  601   CLINEA 0000H 0000H 01B8H 0009H 001DH
00:0002 01-F0'00-00'              602   	bl	_i2c_continue
                                  603   CBLOCK 218 4 441
                                  604   CBLOCKEND 218 4 443
                                  605   CBLOCKEND 218 3 444
                                  606   
                                  607   ;;    while (ret != 1) {
                                  608   CLINEA 0000H 0000H 01B7H 0000H 0000H
00:0006 01 70                     609   	cmp	r0,	#01h
00:0008 00 51                     610   	cmpc	r1,	#00h
00:000A FB C8                     611   	bne	_$L54
                                  612   CBLOCKEND 218 2 445
                                  613   
                                  614   ;;}
                                  615   CLINEA 0000H 0001H 01BDH 0001H 0001H
00:000C 8E-F2                     616   	pop	pc
                                  617   CBLOCKEND 218 1 445
                                  618   CFUNCTIONEND 218
                                  619   
                                  620   
  --------------------------      621   	rseg $$main_reqNotHalt$main
                                  622   CFUNCTION 219
                                  623   
00:0000                           624   _main_reqNotHalt	:
                                  625   CBLOCK 219 1 455
                                  626   
                                  627   ;;{
                                  628   CLINEA 0000H 0001H 01C7H 0001H 0001H
                                  629   CBLOCK 219 2 455
                                  630   
                                  631   ;;    _reqNotHalt = (unsigned char)FLG_SET;
                                  632   CLINEA 0000H 0001H 01C8H 0005H 0029H
00:0000 01 00                     633   	mov	r0,	#01h
00:0002 11-90 00-00'              634   	st	r0,	NEAR __reqNotHalt
                                  635   CBLOCKEND 219 2 457
                                  636   
                                  637   ;;}
                                  638   CLINEA 0000H 0001H 01C9H 0001H 0001H
00:0006 1F-FE                     639   	rt
                                  640   CBLOCKEND 219 1 457
                                  641   CFUNCTIONEND 219
                                  642   
                                  643   
  --------------------------      644   	rseg $$SetOSC$main
                                  645   CFUNCTION 208
                                  646   
00:0000                           647   _SetOSC	:
                                  648   CBLOCK 208 1 463
                                  649   
                                  650   ;;static void SetOSC(void) {
                                  651   CLINEA 0000H 0001H 01CFH 0001H 001AH
                                  652   CBLOCK 208 2 463
                                  653   
                                  654   ;;    SYSC0 = 0;			// Used to select the frequency of the HSCLK => 00=8.192MHz.
                                  655   CLINEA 0000H 0001H 01D2H 0005H 004DH
00:0000 82-A0 02-F0               656   	rb	0f002h.0
                                  657   
                                  658   ;;    SYSC1 = 0;
                                  659   CLINEA 0000H 0001H 01D3H 0005H 000EH
00:0004 92-A0 02-F0               660   	rb	0f002h.1
                                  661   
                                  662   ;;    OSCM1 = 1;			// 10 => Built-in PLL oscillation mode
                                  663   CLINEA 0000H 0001H 01D5H 0005H 0037H
00:0008 B0-A0 02-F0               664   	sb	0f002h.3
                                  665   
                                  666   ;;    OSCM0 = 0;
                                  667   CLINEA 0000H 0001H 01D6H 0005H 000EH
00:000C A2-A0 02-F0               668   	rb	0f002h.2
                                  669   
                                  670   ;;    ENOSC = 1;			//1=Enable High Speed Oscillator...
                                  671   CLINEA 0000H 0001H 01D8H 0005H 0034H
00:0010 90-A0 03-F0               672   	sb	0f003h.1
                                  673   
                                  674   ;;    SYSCLK = 1;			//1=HSCLK; 0=LSCLK
                                  675   CLINEA 0000H 0001H 01D9H 0005H 0024H
00:0014 80-A0 03-F0               676   	sb	0f003h.0
                                  677   
                                  678   ;;    LPLL = 1;			//1=Enables the use of PLL oscillation - ADDED 4/30/2013
                                  679   CLINEA 0000H 0001H 01DBH 0005H 0048H
00:0018 F0-A0 03-F0               680   	sb	0f003h.7
                                  681   
                                  682   ;;    __EI();			//INT enable
                                  683   CLINEA 0000H 0001H 01DDH 0005H 001AH
00:001C 08-ED                     684   	ei
                                  685   CBLOCKEND 208 2 478
                                  686   
                                  687   ;;}
                                  688   CLINEA 0000H 0001H 01DEH 0001H 0001H
00:001E 1F-FE                     689   	rt
                                  690   CBLOCKEND 208 1 478
                                  691   CFUNCTIONEND 208
                                  692   
                                  693   
  --------------------------      694   	rseg $$analog_comparator$main
                                  695   CFUNCTION 209
                                  696   
00:0000                           697   _analog_comparator	:
                                  698   CBLOCK 209 1 485
                                  699   
                                  700   ;;void analog_comparator(void) {
                                  701   CLINEA 0000H 0001H 01E5H 0001H 001EH
                                  702   CBLOCK 209 2 485
                                  703   
                                  704   ;;    CMP0EN  = 0x01; 	// Comparator ON...
                                  705   CLINEA 0000H 0001H 01FBH 0005H 0028H
00:0000 80-A0 50-F9               706   	sb	0f950h.0
                                  707   
                                  708   ;;    CMP0E1  = 0x00; 	// No Interupt...
                                  709   CLINEA 0000H 0001H 01FCH 0005H 0026H
00:0004 92-A0 51-F9               710   	rb	0f951h.1
                                  711   
                                  712   ;;    CMP0E0  = 0x00;
                                  713   CLINEA 0000H 0001H 01FDH 0005H 0013H
00:0008 82-A0 51-F9               714   	rb	0f951h.0
                                  715   
                                  716   ;;    CMP0SM1 = 0x00; 	// Detect without Sampling...
                                  717   CLINEA 0000H 0001H 01FEH 0005H 0032H
00:000C B2-A0 51-F9               718   	rb	0f951h.3
                                  719   
                                  720   ;;    CMP0RFS = 0x01; 	// Differential Input on B5
                                  721   CLINEA 0000H 0001H 01FFH 0005H 0030H
00:0010 C0-A0 51-F9               722   	sb	0f951h.4
                                  723   
                                  724   ;;    CMP0EN  = 0x00;
                                  725   CLINEA 0000H 0001H 0202H 0005H 0013H
00:0014 82-A0 50-F9               726   	rb	0f950h.0
                                  727   CBLOCKEND 209 2 517
                                  728   
                                  729   ;;}
                                  730   CLINEA 0000H 0001H 0205H 0001H 0001H
00:0018 1F-FE                     731   	rt
                                  732   CBLOCKEND 209 1 517
                                  733   CFUNCTIONEND 209
                                  734   
                                  735   
  --------------------------      736   	rseg $$PortA_Low$main
                                  737   CFUNCTION 210
                                  738   
00:0000                           739   _PortA_Low	:
                                  740   CBLOCK 210 1 524
                                  741   
                                  742   ;;void PortA_Low(void) {
                                  743   CLINEA 0000H 0001H 020CH 0001H 0016H
                                  744   CBLOCK 210 2 524
                                  745   
                                  746   ;;    PA0DIR = 0;		// PortA Bit0 set to Output Mode...
                                  747   CLINEA 0000H 0001H 0216H 0005H 0034H
00:0000 82-A0 51-F2               748   	rb	0f251h.0
                                  749   
                                  750   ;;    PA1DIR = 0;		// PortA Bit1 set to Output Mode...
                                  751   CLINEA 0000H 0001H 0217H 0005H 0034H
00:0004 92-A0 51-F2               752   	rb	0f251h.1
                                  753   
                                  754   ;;    PA2DIR = 0;		// PortA Bit2 set to Output Mode...
                                  755   CLINEA 0000H 0001H 0218H 0005H 0034H
00:0008 A2-A0 51-F2               756   	rb	0f251h.2
                                  757   
                                  758   ;;    PA0C1  = 1;		// PortA Bit0 set to CMOS Output...
                                  759   CLINEA 0000H 0001H 021BH 0005H 0034H
00:000C 80-A0 53-F2               760   	sb	0f253h.0
                                  761   
                                  762   ;;    PA0C0  = 1;
                                  763   CLINEA 0000H 0001H 021CH 0005H 000FH
00:0010 80-A0 52-F2               764   	sb	0f252h.0
                                  765   
                                  766   ;;    PA1C1  = 1;		// PortA Bit1 set to CMOS Output...
                                  767   CLINEA 0000H 0001H 021DH 0005H 0034H
00:0014 90-A0 53-F2               768   	sb	0f253h.1
                                  769   
                                  770   ;;    PA1C0  = 1;
                                  771   CLINEA 0000H 0001H 021EH 0005H 000FH
00:0018 90-A0 52-F2               772   	sb	0f252h.1
                                  773   
                                  774   ;;    PA2C1  = 1;		// PortA Bit2 set to CMOS Output...
                                  775   CLINEA 0000H 0001H 021FH 0005H 0034H
00:001C A0-A0 53-F2               776   	sb	0f253h.2
                                  777   
                                  778   ;;    PA2C0  = 1;
                                  779   CLINEA 0000H 0001H 0220H 0005H 000FH
00:0020 A0-A0 52-F2               780   	sb	0f252h.2
                                  781   
                                  782   ;;    PA0MD1  = 0;	// PortA Bit0 set to General Purpose Output...
                                  783   CLINEA 0000H 0001H 0223H 0005H 003FH
00:0024 82-A0 55-F2               784   	rb	0f255h.0
                                  785   
                                  786   ;;    PA0MD0  = 0;
                                  787   CLINEA 0000H 0001H 0224H 0005H 0010H
00:0028 82-A0 54-F2               788   	rb	0f254h.0
                                  789   
                                  790   ;;    PA1MD1  = 0;	// PortA Bit1 set to General Purpose Output...
                                  791   CLINEA 0000H 0001H 0225H 0005H 003FH
00:002C 92-A0 55-F2               792   	rb	0f255h.1
                                  793   
                                  794   ;;    PA1MD0  = 0;
                                  795   CLINEA 0000H 0001H 0226H 0005H 0010H
00:0030 92-A0 54-F2               796   	rb	0f254h.1
                                  797   
                                  798   ;;    PA2MD1  = 0;	// PortA Bit2 set to General Purpose Output...
                                  799   CLINEA 0000H 0001H 0227H 0005H 003FH
00:0034 A2-A0 55-F2               800   	rb	0f255h.2
                                  801   
                                  802   ;;    PA2MD0  = 0;
                                  803   CLINEA 0000H 0001H 0228H 0005H 0010H
00:0038 A2-A0 54-F2               804   	rb	0f254h.2
                                  805   
                                  806   ;;    PA0D = 0;		// A.0 Output OFF....
                                  807   CLINEA 0000H 0001H 022BH 0005H 0024H
00:003C 82-A0 50-F2               808   	rb	0f250h.0
                                  809   
                                  810   ;;    PA1D = 0;		// A.1 Output OFF....
                                  811   CLINEA 0000H 0001H 022CH 0005H 0024H
00:0040 92-A0 50-F2               812   	rb	0f250h.1
                                  813   
                                  814   ;;    PA2D = 0;		// A.2 Output OFF....
                                  815   CLINEA 0000H 0001H 022DH 0005H 0024H
00:0044 A2-A0 50-F2               816   	rb	0f250h.2
                                  817   
                                  818   ;;    main_clrWDT(); 	// Clear WDT
                                  819   CLINEA 0000H 0001H 022FH 0005H 0020H
00:0048 00-F0'00-00'              820   	b	_main_clrWDT
                                  821   CBLOCKEND 210 2 561
                                  822   CLINEA 0000H 0001H 0231H 0001H 0001H
                                  823   CBLOCKEND 210 1 561
                                  824   CFUNCTIONEND 210
                                  825   
                                  826   
  --------------------------      827   	rseg $$PortB_Low$main
                                  828   CFUNCTION 211
                                  829   
00:0000                           830   _PortB_Low	:
                                  831   CBLOCK 211 1 567
                                  832   
                                  833   ;;void PortB_Low(void) {
                                  834   CLINEA 0000H 0001H 0237H 0001H 0016H
                                  835   CBLOCK 211 2 567
                                  836   
                                  837   ;;    PB0DIR = 0;		// PortB Bit0 set to Output Mode...
                                  838   CLINEA 0000H 0001H 0241H 0005H 0034H
00:0000 82-A0 59-F2               839   	rb	0f259h.0
                                  840   
                                  841   ;;    PB1DIR = 0;		// PortB Bit1 set to Output Mode...
                                  842   CLINEA 0000H 0001H 0242H 0005H 0034H
00:0004 92-A0 59-F2               843   	rb	0f259h.1
                                  844   
                                  845   ;;    PB2DIR = 0;		// PortB Bit2 set to Output Mode...
                                  846   CLINEA 0000H 0001H 0243H 0005H 0034H
00:0008 A2-A0 59-F2               847   	rb	0f259h.2
                                  848   
                                  849   ;;    PB3DIR = 0;		// PortB Bit3 set to Output Mode...
                                  850   CLINEA 0000H 0001H 0244H 0005H 0034H
00:000C B2-A0 59-F2               851   	rb	0f259h.3
                                  852   
                                  853   ;;    PB4DIR = 0;		// PortB Bit4 set to Output Mode...
                                  854   CLINEA 0000H 0001H 0245H 0005H 0034H
00:0010 C2-A0 59-F2               855   	rb	0f259h.4
                                  856   
                                  857   ;;    PB5DIR = 0;		// PortB Bit5 set to Output Mode...
                                  858   CLINEA 0000H 0001H 0246H 0005H 0034H
00:0014 D2-A0 59-F2               859   	rb	0f259h.5
                                  860   
                                  861   ;;    PB6DIR = 0;		// PortB Bit6 set to Output Mode...
                                  862   CLINEA 0000H 0001H 0247H 0005H 0034H
00:0018 E2-A0 59-F2               863   	rb	0f259h.6
                                  864   
                                  865   ;;    PB7DIR = 0;		// PortB Bit7 set to Output Mode...
                                  866   CLINEA 0000H 0001H 0248H 0005H 0034H
00:001C F2-A0 59-F2               867   	rb	0f259h.7
                                  868   
                                  869   ;;    PB0C1  = 1;		// PortB Bit0 set to CMOS Output...
                                  870   CLINEA 0000H 0001H 024BH 0005H 0034H
00:0020 80-A0 5B-F2               871   	sb	0f25bh.0
                                  872   
                                  873   ;;    PB0C0  = 1;
                                  874   CLINEA 0000H 0001H 024CH 0005H 000FH
00:0024 80-A0 5A-F2               875   	sb	0f25ah.0
                                  876   
                                  877   ;;    PB1C1  = 1;		// PortB Bit1 set to CMOS Output...
                                  878   CLINEA 0000H 0001H 024DH 0005H 0034H
00:0028 90-A0 5B-F2               879   	sb	0f25bh.1
                                  880   
                                  881   ;;    PB1C0  = 1;
                                  882   CLINEA 0000H 0001H 024EH 0005H 000FH
00:002C 90-A0 5A-F2               883   	sb	0f25ah.1
                                  884   
                                  885   ;;    PB2C1  = 1;		// PortB Bit2 set to CMOS Output...
                                  886   CLINEA 0000H 0001H 024FH 0005H 0034H
00:0030 A0-A0 5B-F2               887   	sb	0f25bh.2
                                  888   
                                  889   ;;    PB2C0  = 1;
                                  890   CLINEA 0000H 0001H 0250H 0005H 000FH
00:0034 A0-A0 5A-F2               891   	sb	0f25ah.2
                                  892   
                                  893   ;;    PB3C1  = 1;		// PortB Bit3 set to CMOS Output...
                                  894   CLINEA 0000H 0001H 0251H 0005H 0034H
00:0038 B0-A0 5B-F2               895   	sb	0f25bh.3
                                  896   
                                  897   ;;    PB3C0  = 1;
                                  898   CLINEA 0000H 0001H 0252H 0005H 000FH
00:003C B0-A0 5A-F2               899   	sb	0f25ah.3
                                  900   
                                  901   ;;    PB4C1  = 1;		// PortB Bit4 set to CMOS Output...
                                  902   CLINEA 0000H 0001H 0253H 0005H 0034H
00:0040 C0-A0 5B-F2               903   	sb	0f25bh.4
                                  904   
                                  905   ;;    PB4C0  = 1;
                                  906   CLINEA 0000H 0001H 0254H 0005H 000FH
00:0044 C0-A0 5A-F2               907   	sb	0f25ah.4
                                  908   
                                  909   ;;    PB5C1  = 1;		// PortB Bit5 set to CMOS Output...
                                  910   CLINEA 0000H 0001H 0255H 0005H 0034H
00:0048 D0-A0 5B-F2               911   	sb	0f25bh.5
                                  912   
                                  913   ;;    PB5C0  = 1;
                                  914   CLINEA 0000H 0001H 0256H 0005H 000FH
00:004C D0-A0 5A-F2               915   	sb	0f25ah.5
                                  916   
                                  917   ;;    PB6C1  = 1;		// PortB Bit6 set to CMOS Output...
                                  918   CLINEA 0000H 0001H 0257H 0005H 0034H
00:0050 E0-A0 5B-F2               919   	sb	0f25bh.6
                                  920   
                                  921   ;;    PB6C0  = 1;
                                  922   CLINEA 0000H 0001H 0258H 0005H 000FH
00:0054 E0-A0 5A-F2               923   	sb	0f25ah.6
                                  924   
                                  925   ;;    PB7C1  = 1;		// PortB Bit7 set to CMOS Output...
                                  926   CLINEA 0000H 0001H 0259H 0005H 0034H
00:0058 F0-A0 5B-F2               927   	sb	0f25bh.7
                                  928   
                                  929   ;;    PB7C0  = 1;
                                  930   CLINEA 0000H 0001H 025AH 0005H 000FH
00:005C F0-A0 5A-F2               931   	sb	0f25ah.7
                                  932   
                                  933   ;;    PB0MD1  = 0;	// PortB Bit0 set to General Purpose Output...
                                  934   CLINEA 0000H 0001H 025DH 0005H 003FH
00:0060 82-A0 5D-F2               935   	rb	0f25dh.0
                                  936   
                                  937   ;;    PB0MD0  = 0;
                                  938   CLINEA 0000H 0001H 025EH 0005H 0010H
00:0064 82-A0 5C-F2               939   	rb	0f25ch.0
                                  940   
                                  941   ;;    PB1MD1  = 0;	// PortB Bit1 set to General Purpose Output...
                                  942   CLINEA 0000H 0001H 025FH 0005H 003FH
00:0068 92-A0 5D-F2               943   	rb	0f25dh.1
                                  944   
                                  945   ;;    PB1MD0  = 0;
                                  946   CLINEA 0000H 0001H 0260H 0005H 0010H
00:006C 92-A0 5C-F2               947   	rb	0f25ch.1
                                  948   
                                  949   ;;    PB2MD1  = 0;	// PortB Bit2 set to General Purpose Output...
                                  950   CLINEA 0000H 0001H 0261H 0005H 003FH
00:0070 A2-A0 5D-F2               951   	rb	0f25dh.2
                                  952   
                                  953   ;;    PB2MD0  = 0;
                                  954   CLINEA 0000H 0001H 0262H 0005H 0010H
00:0074 A2-A0 5C-F2               955   	rb	0f25ch.2
                                  956   
                                  957   ;;    PB3MD1  = 0;	// PortB Bit3 set to General Purpose Output...
                                  958   CLINEA 0000H 0001H 0263H 0005H 003FH
00:0078 B2-A0 5D-F2               959   	rb	0f25dh.3
                                  960   
                                  961   ;;    PB3MD0  = 0;
                                  962   CLINEA 0000H 0001H 0264H 0005H 0010H
00:007C B2-A0 5C-F2               963   	rb	0f25ch.3
                                  964   
                                  965   ;;    PB4MD1  = 0;	// PortB Bit4 set to General Purpose Output...
                                  966   CLINEA 0000H 0001H 0265H 0005H 003FH
00:0080 C2-A0 5D-F2               967   	rb	0f25dh.4
                                  968   
                                  969   ;;    PB4MD0  = 0;
                                  970   CLINEA 0000H 0001H 0266H 0005H 0010H
00:0084 C2-A0 5C-F2               971   	rb	0f25ch.4
                                  972   
                                  973   ;;    PB5MD1  = 0;	// PortB Bit5 set to General Purpose Output...
                                  974   CLINEA 0000H 0001H 0267H 0005H 003FH
00:0088 D2-A0 5D-F2               975   	rb	0f25dh.5
                                  976   
                                  977   ;;    PB5MD0  = 0;
                                  978   CLINEA 0000H 0001H 0268H 0005H 0010H
00:008C D2-A0 5C-F2               979   	rb	0f25ch.5
                                  980   
                                  981   ;;    PB6MD1  = 0;	// PortB Bit6 set to General Purpose Output...
                                  982   CLINEA 0000H 0001H 0269H 0005H 003FH
00:0090 E2-A0 5D-F2               983   	rb	0f25dh.6
                                  984   
                                  985   ;;    PB6MD0  = 0;
                                  986   CLINEA 0000H 0001H 026AH 0005H 0010H
00:0094 E2-A0 5C-F2               987   	rb	0f25ch.6
                                  988   
                                  989   ;;    PB7MD1  = 0;	// PortB Bit7 set to General Purpose Output...
                                  990   CLINEA 0000H 0001H 026BH 0005H 003FH
00:0098 F2-A0 5D-F2               991   	rb	0f25dh.7
                                  992   
                                  993   ;;    PB7MD0  = 0;
                                  994   CLINEA 0000H 0001H 026CH 0005H 0010H
00:009C F2-A0 5C-F2               995   	rb	0f25ch.7
                                  996   
                                  997   ;;    PB0D = 0;		// B.0 Output OFF....
                                  998   CLINEA 0000H 0001H 026FH 0005H 0024H
00:00A0 82-A0 58-F2               999   	rb	0f258h.0
                                 1000   
                                 1001   ;;    PB1D = 0;		// B.1 Output OFF....
                                 1002   CLINEA 0000H 0001H 0270H 0005H 0024H
00:00A4 92-A0 58-F2              1003   	rb	0f258h.1
                                 1004   
                                 1005   ;;    PB2D = 0;;		// B.2 Output OFF....
                                 1006   CLINEA 0000H 0001H 0271H 0005H 0025H
00:00A8 A2-A0 58-F2              1007   	rb	0f258h.2
                                 1008   
                                 1009   ;;    PB3D = 0;		// B.3 Output OFF....
                                 1010   CLINEA 0000H 0001H 0272H 0005H 0024H
00:00AC B2-A0 58-F2              1011   	rb	0f258h.3
                                 1012   
                                 1013   ;;    PB4D = 0;		// B.4 Output OFF....
                                 1014   CLINEA 0000H 0001H 0273H 0005H 0024H
00:00B0 C2-A0 58-F2              1015   	rb	0f258h.4
                                 1016   
                                 1017   ;;    PB5D = 0;		// B.5 Output OFF....
                                 1018   CLINEA 0000H 0001H 0274H 0005H 0024H
00:00B4 D2-A0 58-F2              1019   	rb	0f258h.5
                                 1020   
                                 1021   ;;    PB6D = 0;		// B.6 Output OFF....
                                 1022   CLINEA 0000H 0001H 0275H 0005H 0024H
00:00B8 E2-A0 58-F2              1023   	rb	0f258h.6
                                 1024   
                                 1025   ;;    PB7D = 0;		// B.7 Output OFF....
                                 1026   CLINEA 0000H 0001H 0276H 0005H 0024H
00:00BC F2-A0 58-F2              1027   	rb	0f258h.7
                                 1028   
                                 1029   ;;    main_clrWDT(); 	// Clear WDT
                                 1030   CLINEA 0000H 0001H 0278H 0005H 0020H
00:00C0 00-F0'00-00'             1031   	b	_main_clrWDT
                                 1032   CBLOCKEND 211 2 634
                                 1033   CLINEA 0000H 0001H 027AH 0001H 0001H
                                 1034   CBLOCKEND 211 1 634
                                 1035   CFUNCTIONEND 211
                                 1036   
                                 1037   
  --------------------------     1038   	rseg $$PortC_Low$main
                                 1039   CFUNCTION 212
                                 1040   
00:0000                          1041   _PortC_Low	:
                                 1042   CBLOCK 212 1 640
                                 1043   
                                 1044   ;;void PortC_Low(void) {
                                 1045   CLINEA 0000H 0001H 0280H 0001H 0016H
                                 1046   CBLOCK 212 2 640
                                 1047   
                                 1048   ;;    PC0DIR = 0;		// PortC Bit0 set to Output Mode...
                                 1049   CLINEA 0000H 0001H 028AH 0005H 0034H
00:0000 82-A0 61-F2              1050   	rb	0f261h.0
                                 1051   
                                 1052   ;;    PC1DIR = 0;		// PortC Bit1 set to Output Mode...
                                 1053   CLINEA 0000H 0001H 028BH 0005H 0034H
00:0004 92-A0 61-F2              1054   	rb	0f261h.1
                                 1055   
                                 1056   ;;    PC2DIR = 0;		// PortC Bit2 set to Output Mode...
                                 1057   CLINEA 0000H 0001H 028CH 0005H 0034H
00:0008 A2-A0 61-F2              1058   	rb	0f261h.2
                                 1059   
                                 1060   ;;    PC3DIR = 0;		// PortC Bit3 set to Output Mode...
                                 1061   CLINEA 0000H 0001H 028DH 0005H 0034H
00:000C B2-A0 61-F2              1062   	rb	0f261h.3
                                 1063   
                                 1064   ;;    PC4DIR = 0;		// PortC Bit4 set to Output Mode...
                                 1065   CLINEA 0000H 0001H 028EH 0005H 0034H
00:0010 C2-A0 61-F2              1066   	rb	0f261h.4
                                 1067   
                                 1068   ;;    PC5DIR = 0;		// PortC Bit5 set to Output Mode...
                                 1069   CLINEA 0000H 0001H 028FH 0005H 0034H
00:0014 D2-A0 61-F2              1070   	rb	0f261h.5
                                 1071   
                                 1072   ;;    PC6DIR = 0;		// PortC Bit6 set to Output Mode...
                                 1073   CLINEA 0000H 0001H 0290H 0005H 0034H
00:0018 E2-A0 61-F2              1074   	rb	0f261h.6
                                 1075   
                                 1076   ;;    PC7DIR = 0;		// PortC Bit7 set to Output Mode...
                                 1077   CLINEA 0000H 0001H 0291H 0005H 0034H
00:001C F2-A0 61-F2              1078   	rb	0f261h.7
                                 1079   
                                 1080   ;;    PC0C1  = 1;		// PortC Bit0 set to High-Impedance Output...
                                 1081   CLINEA 0000H 0001H 0294H 0005H 003EH
00:0020 80-A0 63-F2              1082   	sb	0f263h.0
                                 1083   
                                 1084   ;;    PC0C0  = 1;
                                 1085   CLINEA 0000H 0001H 0295H 0005H 000FH
00:0024 80-A0 62-F2              1086   	sb	0f262h.0
                                 1087   
                                 1088   ;;    PC1C1  = 1;		// PortC Bit1 set to High-Impedance Output...
                                 1089   CLINEA 0000H 0001H 0296H 0005H 003EH
00:0028 90-A0 63-F2              1090   	sb	0f263h.1
                                 1091   
                                 1092   ;;    PC1C0  = 1;
                                 1093   CLINEA 0000H 0001H 0297H 0005H 000FH
00:002C 90-A0 62-F2              1094   	sb	0f262h.1
                                 1095   
                                 1096   ;;    PC2C1  = 1;		// PortC Bit2 set to High-Impedance Output...
                                 1097   CLINEA 0000H 0001H 0298H 0005H 003EH
00:0030 A0-A0 63-F2              1098   	sb	0f263h.2
                                 1099   
                                 1100   ;;    PC2C0  = 1;
                                 1101   CLINEA 0000H 0001H 0299H 0005H 000FH
00:0034 A0-A0 62-F2              1102   	sb	0f262h.2
                                 1103   
                                 1104   ;;    PC3C1  = 1;		// PortC Bit3 set to High-Impedance Output...
                                 1105   CLINEA 0000H 0001H 029AH 0005H 003EH
00:0038 B0-A0 63-F2              1106   	sb	0f263h.3
                                 1107   
                                 1108   ;;    PC3C0  = 1;
                                 1109   CLINEA 0000H 0001H 029BH 0005H 000FH
00:003C B0-A0 62-F2              1110   	sb	0f262h.3
                                 1111   
                                 1112   ;;    PC4C1  = 1;		// PortC Bit4 set to High-Impedance Output...
                                 1113   CLINEA 0000H 0001H 029CH 0005H 003EH
00:0040 C0-A0 63-F2              1114   	sb	0f263h.4
                                 1115   
                                 1116   ;;    PC4C0  = 1;
                                 1117   CLINEA 0000H 0001H 029DH 0005H 000FH
00:0044 C0-A0 62-F2              1118   	sb	0f262h.4
                                 1119   
                                 1120   ;;    PC5C1  = 1;		// PortC Bit5 set to High-Impedance Output...
                                 1121   CLINEA 0000H 0001H 029EH 0005H 003EH
00:0048 D0-A0 63-F2              1122   	sb	0f263h.5
                                 1123   
                                 1124   ;;    PC5C0  = 1;
                                 1125   CLINEA 0000H 0001H 029FH 0005H 000FH
00:004C D0-A0 62-F2              1126   	sb	0f262h.5
                                 1127   
                                 1128   ;;    PC6C1  = 1;		// PortC Bit6 set to High-Impedance Output...
                                 1129   CLINEA 0000H 0001H 02A0H 0005H 003EH
00:0050 E0-A0 63-F2              1130   	sb	0f263h.6
                                 1131   
                                 1132   ;;    PC6C0  = 1;
                                 1133   CLINEA 0000H 0001H 02A1H 0005H 000FH
00:0054 E0-A0 62-F2              1134   	sb	0f262h.6
                                 1135   
                                 1136   ;;    PC7C1  = 1;		// PortC Bit7 set to High-Impedance Output...
                                 1137   CLINEA 0000H 0001H 02A2H 0005H 003EH
00:0058 F0-A0 63-F2              1138   	sb	0f263h.7
                                 1139   
                                 1140   ;;    PC7C0  = 1;
                                 1141   CLINEA 0000H 0001H 02A3H 0005H 000FH
00:005C F0-A0 62-F2              1142   	sb	0f262h.7
                                 1143   
                                 1144   ;;    PC0MD1  = 0;	// PortC Bit0 set to General Purpose Output...
                                 1145   CLINEA 0000H 0001H 02A6H 0005H 003FH
00:0060 82-A0 65-F2              1146   	rb	0f265h.0
                                 1147   
                                 1148   ;;    PC0MD0  = 0;
                                 1149   CLINEA 0000H 0001H 02A7H 0005H 0010H
00:0064 82-A0 64-F2              1150   	rb	0f264h.0
                                 1151   
                                 1152   ;;    PC1MD1  = 0;	// PortC Bit1 set to General Purpose Output...
                                 1153   CLINEA 0000H 0001H 02A8H 0005H 003FH
00:0068 92-A0 65-F2              1154   	rb	0f265h.1
                                 1155   
                                 1156   ;;    PC1MD0  = 0;
                                 1157   CLINEA 0000H 0001H 02A9H 0005H 0010H
00:006C 92-A0 64-F2              1158   	rb	0f264h.1
                                 1159   
                                 1160   ;;    PC2MD1  = 0;	// PortC Bit2 set to General Purpose Output...
                                 1161   CLINEA 0000H 0001H 02AAH 0005H 003FH
00:0070 A2-A0 65-F2              1162   	rb	0f265h.2
                                 1163   
                                 1164   ;;    PC2MD0  = 0;
                                 1165   CLINEA 0000H 0001H 02ABH 0005H 0010H
00:0074 A2-A0 64-F2              1166   	rb	0f264h.2
                                 1167   
                                 1168   ;;    PC3MD1  = 0;	// PortC Bit3 set to General Purpose Output...
                                 1169   CLINEA 0000H 0001H 02ACH 0005H 003FH
00:0078 B2-A0 65-F2              1170   	rb	0f265h.3
                                 1171   
                                 1172   ;;    PC3MD0  = 0;
                                 1173   CLINEA 0000H 0001H 02ADH 0005H 0010H
00:007C B2-A0 64-F2              1174   	rb	0f264h.3
                                 1175   
                                 1176   ;;    PC4MD1  = 0;	// PortC Bit4 set to General Purpose Output...
                                 1177   CLINEA 0000H 0001H 02AEH 0005H 003FH
00:0080 C2-A0 65-F2              1178   	rb	0f265h.4
                                 1179   
                                 1180   ;;    PC4MD0  = 0;
                                 1181   CLINEA 0000H 0001H 02AFH 0005H 0010H
00:0084 C2-A0 64-F2              1182   	rb	0f264h.4
                                 1183   
                                 1184   ;;    PC5MD1  = 0;	// PortC Bit5 set to General Purpose Output...
                                 1185   CLINEA 0000H 0001H 02B0H 0005H 003FH
00:0088 D2-A0 65-F2              1186   	rb	0f265h.5
                                 1187   
                                 1188   ;;    PC5MD0  = 0;
                                 1189   CLINEA 0000H 0001H 02B1H 0005H 0010H
00:008C D2-A0 64-F2              1190   	rb	0f264h.5
                                 1191   
                                 1192   ;;    PC6MD1  = 0;	// PortC Bit6 set to General Purpose Output...
                                 1193   CLINEA 0000H 0001H 02B2H 0005H 003FH
00:0090 E2-A0 65-F2              1194   	rb	0f265h.6
                                 1195   
                                 1196   ;;    PC6MD0  = 0;
                                 1197   CLINEA 0000H 0001H 02B3H 0005H 0010H
00:0094 E2-A0 64-F2              1198   	rb	0f264h.6
                                 1199   
                                 1200   ;;    PC7MD1  = 0;	// PortC Bit7 set to General Purpose Output...
                                 1201   CLINEA 0000H 0001H 02B4H 0005H 003FH
00:0098 F2-A0 65-F2              1202   	rb	0f265h.7
                                 1203   
                                 1204   ;;    PC7MD0  = 0;
                                 1205   CLINEA 0000H 0001H 02B5H 0005H 0010H
00:009C F2-A0 64-F2              1206   	rb	0f264h.7
                                 1207   
                                 1208   ;;    PC0D = 0;		// C.0 Output OFF....
                                 1209   CLINEA 0000H 0001H 02B8H 0005H 0024H
00:00A0 82-A0 60-F2              1210   	rb	0f260h.0
                                 1211   
                                 1212   ;;    PC1D = 0;		// C.1 Output OFF....
                                 1213   CLINEA 0000H 0001H 02B9H 0005H 0024H
00:00A4 92-A0 60-F2              1214   	rb	0f260h.1
                                 1215   
                                 1216   ;;    PC2D = 0;		// C.2 Output OFF....
                                 1217   CLINEA 0000H 0001H 02BAH 0005H 0024H
00:00A8 A2-A0 60-F2              1218   	rb	0f260h.2
                                 1219   
                                 1220   ;;    PC3D = 0;		// C.3 Output OFF....
                                 1221   CLINEA 0000H 0001H 02BBH 0005H 0024H
00:00AC B2-A0 60-F2              1222   	rb	0f260h.3
                                 1223   
                                 1224   ;;    PC4D = 0;		// C.4 Output OFF....
                                 1225   CLINEA 0000H 0001H 02BCH 0005H 0024H
00:00B0 C2-A0 60-F2              1226   	rb	0f260h.4
                                 1227   
                                 1228   ;;    PC5D = 0;		// C.5 Output OFF....
                                 1229   CLINEA 0000H 0001H 02BDH 0005H 0024H
00:00B4 D2-A0 60-F2              1230   	rb	0f260h.5
                                 1231   
                                 1232   ;;    PC6D = 0;		// C.6 Output OFF....
                                 1233   CLINEA 0000H 0001H 02BEH 0005H 0024H
00:00B8 E2-A0 60-F2              1234   	rb	0f260h.6
                                 1235   
                                 1236   ;;    PC7D = 0;		// C.7 Output OFF....
                                 1237   CLINEA 0000H 0001H 02BFH 0005H 0024H
00:00BC F2-A0 60-F2              1238   	rb	0f260h.7
                                 1239   
                                 1240   ;;    main_clrWDT(); 	// Clear WDT
                                 1241   CLINEA 0000H 0001H 02C1H 0005H 0020H
00:00C0 00-F0'00-00'             1242   	b	_main_clrWDT
                                 1243   CBLOCKEND 212 2 707
                                 1244   CLINEA 0000H 0001H 02C3H 0001H 0001H
                                 1245   CBLOCKEND 212 1 707
                                 1246   CFUNCTIONEND 212
                                 1247   
                                 1248   
  --------------------------     1249   	rseg $$PortD_Low$main
                                 1250   CFUNCTION 213
                                 1251   
00:0000                          1252   _PortD_Low	:
                                 1253   CBLOCK 213 1 713
                                 1254   
                                 1255   ;;void PortD_Low(void) {
                                 1256   CLINEA 0000H 0001H 02C9H 0001H 0016H
                                 1257   CBLOCK 213 2 713
                                 1258   
                                 1259   ;;    PD0DIR = 0;		// PortD Bit0 set to Output Mode...
                                 1260   CLINEA 0000H 0001H 02D2H 0005H 0034H
00:0000 82-A0 69-F2              1261   	rb	0f269h.0
                                 1262   
                                 1263   ;;    PD1DIR = 0;		// PortD Bit1 set to Output Mode...
                                 1264   CLINEA 0000H 0001H 02D3H 0005H 0034H
00:0004 92-A0 69-F2              1265   	rb	0f269h.1
                                 1266   
                                 1267   ;;    PD2DIR = 0;		// PortD Bit2 set to Output Mode...
                                 1268   CLINEA 0000H 0001H 02D4H 0005H 0034H
00:0008 A2-A0 69-F2              1269   	rb	0f269h.2
                                 1270   
                                 1271   ;;    PD3DIR = 0;		// PortD Bit3 set to Output Mode...
                                 1272   CLINEA 0000H 0001H 02D5H 0005H 0034H
00:000C B2-A0 69-F2              1273   	rb	0f269h.3
                                 1274   
                                 1275   ;;    PD4DIR = 0;		// PortD Bit4 set to Output Mode...
                                 1276   CLINEA 0000H 0001H 02D6H 0005H 0034H
00:0010 C2-A0 69-F2              1277   	rb	0f269h.4
                                 1278   
                                 1279   ;;    PD5DIR = 0;		// PortD Bit5 set to Output Mode...
                                 1280   CLINEA 0000H 0001H 02D7H 0005H 0034H
00:0014 D2-A0 69-F2              1281   	rb	0f269h.5
                                 1282   
                                 1283   ;;    PD0C1= 1;		// PortD Bit0 set to CMOS Output...
                                 1284   CLINEA 0000H 0001H 02DAH 0005H 0032H
00:0018 80-A0 6B-F2              1285   	sb	0f26bh.0
                                 1286   
                                 1287   ;;    PD0C0= 1;
                                 1288   CLINEA 0000H 0001H 02DBH 0005H 000DH
00:001C 80-A0 6A-F2              1289   	sb	0f26ah.0
                                 1290   
                                 1291   ;;    PD1C1= 1;		// PortD Bit1 set to CMOS Output...
                                 1292   CLINEA 0000H 0001H 02DCH 0005H 0032H
00:0020 90-A0 6B-F2              1293   	sb	0f26bh.1
                                 1294   
                                 1295   ;;    PD1C0= 1;
                                 1296   CLINEA 0000H 0001H 02DDH 0005H 000DH
00:0024 90-A0 6A-F2              1297   	sb	0f26ah.1
                                 1298   
                                 1299   ;;    PD2C1= 1;		// PortD Bit2 set to CMOS Output...
                                 1300   CLINEA 0000H 0001H 02DEH 0005H 0032H
00:0028 A0-A0 6B-F2              1301   	sb	0f26bh.2
                                 1302   
                                 1303   ;;    PD2C0= 1;
                                 1304   CLINEA 0000H 0001H 02DFH 0005H 000DH
00:002C A0-A0 6A-F2              1305   	sb	0f26ah.2
                                 1306   
                                 1307   ;;    PD3C1= 1;		// PortD Bit3 set to CMOS Output...
                                 1308   CLINEA 0000H 0001H 02E0H 0005H 0032H
00:0030 B0-A0 6B-F2              1309   	sb	0f26bh.3
                                 1310   
                                 1311   ;;    PD3C0= 1;
                                 1312   CLINEA 0000H 0001H 02E1H 0005H 000DH
00:0034 B0-A0 6A-F2              1313   	sb	0f26ah.3
                                 1314   
                                 1315   ;;    PD4C1= 1;		// PortD Bit4 set to CMOS Output...
                                 1316   CLINEA 0000H 0001H 02E2H 0005H 0032H
00:0038 C0-A0 6B-F2              1317   	sb	0f26bh.4
                                 1318   
                                 1319   ;;    PD4C0= 1;
                                 1320   CLINEA 0000H 0001H 02E3H 0005H 000DH
00:003C C0-A0 6A-F2              1321   	sb	0f26ah.4
                                 1322   
                                 1323   ;;    PD5C1= 1;		// PortD Bit5 set to CMOS Output...
                                 1324   CLINEA 0000H 0001H 02E4H 0005H 0032H
00:0040 D0-A0 6B-F2              1325   	sb	0f26bh.5
                                 1326   
                                 1327   ;;    PD5C0= 1;
                                 1328   CLINEA 0000H 0001H 02E5H 0005H 000DH
00:0044 D0-A0 6A-F2              1329   	sb	0f26ah.5
                                 1330   
                                 1331   ;;    PD0D = 0;		// D.0 Output OFF....
                                 1332   CLINEA 0000H 0001H 02E8H 0005H 0024H
00:0048 82-A0 68-F2              1333   	rb	0f268h.0
                                 1334   
                                 1335   ;;    PD1D = 0;		// D.1 Output OFF....
                                 1336   CLINEA 0000H 0001H 02E9H 0005H 0024H
00:004C 92-A0 68-F2              1337   	rb	0f268h.1
                                 1338   
                                 1339   ;;    PD2D = 0;		// D.2 Output OFF....
                                 1340   CLINEA 0000H 0001H 02EAH 0005H 0024H
00:0050 A2-A0 68-F2              1341   	rb	0f268h.2
                                 1342   
                                 1343   ;;    PD3D = 0;		// D.3 Output OFF....
                                 1344   CLINEA 0000H 0001H 02EBH 0005H 0024H
00:0054 B2-A0 68-F2              1345   	rb	0f268h.3
                                 1346   
                                 1347   ;;    PD4D = 0;		// D.4 Output OFF....
                                 1348   CLINEA 0000H 0001H 02ECH 0005H 0024H
00:0058 C2-A0 68-F2              1349   	rb	0f268h.4
                                 1350   
                                 1351   ;;    PD5D = 0;		// D.5 Output OFF....
                                 1352   CLINEA 0000H 0001H 02EDH 0005H 0024H
00:005C D2-A0 68-F2              1353   	rb	0f268h.5
                                 1354   
                                 1355   ;;    main_clrWDT(); 	// Clear WDT
                                 1356   CLINEA 0000H 0001H 02F0H 0005H 0020H
00:0060 00-F0'00-00'             1357   	b	_main_clrWDT
                                 1358   CBLOCKEND 213 2 754
                                 1359   CLINEA 0000H 0001H 02F2H 0001H 0001H
                                 1360   CBLOCKEND 213 1 754
                                 1361   CFUNCTIONEND 213
                                 1362   
                                 1363   
  --------------------------     1364   	rseg $$PortA_Digital_Inputs$main
                                 1365   CFUNCTION 214
                                 1366   
00:0000                          1367   _PortA_Digital_Inputs	:
                                 1368   CBLOCK 214 1 760
                                 1369   
                                 1370   ;;void PortA_Digital_Inputs(void) {
                                 1371   CLINEA 0000H 0001H 02F8H 0001H 0021H
                                 1372   CBLOCK 214 2 760
                                 1373   
                                 1374   ;;    PA0DIR = 1;		// PortA Bit0 set to Input Mode...
                                 1375   CLINEA 0000H 0001H 0302H 0005H 0033H
00:0000 80-A0 51-F2              1376   	sb	0f251h.0
                                 1377   
                                 1378   ;;    PA1DIR = 1;		// PortA Bit1 set to Input Mode...
                                 1379   CLINEA 0000H 0001H 0303H 0005H 0033H
00:0004 90-A0 51-F2              1380   	sb	0f251h.1
                                 1381   
                                 1382   ;;    PA2DIR = 1;		// PortA Bit2 set to Input Mode...
                                 1383   CLINEA 0000H 0001H 0304H 0005H 0033H
00:0008 A0-A0 51-F2              1384   	sb	0f251h.2
                                 1385   
                                 1386   ;;    PA0C1  = 1;		// PortA Bit0 set to Input with Pull-Up Resistor...
                                 1387   CLINEA 0000H 0001H 0308H 0005H 0044H
00:000C 80-A0 53-F2              1388   	sb	0f253h.0
                                 1389   
                                 1390   ;;    PA0C0  = 0;
                                 1391   CLINEA 0000H 0001H 0309H 0005H 000FH
00:0010 82-A0 52-F2              1392   	rb	0f252h.0
                                 1393   
                                 1394   ;;    PA1C1  = 1;		// PortA Bit1 set to Input with Pull-Up Resistor...
                                 1395   CLINEA 0000H 0001H 030AH 0005H 0044H
00:0014 90-A0 53-F2              1396   	sb	0f253h.1
                                 1397   
                                 1398   ;;    PA1C0  = 0;
                                 1399   CLINEA 0000H 0001H 030BH 0005H 000FH
00:0018 92-A0 52-F2              1400   	rb	0f252h.1
                                 1401   
                                 1402   ;;    PA2C1  = 1;		// PortA Bit2 set to Input with Pull-Up Resistor...
                                 1403   CLINEA 0000H 0001H 030CH 0005H 0044H
00:001C A0-A0 53-F2              1404   	sb	0f253h.2
                                 1405   
                                 1406   ;;    PA2C0  = 0;
                                 1407   CLINEA 0000H 0001H 030DH 0005H 000FH
00:0020 A2-A0 52-F2              1408   	rb	0f252h.2
                                 1409   
                                 1410   ;;    PA0MD1  = 0;	// PortA Bit0 set to General Purpose I/O...
                                 1411   CLINEA 0000H 0001H 0310H 0005H 003CH
00:0024 82-A0 55-F2              1412   	rb	0f255h.0
                                 1413   
                                 1414   ;;    PA0MD0  = 0;
                                 1415   CLINEA 0000H 0001H 0311H 0005H 0010H
00:0028 82-A0 54-F2              1416   	rb	0f254h.0
                                 1417   
                                 1418   ;;    PA1MD1  = 0;	// PortA Bit1 set to General Purpose I/O...
                                 1419   CLINEA 0000H 0001H 0312H 0005H 003CH
00:002C 92-A0 55-F2              1420   	rb	0f255h.1
                                 1421   
                                 1422   ;;    PA1MD0  = 0;
                                 1423   CLINEA 0000H 0001H 0313H 0005H 0010H
00:0030 92-A0 54-F2              1424   	rb	0f254h.1
                                 1425   
                                 1426   ;;    PA2MD1  = 0;	// PortA Bit2 set to General Purpose I/O...
                                 1427   CLINEA 0000H 0001H 0314H 0005H 003CH
00:0034 A2-A0 55-F2              1428   	rb	0f255h.2
                                 1429   
                                 1430   ;;    PA2MD0  = 0;
                                 1431   CLINEA 0000H 0001H 0315H 0005H 0010H
00:0038 A2-A0 54-F2              1432   	rb	0f254h.2
                                 1433   
                                 1434   ;;    main_clrWDT(); 	// Clear WDT
                                 1435   CLINEA 0000H 0001H 0317H 0005H 0020H
00:003C 00-F0'00-00'             1436   	b	_main_clrWDT
                                 1437   CBLOCKEND 214 2 793
                                 1438   CLINEA 0000H 0001H 0319H 0001H 0001H
                                 1439   CBLOCKEND 214 1 793
                                 1440   CFUNCTIONEND 214
                                 1441   
                                 1442   
  --------------------------     1443   	rseg $$IRLED_PWM$main
                                 1444   CFUNCTION 215
                                 1445   
00:0000                          1446   _IRLED_PWM	:
                                 1447   CBLOCK 215 1 801
                                 1448   
                                 1449   ;;void IRLED_PWM(void) {
                                 1450   CLINEA 0000H 0001H 0321H 0001H 0016H
                                 1451   CBLOCK 215 2 801
                                 1452   
                                 1453   ;;    PF1EN = 1;		//The PF2EN, PF1EN, and PF0EN are output enable bits of PWMF0 to 2
                                 1454   CLINEA 0000H 0001H 032CH 0005H 0052H
00:0000 D0-A0 76-F9              1455   	sb	0f976h.5
                                 1456   
                                 1457   ;;    PC1DIR = 0;		// PortC Bit1 set to Output Mode...
                                 1458   CLINEA 0000H 0001H 032FH 0005H 0034H
00:0004 92-A0 61-F2              1459   	rb	0f261h.1
                                 1460   
                                 1461   ;;    PC1C1  = 1;		// PortC Bit1 set to CMOS Output...
                                 1462   CLINEA 0000H 0001H 0332H 0005H 0034H
00:0008 90-A0 63-F2              1463   	sb	0f263h.1
                                 1464   
                                 1465   ;;    PC1C0  = 1;
                                 1466   CLINEA 0000H 0001H 0333H 0005H 000FH
00:000C 90-A0 62-F2              1467   	sb	0f262h.1
                                 1468   
                                 1469   ;;    PC1MD1  = 1;	// PortC Bit1 set to PWMF1 Output (1,0)...
                                 1470   CLINEA 0000H 0001H 0336H 0005H 003BH
00:0010 90-A0 65-F2              1471   	sb	0f265h.1
                                 1472   
                                 1473   ;;    PC1MD0  = 0;
                                 1474   CLINEA 0000H 0001H 0337H 0005H 0010H
00:0014 92-A0 64-F2              1475   	rb	0f264h.1
                                 1476   
                                 1477   ;;    PFCS1 = 1;	//00= LS; 01=HS; 10=PLL
                                 1478   CLINEA 0000H 0001H 033AH 0005H 0026H
00:0018 90-A0 72-F9              1479   	sb	0f972h.1
                                 1480   
                                 1481   ;;    PFCS0 = 0;
                                 1482   CLINEA 0000H 0001H 033BH 0005H 000EH
00:001C 82-A0 72-F9              1483   	rb	0f972h.0
                                 1484   
                                 1485   ;;    PWFP = 428;		// Init Period to (1=255kHz; 10=46kHz; 50=10kHz; 200=2.5kH; ; 3185 = 160Hz; 3400=150Hz; 4250=120Hz; 5000=102Hz)
                                 1486   CLINEA 0000H 0001H 033FH 0005H 0080H
00:0020 AC 00                    1487   	mov	r0,	#0ach
00:0022 01 01                    1488   	mov	r1,	#01h
00:0024 13-90 60-F9              1489   	st	er0,	0f960h
                                 1490   
                                 1491   ;;    PWF1ED =  214;		//12    ~  0.25 % duty cycle @ 160Hz
                                 1492   CLINEA 0000H 0001H 0349H 0005H 0038H
00:0028 D6 00                    1493   	mov	r0,	#0d6h
00:002A 00 01                    1494   	mov	r1,	#00h
00:002C 13-90 64-F9              1495   	st	er0,	0f964h
                                 1496   
                                 1497   ;;    PFRUN = 1;			// Turn ON
                                 1498   CLINEA 0000H 0001H 034BH 0005H 001BH
00:0030 80-A0 73-F9              1499   	sb	0f973h.0
                                 1500   CBLOCKEND 215 2 845
                                 1501   
                                 1502   ;;}
                                 1503   CLINEA 0000H 0001H 034DH 0001H 0001H
00:0034 1F-FE                    1504   	rt
                                 1505   CBLOCKEND 215 1 845
                                 1506   CFUNCTIONEND 215
                                 1507   
                                 1508   	public _IRLED_PWM
                                 1509   	public _checkI2C
                                 1510   	public _main_clrWDT
                                 1511   	public _main_reqNotHalt
                                 1512   	public _PortA_Digital_Inputs
                                 1513   	public _main
                                 1514   	public _PortD_Low
                                 1515   	public _NOP1000
                                 1516   	public _PortC_Low
                                 1517   	public _PortB_Low
                                 1518   	public _PortA_Low
                                 1519   	public _analog_comparator
                                 1520   	__flgI2CFin comm data 01h #00h
                                 1521   	__reqNotHalt comm data 01h #00h
                                 1522   	extrn code near : _irq_init
                                 1523   	extrn code near : _i2c_stop
                                 1524   	extrn code near : _i2c_continue
                                 1525   	extrn code near : _irq_di
                                 1526   	extrn code near : _irq_ei
                                 1527   	extrn code near : _irq_setHdr
                                 1528   	extrn code near : _i2c_startSend
                                 1529   	extrn code near : _i2c_init
                                 1530   	extrn code : $$start_up
                                 1531   
  --------------------------     1532   	cseg #00h at 02h
00:0002 00-00'                   1533   	dw	$$start_up
                                 1534   
  --------------------------     1535   	rseg $$NINITTAB
??:0000 5C                       1536   	db	05ch
??:0001 FF                       1537   	db	0ffh
??:0002 07                       1538   	db	07h
??:0003 00                       1539   	db	00h
??:0004 01                       1540   	db	01h
??:0005 02                       1541   	db	02h
??:0006 03                       1542   	db	03h
??:0007 04                       1543   	db	04h
??:0008 05                       1544   	db	05h
??:0009 06                       1545   	db	06h
??:000A 07                       1546   	db	07h
??:000B 08                       1547   	db	08h
??:000C 09                       1548   	db	09h
??:000D FA                       1549   	db	0fah
??:000E 00                       1550   	db	00h
                                 1551   
  --------------------------     1552   	rseg $$NINITVAR
00:0000                          1553   _BU21072Address :
00:0000                          1554   	ds	01h
00:0001                          1555   _CNT :
00:0001                          1556   	ds	01h
00:0002                          1557   _CNT_CAL :
00:0002                          1558   	ds	01h
00:0003                          1559   _SIN0_DATA :
00:0003                          1560   	ds	01h
00:0004                          1561   _SIN1_DATA :
00:0004                          1562   	ds	01h
00:0005                          1563   _SIN2_DATA :
00:0005                          1564   	ds	01h
00:0006                          1565   _SIN3_DATA :
00:0006                          1566   	ds	01h
00:0007                          1567   _SIN4_DATA :
00:0007                          1568   	ds	01h
00:0008                          1569   _SIN5_DATA :
00:0008                          1570   	ds	01h
00:0009                          1571   _SIN6_DATA :
00:0009                          1572   	ds	01h
00:000A                          1573   _SIN7_DATA :
00:000A                          1574   	ds	01h
00:000B                          1575   _SIN8_DATA :
00:000B                          1576   	ds	01h
00:000C                          1577   _SIN9_DATA :
00:000C                          1578   	ds	01h
00:000D                          1579   _LEDDrive_LED_CH :
00:000D                          1580   	ds	01h
00:000E                          1581   _LEDDrive_LED_CH_Contents :
00:000E                          1582   	ds	01h
                                 1583   
  --------------------------     1584   	rseg $$NINITTAB
??:000F 00                       1585   	align
                                 1586   
  --------------------------     1587   	rseg $$NINITVAR
00:000F                          1588   	align
                                 1589   
                                 1590   	end



  Target       : ML610112 (nX-U8/100)
  Memory Model : SMALL
  Data   Model : NEAR
  ROM WINDOW   : (not specified)
  Internal RAM : E000H to EFFFH

  Errors   : 0
  Warnings : 0  (/Wrpeast)
  Lines    : 1590
