INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab3/lab3.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab1/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab3/lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab3/lab3.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab4/lab4.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab2/lab2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab4/lab4.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab4/lab4.srcs/sources_1/new/dmem_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab3/lab3.srcs/sources_1/new/final_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab2/lab2.srcs/sources_1/new/final_id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab1/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab1/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab2/lab2.srcs/sources_1/new/latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab3/lab3.srcs/sources_1/new/latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab1/memory.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab4/lab4.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab1/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab3/lab3.srcs/sources_1/new/mux32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab3/lab3.srcs/sources_1/new/mux5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab1/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab2/lab2.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/lab2/lab2.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/final/final.srcs/sources_1/new/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/SPR25_ECE4300/final/final.srcs/sim_1/new/pipelinetb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_tb
