{
    "design_name": "bsg_1_to_n_tagged_fifo",
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_dataflow/bsg_1_to_n_tagged_fifo.v",
        "basejump_stl/bsg_dataflow/bsg_1_to_n_tagged.v",
        "basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v",
        "basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v",
        "basejump_stl/bsg_dataflow/bsg_fifo_tracker.v",
        "basejump_stl/bsg_misc/bsg_circular_ptr.v",
        "basejump_stl/bsg_mem/bsg_mem_1r1w.v",
        "basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v",
        "basejump_stl/bsg_misc/bsg_decode_with_v.v",
        "basejump_stl/bsg_misc/bsg_decode.v",
        "basejump_stl/bsg_dataflow/bsg_two_fifo.v",
        "basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v",
        "basejump_stl/bsg_mem/bsg_mem_1rw_sync.v",
        "basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v",
        "basejump_stl/bsg_misc/bsg_clkgate_optional.v",
        "basejump_stl/bsg_misc/bsg_dff.v",
        "basejump_stl/bsg_misc/bsg_dff_en_bypass.v",
        "basejump_stl/bsg_misc/bsg_dff_en.v"
    ],
    "run_config": [
        {
            "name": "bsg_1_to_n_tagged_fifo_small_clkperiod_10",
            "description": "This module implements a FIFO that takes in a multiplexed stream on one end, and provides demultiplexed access on the other  with size small at clock period=10",
            "design_size": "small",
            "parameters": [
                "width_p=8",
                "els_p=8",
                "unbuffered_mask_p=0",
                "use_pseudo_large_fifo_p=1",
                "num_out_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk_i",
                    "period": "10",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_1_to_n_tagged_fifo_large_clkperiod_10",
            "description": "This module implements a FIFO that takes in a multiplexed stream on one end, and provides demultiplexed access on the other  with size large at clock period=10",
            "design_size": "large",
            "parameters": [
                "width_p=8",
                "els_p=8",
                "unbuffered_mask_p=0",
                "use_pseudo_large_fifo_p=1",
                "num_out_p=128"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk_i",
                    "period": "10",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_1_to_n_tagged_fifo_very_large_clkperiod_10",
            "description": "This module implements a FIFO that takes in a multiplexed stream on one end, and provides demultiplexed access on the other  with size very_large at clock period=10",
            "design_size": "very_large",
            "parameters": [
                "width_p=8",
                "els_p=8",
                "unbuffered_mask_p=0",
                "use_pseudo_large_fifo_p=1",
                "num_out_p=256"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk_i",
                    "period": "10",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_1_to_n_tagged_fifo_medium_clkperiod_10",
            "description": "This module implements a FIFO that takes in a multiplexed stream on one end, and provides demultiplexed access on the other  with size medium at clock period=10",
            "design_size": "medium",
            "parameters": [
                "width_p=8",
                "els_p=8",
                "unbuffered_mask_p=0",
                "use_pseudo_large_fifo_p=1",
                "num_out_p=64"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "clk",
                    "port": "clk_i",
                    "period": "10",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "clk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        }
    ]
}