0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/yixin/Desktop/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv,1585778347,systemVerilog,,,,register_test,,,,,,,,
C:/Users/yixin/Desktop/project_2/project_2.srcs/sources_1/new/register.sv,1585779375,systemVerilog,,C:/Users/yixin/Desktop/project_2/project_2.srcs/sim_1/new/register_test.sv,,register,,,,,,,,
