{
  "version": "2.0",
  "bug_id": "assertion_03ce98b35955_20260125_204541",
  "reproduction": {
    "reproduced": true,
    "command": "circt-verilog --ir-hw source.sv",
    "exit_code": 139,
    "crash_type": "assertion",
    "original_hash": "03ce98b35955",
    "reproduced_at": "2026-01-28"
  },
  "crash_signature": {
    "original": {
      "assertion": "dyn_cast on a non-existent value",
      "location": "SVModuleOpConversion::matchAndRewrite",
      "file": "MooreToCore.cpp"
    },
    "reproduced": {
      "assertion": "crash in SVModuleOpConversion::matchAndRewrite",
      "location": "SVModuleOpConversion::matchAndRewrite",
      "file": "MooreToCore.cpp"
    },
    "match": true
  },
  "environment": {
    "circt_version": "firtool-1.139.0",
    "llvm_version": "22.0.0git",
    "slang_version": "9.1.0+0",
    "circt_bin": "/opt/llvm-22/bin/circt-verilog"
  },
  "test_case": {
    "source_file": "origin/source.sv",
    "language": "systemverilog",
    "key_constructs": ["packed union", "module port with union type"]
  },
  "analysis": {
    "dialect": "Moore",
    "failing_pass": "MooreToCore",
    "failing_function": "SVModuleOpConversion::matchAndRewrite"
  }
}
