$date
	Sun Sep 16 21:31:16 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMultiplexer $end
$var wire 1 ! out $end
$var reg 1 " a1 $end
$var reg 1 # a2 $end
$var reg 1 $ i1 $end
$var reg 1 % i2 $end
$var reg 1 & i3 $end
$var reg 1 ' i4 $end
$scope module mux $end
$var wire 1 " a0 $end
$var wire 1 # a1 $end
$var wire 1 ( if0 $end
$var wire 1 ) if01 $end
$var wire 1 * if1 $end
$var wire 1 + if2 $end
$var wire 1 , if23 $end
$var wire 1 - if3 $end
$var wire 1 . ii0 $end
$var wire 1 / ii1 $end
$var wire 1 0 ii2 $end
$var wire 1 1 ii3 $end
$var wire 1 $ in0 $end
$var wire 1 % in1 $end
$var wire 1 & in2 $end
$var wire 1 ' in3 $end
$var wire 1 2 na0 $end
$var wire 1 3 na1 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
0'
0&
0%
0$
0#
0"
x!
$end
#50000
13
12
0-
01
0+
00
0/
0.
#100000
0,
0*
0(
#150000
0)
#200000
0!
#1000000
1$
#1050000
1.
#1100000
1(
#1150000
1)
#1200000
1!
#2000000
1"
1%
0$
#2050000
02
1/
0.
#2100000
1*
0(
#3000000
1#
0"
1&
0%
#3050000
03
12
0/
#3100000
10
0*
#3150000
1+
0)
#3200000
1,
0!
#3250000
1!
#4000000
1"
1'
0&
#4050000
02
11
00
#4100000
1-
0+
#5000000
