#fds

# Contents

Binary
Verilog
Risc-V assembly
CPU

# Exams

Midterm + Finals

$$\text{Grade} = \text{Midterm} \cdot 0.3 + \text{Finals} \cdot 0.7$$
Rounded to the closest $0.25$

[[ba2-EPFL/CS-173/Chapter 1|Chapter 1]]