#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 16 12:53:16 2024
# Process ID: 12484
# Current directory: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8480 C:\Temp\EE316\p6\EE316_Project6-Final\vga_sync\vga_sync.xpr
# Log file: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vivado.log
# Journal file: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/olaol/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/olaol/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 735.824 ; gain = 104.875
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_sync_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_sync_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xelab -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <I_CLK_50MHZ> does not exist in entity <vga_sync>.  Please compare the definition of block <vga_sync> to its component declaration and its instantion to detect the mismatch. [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd:13]
ERROR: [VRFC 10-718] formal port <bram_data_in> does not exist in entity <vga_sync>.  Please compare the definition of block <vga_sync> to its component declaration and its instantion to detect the mismatch. [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd:14]
ERROR: [VRFC 10-718] formal port <bram_data_out> does not exist in entity <vga_sync>.  Please compare the definition of block <vga_sync> to its component declaration and its instantion to detect the mismatch. [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd:15]
ERROR: [VRFC 10-718] formal port <video_on> does not exist in entity <vga_sync>.  Please compare the definition of block <vga_sync> to its component declaration and its instantion to detect the mismatch. [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd:20]
ERROR: [VRFC 10-718] formal port <pixel_x> does not exist in entity <vga_sync>.  Please compare the definition of block <vga_sync> to its component declaration and its instantion to detect the mismatch. [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit vga_sync_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 796.555 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_sync_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_sync_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_sync_tb'
ERROR: [VRFC 10-719] formal port/generic <bram_data_in> is not declared in <vga_sync> [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd:46]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_sync_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_sync_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_sync_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xelab -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.vga_sync [vga_sync_default]
Compiling architecture behavior of entity xil_defaultlib.vga_sync_tb
Built simulation snapshot vga_sync_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/xsim.dir/vga_sync_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 16 13:06:05 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 809.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_sync_tb_behav -key {Behavioral:sim_1:Functional:vga_sync_tb} -tclbatch {vga_sync_tb.tcl} -view {C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb_behav.wcfg
source vga_sync_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_sync_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 823.676 ; gain = 14.164
run 100 us
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 887.020 ; gain = 0.000
run 1000 ms
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:56 . Memory (MB): peak = 887.020 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1756.422 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1756.422 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1874.070 ; gain = 987.051
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Tue Apr 16 14:08:08 2024] Launched synth_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/synth_1/runme.log
[Tue Apr 16 14:08:08 2024] Launched impl_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/runme.log
INFO: [Common 17-344] 'launch_runs' was cancelled
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1931.656 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 16 14:13:44 2024] Launched synth_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/synth_1/runme.log
[Tue Apr 16 14:13:44 2024] Launched impl_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 16 14:15:55 2024] Launched synth_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/synth_1/runme.log
[Tue Apr 16 14:15:55 2024] Launched impl_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1931.656 ; gain = 0.000
create_bd_design "design_1"
Wrote  : <C:\Temp\EE316\p6\EE316_Project6-Final\vga_sync\vga_sync.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1931.656 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
create_peripheral xilinx.com user vga_bram 1.0 -dir C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:vga_bram:1.0]
set_property VALUE 5 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:vga_bram:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:vga_bram:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:vga_bram:1.0]
set_property  ip_repo_paths  C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/../ip_repo/vga_bram_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_vga_bram_v1_0 -directory C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/../ip_repo c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1931.656 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1931.656 ; gain = 0.000
update_compile_order -fileset sources_1
current_project vga_sync
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/hdl/vga_bram_v1_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/hdl/vga_bram_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.srcs/sources_1/new/vga_sync.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd:]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:vga_bram:1.0 vga_bram_0
endgroup
set_property location {1 62 12} [get_bd_cells vga_bram_0]
set_property location {1 111 -21} [get_bd_cells vga_bram_0]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
current_project edit_vga_bram_v1_0
add_files -norecurse -copy_to c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
startgroup
current_project vga_sync
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {1 105 -85} [get_bd_cells axi_bram_ctrl_0]
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
current_project edit_vga_bram_v1_0
update_compile_order -fileset sources_1
startgroup
current_project vga_sync
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
set_property location {1.5 288 -2} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells blk_mem_gen_0]
current_project edit_vga_bram_v1_0
current_project vga_sync
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
current_project edit_vga_bram_v1_0
close_project
save_bd_design
Wrote  : <C:\Temp\EE316\p6\EE316_Project6-Final\vga_sync\vga_sync.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 15:43:34 2024...
