# compile verilog/system verilog design source files
sv xil_defaultlib  "/home/wz/EDA_Soft/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../ipcore_dir/dbg_ila/ila_v6_1_1/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbm_v1_1_3/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../kc705_mig.ip_user_files/ipstatic/clk_wiz_v5_3_1" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/ltlib_v1_0_0/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/vio_v3_0_12/hdl" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/home/wz/EDA_Soft/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../ipcore_dir/dbg_ila/ila_v6_1_1/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbm_v1_1_3/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../kc705_mig.ip_user_files/ipstatic/clk_wiz_v5_3_1" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/ltlib_v1_0_0/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/vio_v3_0_12/hdl" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/home/wz/EDA_Soft/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../ipcore_dir/dbg_ila/ila_v6_1_1/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbm_v1_1_3/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../kc705_mig.ip_user_files/ipstatic/clk_wiz_v5_3_1" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/ltlib_v1_0_0/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/vio_v3_0_12/hdl" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/home/wz/EDA_Soft/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../ipcore_dir/dbg_ila/ila_v6_1_1/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbm_v1_1_3/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../kc705_mig.ip_user_files/ipstatic/clk_wiz_v5_3_1" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/ltlib_v1_0_0/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/vio_v3_0_12/hdl" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/home/wz/EDA_Soft/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../ipcore_dir/dbg_ila/ila_v6_1_1/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbm_v1_1_3/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../kc705_mig.ip_user_files/ipstatic/clk_wiz_v5_3_1" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/ltlib_v1_0_0/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/vio_v3_0_12/hdl" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/home/wz/EDA_Soft/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../ipcore_dir/dbg_ila/ila_v6_1_1/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbm_v1_1_3/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../kc705_mig.ip_user_files/ipstatic/clk_wiz_v5_3_1" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/ltlib_v1_0_0/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/vio_v3_0_12/hdl" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/home/wz/EDA_Soft/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../ipcore_dir/dbg_ila/ila_v6_1_1/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbm_v1_1_3/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../kc705_mig.ip_user_files/ipstatic/clk_wiz_v5_3_1" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/ltlib_v1_0_0/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/vio_v3_0_12/hdl" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "/home/wz/EDA_Soft/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../ipcore_dir/dbg_ila/ila_v6_1_1/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbm_v1_1_3/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../kc705_mig.ip_user_files/ipstatic/clk_wiz_v5_3_1" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/ltlib_v1_0_0/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/vio_v3_0_12/hdl" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../kc705_mig.srcs/sim_1/new/i2c_wr_bytes_tb.v" --include "../../../ipcore_dir/dbg_ila/ila_v6_1_1/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbm_v1_1_3/hdl/verilog" --include "../../../ipcore_dir/dbg_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../kc705_mig.ip_user_files/ipstatic/clk_wiz_v5_3_1" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/ltlib_v1_0_0/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/vio_v3_0_12/hdl" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../kc705_mig.srcs/sources_1/ip/vio_0/xsdbs_v1_0_2/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
