Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_jk_ff_rst/p_stimulus  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Stimulus process finished
Time: 40 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_stimulus  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 75 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 50 ns are not met
Time: 125 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 150 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 50 ns are not met
Time: 200 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 225 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 300 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 375 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 50 ns are not met
Time: 425 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 450 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 50 ns are not met
Time: 500 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 525 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 600 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 675 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 50 ns are not met
Time: 725 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 750 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 825 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 900 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: Error - conditions in 75 ns are not met
Time: 975 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_assert  File: C:/GIT/Dokuments/David-Sladkowski/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_jk_ff_rst.vhd
