OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0223]     Created 24 technology layers
[INFO ODB-0224]     Created 9 technology vias
[INFO ODB-0226] Finished LEF file:  /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0222] Reading LEF file: /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7sc7p5t_27_R_1x_201211.lef
[INFO ODB-0225]     Created 212 library cells
[INFO ODB-0226] Finished LEF file:  /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7sc7p5t_27_R_1x_201211.lef
number instances in verilog is 16506
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.052, 2.160).
[INFO IFP-0001] Added 354 rows of 1776 sites.
[INFO RSZ-0026] Removed 1323 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -19495.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -1230.89

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -1230.89

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23320_/CLK ^
  60.35
_23320_/CLK ^
  28.01      0.00      32.33


==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23320_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    2.76                           rst_ni (net)
                  0.00    0.00  100.00 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 14.78    8.51  108.51 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   10.36                           _00545_ (net)
                 14.78    0.00  108.51 v _23320_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                108.51   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23320_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         48.77   48.77   library removal time
                                 48.77   data required time
-----------------------------------------------------------------------------
                                 48.77   data required time
                               -108.51   data arrival time
-----------------------------------------------------------------------------
                                 59.73   slack (MET)


Startpoint: _22816_ (negative level-sensitive latch clocked by clk)
Endpoint: _14862_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22816_/CLK (DLLx1_ASAP7_75t_R)
                  8.57   24.35  524.35 ^ _22816_/Q (DLLx1_ASAP7_75t_R)
     1    0.30                           cg_we_global.en_latch (net)
                  8.57    0.00  524.35 ^ _14862_/B (AND2x2_ASAP7_75t_R)
                                524.35   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14862_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -524.35   data arrival time
-----------------------------------------------------------------------------
                                 24.35   slack (MET)


Startpoint: test_en_i (input port clocked by clk)
Endpoint: _15144_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v test_en_i (in)
   529  235.41                           test_en_i (net)
                  0.00    0.00  100.00 v _13580_/B (AO21x1_ASAP7_75t_R)
                  7.28   14.60  114.60 v _13580_/Y (AO21x1_ASAP7_75t_R)
     1    0.44                           _00092_ (net)
                  7.28    0.00  114.60 v _15144_/D (DLLx1_ASAP7_75t_R)
                                114.60   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15144_/CLK (DLLx1_ASAP7_75t_R)
                          0.45    0.45   library hold time
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                               -114.60   data arrival time
-----------------------------------------------------------------------------
                                114.15   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23320_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    3.70                           rst_ni (net)
                  0.00    0.00  100.00 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 17.33    9.66  109.66 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   12.22                           _00545_ (net)
                 17.33    0.00  109.66 v _23320_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                109.66   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23320_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.23 1030.23   library recovery time
                               1030.23   data required time
-----------------------------------------------------------------------------
                               1030.23   data required time
                               -109.66   data arrival time
-----------------------------------------------------------------------------
                                920.57   slack (MET)


Startpoint: _15176_ (negative level-sensitive latch clocked by clk)
Endpoint: _13585_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _15176_/CLK (DLLx1_ASAP7_75t_R)
                122.25   98.89  598.89 v _15176_/Q (DLLx1_ASAP7_75t_R)
    33   17.84                           gen_sub_units_scm[11].sub_unit_i.cg_we_global.en_latch (net)
                122.25    0.00  598.89 v _13585_/B (AND2x2_ASAP7_75t_R)
                                598.89   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _13585_/A (AND2x2_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -598.89   data arrival time
-----------------------------------------------------------------------------
                                401.11   slack (MET)


Startpoint: raddr_a_i[2] (input port clocked by clk)
Endpoint: rdata_a_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[2] (in)
    13   10.88                           raddr_a_i[2] (net)
                  0.00    0.00  100.00 ^ _07258_/C (AND3x1_ASAP7_75t_R)
               2505.89 1159.25 1259.25 ^ _07258_/Y (AND3x1_ASAP7_75t_R)
   620  288.80                           _07140_ (net)
               2505.89    0.00 1259.25 ^ _07314_/C (AND3x1_ASAP7_75t_R)
                974.95  630.91 1890.16 ^ _07314_/Y (AND3x1_ASAP7_75t_R)
   256  112.08                           _07196_ (net)
                974.95    0.00 1890.16 ^ _11087_/B1 (AO32x1_ASAP7_75t_R)
                 52.92  117.25 2007.41 ^ _11087_/Y (AO32x1_ASAP7_75t_R)
     1    0.48                           _04300_ (net)
                 52.92    0.00 2007.41 ^ _11088_/C (AO221x1_ASAP7_75t_R)
                 34.30   30.16 2037.57 ^ _11088_/Y (AO221x1_ASAP7_75t_R)
     1    0.54                           _04301_ (net)
                 34.30    0.00 2037.57 ^ _11091_/C (OR4x1_ASAP7_75t_R)
                  8.78   21.69 2059.26 ^ _11091_/Y (OR4x1_ASAP7_75t_R)
     1    0.50                           _04304_ (net)
                  8.78    0.00 2059.26 ^ _11101_/A (OR2x2_ASAP7_75t_R)
                  6.83   17.58 2076.84 ^ _11101_/Y (OR2x2_ASAP7_75t_R)
     1    0.40                           _04314_ (net)
                  6.83    0.00 2076.84 ^ _11121_/A2 (AO22x1_ASAP7_75t_R)
                 12.42   20.76 2097.60 ^ _11121_/Y (AO22x1_ASAP7_75t_R)
     1    0.48                           _04334_ (net)
                 12.42    0.00 2097.60 ^ _11122_/C (AO221x1_ASAP7_75t_R)
                 13.47   19.55 2117.14 ^ _11122_/Y (AO221x1_ASAP7_75t_R)
     1    0.54                           _04335_ (net)
                 13.47    0.00 2117.14 ^ _11282_/B (OR4x1_ASAP7_75t_R)
                  4.18   13.75 2130.89 ^ _11282_/Y (OR4x1_ASAP7_75t_R)
     1    0.00                           rdata_a_o[7] (net)
                  4.18    0.00 2130.89 ^ rdata_a_o[7] (out)
                               2130.89   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -2130.89   data arrival time
-----------------------------------------------------------------------------
                               -1230.89   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23320_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    3.70                           rst_ni (net)
                  0.00    0.00  100.00 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 17.33    9.66  109.66 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   12.22                           _00545_ (net)
                 17.33    0.00  109.66 v _23320_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                109.66   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23320_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.23 1030.23   library recovery time
                               1030.23   data required time
-----------------------------------------------------------------------------
                               1030.23   data required time
                               -109.66   data arrival time
-----------------------------------------------------------------------------
                                920.57   slack (MET)


Startpoint: _15176_ (negative level-sensitive latch clocked by clk)
Endpoint: _13585_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _15176_/CLK (DLLx1_ASAP7_75t_R)
                122.25   98.89  598.89 v _15176_/Q (DLLx1_ASAP7_75t_R)
    33   17.84                           gen_sub_units_scm[11].sub_unit_i.cg_we_global.en_latch (net)
                122.25    0.00  598.89 v _13585_/B (AND2x2_ASAP7_75t_R)
                                598.89   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _13585_/A (AND2x2_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -598.89   data arrival time
-----------------------------------------------------------------------------
                                401.11   slack (MET)


Startpoint: raddr_a_i[2] (input port clocked by clk)
Endpoint: rdata_a_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[2] (in)
    13   10.88                           raddr_a_i[2] (net)
                  0.00    0.00  100.00 ^ _07258_/C (AND3x1_ASAP7_75t_R)
               2505.89 1159.25 1259.25 ^ _07258_/Y (AND3x1_ASAP7_75t_R)
   620  288.80                           _07140_ (net)
               2505.89    0.00 1259.25 ^ _07314_/C (AND3x1_ASAP7_75t_R)
                974.95  630.91 1890.16 ^ _07314_/Y (AND3x1_ASAP7_75t_R)
   256  112.08                           _07196_ (net)
                974.95    0.00 1890.16 ^ _11087_/B1 (AO32x1_ASAP7_75t_R)
                 52.92  117.25 2007.41 ^ _11087_/Y (AO32x1_ASAP7_75t_R)
     1    0.48                           _04300_ (net)
                 52.92    0.00 2007.41 ^ _11088_/C (AO221x1_ASAP7_75t_R)
                 34.30   30.16 2037.57 ^ _11088_/Y (AO221x1_ASAP7_75t_R)
     1    0.54                           _04301_ (net)
                 34.30    0.00 2037.57 ^ _11091_/C (OR4x1_ASAP7_75t_R)
                  8.78   21.69 2059.26 ^ _11091_/Y (OR4x1_ASAP7_75t_R)
     1    0.50                           _04304_ (net)
                  8.78    0.00 2059.26 ^ _11101_/A (OR2x2_ASAP7_75t_R)
                  6.83   17.58 2076.84 ^ _11101_/Y (OR2x2_ASAP7_75t_R)
     1    0.40                           _04314_ (net)
                  6.83    0.00 2076.84 ^ _11121_/A2 (AO22x1_ASAP7_75t_R)
                 12.42   20.76 2097.60 ^ _11121_/Y (AO22x1_ASAP7_75t_R)
     1    0.48                           _04334_ (net)
                 12.42    0.00 2097.60 ^ _11122_/C (AO221x1_ASAP7_75t_R)
                 13.47   19.55 2117.14 ^ _11122_/Y (AO221x1_ASAP7_75t_R)
     1    0.54                           _04335_ (net)
                 13.47    0.00 2117.14 ^ _11282_/B (OR4x1_ASAP7_75t_R)
                  4.18   13.75 2130.89 ^ _11282_/Y (OR4x1_ASAP7_75t_R)
     1    0.00                           rdata_a_o[7] (net)
                  4.18    0.00 2130.89 ^ rdata_a_o[7] (out)
                               2130.89   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -2130.89   data arrival time
-----------------------------------------------------------------------------
                               -1230.89   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.00e-03   1.06e-04   1.25e-06   5.11e-03  62.9%
Combinational          6.92e-04   2.32e-03   7.26e-07   3.01e-03  37.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.69e-03   2.42e-03   1.98e-06   8.12e-03 100.0%
                          70.1%      29.9%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 2683 u^2 29% utilization.

Elapsed time: 0:06.61[h:]min:sec. CPU time: user 6.50 sys 0.10 (99%). Peak memory: 260832KB.
